Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  7 19:56:58 2019
| Host         : DESKTOP-5DFT9M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file track_init_control_timing_summary_routed.rpt -pb track_init_control_timing_summary_routed.pb -rpx track_init_control_timing_summary_routed.rpx -warn_on_violation
| Design       : track_init_control
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: my_camera/frame_done_out_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 414 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.786        0.000                      0                 7498        0.016        0.000                      0                 7498        3.000        0.000                       0                  7192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.786        0.000                      0                 7498        0.016        0.000                      0                 7498        6.922        0.000                       0                  7188  
  clkfbout_clk_wiz_0                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 2.936ns (35.031%)  route 5.445ns (64.969%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 14.609 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.386     6.650    initializer/box[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I2_O)        0.097     6.747 r  initializer/pixel_out[7]_i_10/O
                         net (fo=1, routed)           0.000     6.747    initializer/pixel_out[7]_i_10_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.159 r  initializer/pixel_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.159    initializer/pixel_out_reg[7]_i_2_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.393 r  initializer/pixel_out_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.383     7.776    initializer/pixel_out13_out[11]
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.234     8.010 r  initializer/pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000     8.010    initializer/pixel_out[11]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  initializer/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.128    14.609    initializer/clk_out1
    SLICE_X41Y103        FDRE                                         r  initializer/pixel_out_reg[11]/C
                         clock pessimism              0.287    14.896    
                         clock uncertainty           -0.130    14.766    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.030    14.796    initializer/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.923ns (34.882%)  route 5.457ns (65.118%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.386     6.650    initializer/box[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I2_O)        0.097     6.747 r  initializer/pixel_out[7]_i_10/O
                         net (fo=1, routed)           0.000     6.747    initializer/pixel_out[7]_i_10_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.159 r  initializer/pixel_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.159    initializer/pixel_out_reg[7]_i_2_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.389 r  initializer/pixel_out_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.394     7.783    initializer/pixel_out13_out[9]
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.225     8.008 r  initializer/pixel_out[9]_i_1/O
                         net (fo=1, routed)           0.000     8.008    initializer/pixel_out[9]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  initializer/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.126    14.607    initializer/clk_out1
    SLICE_X43Y105        FDRE                                         r  initializer/pixel_out_reg[9]/C
                         clock pessimism              0.287    14.894    
                         clock uncertainty           -0.130    14.764    
    SLICE_X43Y105        FDRE (Setup_fdre_C_D)        0.032    14.796    initializer/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 2.879ns (35.038%)  route 5.338ns (64.962%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.386     6.650    initializer/box[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I2_O)        0.097     6.747 r  initializer/pixel_out[7]_i_10/O
                         net (fo=1, routed)           0.000     6.747    initializer/pixel_out[7]_i_10_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.159 r  initializer/pixel_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.159    initializer/pixel_out_reg[7]_i_2_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.340 r  initializer/pixel_out_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.275     7.615    initializer/pixel_out13_out[10]
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.230     7.845 r  initializer/pixel_out[10]_i_1/O
                         net (fo=1, routed)           0.000     7.845    initializer/pixel_out[10]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  initializer/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.126    14.607    initializer/clk_out1
    SLICE_X43Y105        FDRE                                         r  initializer/pixel_out_reg[10]/C
                         clock pessimism              0.287    14.894    
                         clock uncertainty           -0.130    14.764    
    SLICE_X43Y105        FDRE (Setup_fdre_C_D)        0.030    14.794    initializer/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 2.851ns (34.710%)  route 5.363ns (65.290%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.386     6.650    initializer/box[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I2_O)        0.097     6.747 r  initializer/pixel_out[7]_i_10/O
                         net (fo=1, routed)           0.000     6.747    initializer/pixel_out[7]_i_10_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.159 r  initializer/pixel_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.159    initializer/pixel_out_reg[7]_i_2_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.318 r  initializer/pixel_out_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.300     7.618    initializer/pixel_out13_out[8]
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.224     7.842 r  initializer/pixel_out[8]_i_1/O
                         net (fo=1, routed)           0.000     7.842    initializer/pixel_out[8]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.126    14.607    initializer/clk_out1
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[8]/C
                         clock pessimism              0.287    14.894    
                         clock uncertainty           -0.130    14.764    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.033    14.797    initializer/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 2.851ns (34.888%)  route 5.321ns (65.112%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.267     6.531    initializer/box[0]
    SLICE_X43Y102        LUT3 (Prop_lut3_I2_O)        0.097     6.628 r  initializer/pixel_out[3]_i_10/O
                         net (fo=1, routed)           0.000     6.628    initializer/pixel_out[3]_i_10_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.040 r  initializer/pixel_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    initializer/pixel_out_reg[3]_i_2_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.199 r  initializer/pixel_out_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.377     7.576    initializer/pixel_out13_out[4]
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.224     7.800 r  initializer/pixel_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.800    initializer/pixel_out[4]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.126    14.607    initializer/clk_out1
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[4]/C
                         clock pessimism              0.287    14.894    
                         clock uncertainty           -0.130    14.764    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.030    14.794    initializer/pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 2.936ns (36.293%)  route 5.154ns (63.707%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 14.609 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.267     6.531    initializer/box[0]
    SLICE_X43Y102        LUT3 (Prop_lut3_I2_O)        0.097     6.628 r  initializer/pixel_out[3]_i_10/O
                         net (fo=1, routed)           0.000     6.628    initializer/pixel_out[3]_i_10_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.040 r  initializer/pixel_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    initializer/pixel_out_reg[3]_i_2_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.274 r  initializer/pixel_out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.210     7.484    initializer/pixel_out13_out[7]
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.234     7.718 r  initializer/pixel_out[7]_i_1/O
                         net (fo=1, routed)           0.000     7.718    initializer/pixel_out[7]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  initializer/pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.128    14.609    initializer/clk_out1
    SLICE_X41Y103        FDRE                                         r  initializer/pixel_out_reg[7]/C
                         clock pessimism              0.287    14.896    
                         clock uncertainty           -0.130    14.766    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.032    14.798    initializer/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 2.923ns (36.242%)  route 5.142ns (63.758%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.267     6.531    initializer/box[0]
    SLICE_X43Y102        LUT3 (Prop_lut3_I2_O)        0.097     6.628 r  initializer/pixel_out[3]_i_10/O
                         net (fo=1, routed)           0.000     6.628    initializer/pixel_out[3]_i_10_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.040 r  initializer/pixel_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    initializer/pixel_out_reg[3]_i_2_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.270 r  initializer/pixel_out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.198     7.469    initializer/pixel_out13_out[5]
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.225     7.694 r  initializer/pixel_out[5]_i_1/O
                         net (fo=1, routed)           0.000     7.694    initializer/pixel_out[5]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.126    14.607    initializer/clk_out1
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[5]/C
                         clock pessimism              0.287    14.894    
                         clock uncertainty           -0.130    14.764    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.032    14.796    initializer/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 2.879ns (35.889%)  route 5.143ns (64.111%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.267     6.531    initializer/box[0]
    SLICE_X43Y102        LUT3 (Prop_lut3_I2_O)        0.097     6.628 r  initializer/pixel_out[3]_i_10/O
                         net (fo=1, routed)           0.000     6.628    initializer/pixel_out[3]_i_10_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.040 r  initializer/pixel_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    initializer/pixel_out_reg[3]_i_2_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.221 r  initializer/pixel_out_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.199     7.420    initializer/pixel_out13_out[6]
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.230     7.650 r  initializer/pixel_out[6]_i_1/O
                         net (fo=1, routed)           0.000     7.650    initializer/pixel_out[6]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.126    14.607    initializer/clk_out1
    SLICE_X44Y103        FDRE                                         r  initializer/pixel_out_reg[6]/C
                         clock pessimism              0.287    14.894    
                         clock uncertainty           -0.130    14.764    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.032    14.796    initializer/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 2.767ns (34.492%)  route 5.255ns (65.508%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 14.609 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.267     6.531    initializer/box[0]
    SLICE_X43Y102        LUT3 (Prop_lut3_I2_O)        0.097     6.628 r  initializer/pixel_out[3]_i_10/O
                         net (fo=1, routed)           0.000     6.628    initializer/pixel_out[3]_i_10_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     7.105 r  initializer/pixel_out_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.311     7.417    initializer/pixel_out13_out[3]
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.234     7.651 r  initializer/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.651    initializer/pixel_out[3]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  initializer/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.128    14.609    initializer/clk_out1
    SLICE_X41Y102        FDRE                                         r  initializer/pixel_out_reg[3]/C
                         clock pessimism              0.287    14.896    
                         clock uncertainty           -0.130    14.766    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032    14.798    initializer/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.718ns (34.176%)  route 5.235ns (65.824%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 14.609 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.246    -0.371    my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X14Y77         FDRE                                         r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=10, routed)          1.063     1.084    my_tracker/radius[5]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.097     1.181 r  my_tracker/i__carry__0_i_9/O
                         net (fo=4, routed)           0.859     2.040    my_tracker/i__carry__0_i_9_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.097     2.137 r  my_tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.137    my_tracker/i__carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.438 r  my_tracker/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.438    my_tracker/i__carry__0_i_5__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.668 r  my_tracker/i__carry__1_i_1__0/O[1]
                         net (fo=1, routed)           0.222     2.890    initializer/box_gen/pixel_out[11]_i_3[1]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.592     3.482 r  initializer/box_gen/_inferred__2/i__carry__1/CO[1]
                         net (fo=1, routed)           1.533     5.015    my_tracker/pixel_out_reg[8][0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.249     5.264 r  my_tracker/pixel_out[11]_i_3/O
                         net (fo=24, routed)          1.267     6.531    initializer/box[0]
    SLICE_X43Y102        LUT3 (Prop_lut3_I2_O)        0.097     6.628 r  initializer/pixel_out[3]_i_10/O
                         net (fo=1, routed)           0.000     6.628    initializer/pixel_out[3]_i_10_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.060 r  initializer/pixel_out_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.291     7.351    initializer/pixel_out13_out[2]
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.230     7.581 r  initializer/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.581    initializer/pixel_out[2]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  initializer/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        1.128    14.609    initializer/clk_out1
    SLICE_X41Y102        FDRE                                         r  initializer/pixel_out_reg[2]/C
                         clock pessimism              0.287    14.896    
                         clock uncertainty           -0.130    14.766    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032    14.798    initializer/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.249ns (62.255%)  route 0.151ns (37.745%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.599    -0.565    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X0Y100         FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.151    -0.273    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][30]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.228    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[31]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.165 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.165    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[31]
    SLICE_X1Y99          FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.878    -0.795    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X1Y99          FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.105    -0.181    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.279ns (64.310%)  route 0.155ns (35.690%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.557    -0.607    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y111        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.155    -0.288    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][11]
    SLICE_X53Y112        LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.243    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[12]
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.173 r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.173    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X53Y112        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.823    -0.849    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X53Y112        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.105    -0.240    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.342ns (73.411%)  route 0.124ns (26.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.604    -0.560    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X5Y99          FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=2, routed)           0.123    -0.296    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/sq[24]
    SLICE_X0Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.149 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.148    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.094 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.094    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[28]
    SLICE_X0Y100         FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.872    -0.801    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X0Y100         FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 initializer/db2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/db2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.373ns (75.479%)  route 0.121ns (24.521%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.567    -0.597    initializer/db2/clk_out1
    SLICE_X46Y99         FDRE                                         r  initializer/db2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  initializer/db2/count_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.313    initializer/db2/count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.157 r  initializer/db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    initializer/db2/count_reg[8]_i_1__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.103 r  initializer/db2/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.103    initializer/db2/count_reg[12]_i_1__1_n_7
    SLICE_X46Y100        FDRE                                         r  initializer/db2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.832    -0.841    initializer/db2/clk_out1
    SLICE_X46Y100        FDRE                                         r  initializer/db2/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    initializer/db2/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 initializer/db5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/db5/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.373ns (75.281%)  route 0.122ns (24.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.569    -0.595    initializer/db5/clk_out1
    SLICE_X38Y99         FDRE                                         r  initializer/db5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  initializer/db5/count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.309    initializer/db5/count_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  initializer/db5/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.153    initializer/db5/count_reg[12]_i_1__4_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.100 r  initializer/db5/count_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.100    initializer/db5/count_reg[16]_i_1__4_n_7
    SLICE_X38Y100        FDRE                                         r  initializer/db5/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.835    -0.838    initializer/db5/clk_out1
    SLICE_X38Y100        FDRE                                         r  initializer/db5/count_reg[16]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    initializer/db5/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 initializer/db4/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/db4/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.355ns (75.790%)  route 0.113ns (24.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.567    -0.597    initializer/db4/clk_out1
    SLICE_X49Y99         FDRE                                         r  initializer/db4/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  initializer/db4/count_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.344    initializer/db4/count_reg[11]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.184 r  initializer/db4/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.183    initializer/db4/count_reg[8]_i_1__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.129 r  initializer/db4/count_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.129    initializer/db4/count_reg[12]_i_1__3_n_7
    SLICE_X49Y100        FDRE                                         r  initializer/db4/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.832    -0.841    initializer/db4/clk_out1
    SLICE_X49Y100        FDRE                                         r  initializer/db4/count_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    initializer/db4/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.347ns (73.529%)  route 0.125ns (26.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.605    -0.559    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X0Y99          FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=2, routed)           0.124    -0.294    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][26]
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.181 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[32]
    SLICE_X1Y100         FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.872    -0.801    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X1Y100         FDRE                                         r  my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    my_tracker/center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.777%)  route 0.258ns (53.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.556    -0.608    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y111        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.258    -0.222    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[15]_15[1]
    SLICE_X50Y115        LUT1 (Prop_lut1_I0_O)        0.099    -0.123 r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[1]
    SLICE_X50Y115        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.823    -0.850    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X50Y115        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.121    -0.225    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.315ns (67.045%)  route 0.155ns (32.955%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.557    -0.607    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y111        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.155    -0.288    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][11]
    SLICE_X53Y112        LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.243    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[12]
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.137 r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.137    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X53Y112        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.823    -0.849    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X53Y112        FDRE                                         r  my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.105    -0.240    my_tracker/x/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 initializer/db3/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/db3/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.152%)  route 0.117ns (24.848%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.569    -0.595    initializer/db3/clk_out1
    SLICE_X43Y99         FDRE                                         r  initializer/db3/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  initializer/db3/count_reg[14]/Q
                         net (fo=2, routed)           0.117    -0.338    initializer/db3/count_reg[14]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.178 r  initializer/db3/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.177    initializer/db3/count_reg[12]_i_1__2_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.123 r  initializer/db3/count_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.123    initializer/db3/count_reg[16]_i_1__2_n_7
    SLICE_X43Y100        FDRE                                         r  initializer/db3/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=7186, routed)        0.833    -0.840    initializer/db3/clk_out1
    SLICE_X43Y100        FDRE                                         r  initializer/db3/count_reg[16]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105    -0.226    initializer/db3/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y22     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y18     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y23     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y19     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X1Y20     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X1Y21     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y20     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y21     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X0Y18     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X0Y19     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X14Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[10][0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X14Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[10][1]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X10Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[11][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X10Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[11][1]_srl12/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X38Y105    my_tracker/goal_px/v_delay_reg[19][7]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X38Y101    my_tracker/x/v_delay_reg[19][4]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X38Y101    my_tracker/x/v_delay_reg[19][7]_srl19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X30Y83     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X30Y83     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X14Y92     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X14Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[10][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X14Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[10][1]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X10Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[11][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X10Y78     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[11][1]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X30Y83     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X30Y83     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X30Y83     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X30Y83     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X14Y92     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X14Y92     my_tracker/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



