// Seed: 3755571076
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`resetall `timescale 1 ps / 1ps
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = id_2 == id_2;
  always @(posedge 1) SystemTFIdentifier(1, id_0);
  type_6(
      id_0, 1 * 1
  );
endmodule
