-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.






--MC1_h2f_rst_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]
MC1_h2f_rst_n[0] = EQUATION NOT SUPPORTED;


--MC1_f2h_ARREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_ARREADY[0]
MC1_f2h_ARREADY[0] = EQUATION NOT SUPPORTED;

--MC1_f2h_AWREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_AWREADY[0]
MC1_f2h_AWREADY[0] = EQUATION NOT SUPPORTED;

--MC1_f2h_BVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_BVALID[0]
MC1_f2h_BVALID[0] = EQUATION NOT SUPPORTED;

--MC1_f2h_RVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RVALID[0]
MC1_f2h_RVALID[0] = EQUATION NOT SUPPORTED;

--MC1_f2h_WREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_WREADY[0]
MC1_f2h_WREADY[0] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[0]
MC1_f2h_RDATA[0] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[1]
MC1_f2h_RDATA[1] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[2]
MC1_f2h_RDATA[2] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[3]
MC1_f2h_RDATA[3] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[4]
MC1_f2h_RDATA[4] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[5]
MC1_f2h_RDATA[5] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[6]
MC1_f2h_RDATA[6] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[7]
MC1_f2h_RDATA[7] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[8]
MC1_f2h_RDATA[8] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[9]
MC1_f2h_RDATA[9] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[10]
MC1_f2h_RDATA[10] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[11]
MC1_f2h_RDATA[11] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[12]
MC1_f2h_RDATA[12] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[13]
MC1_f2h_RDATA[13] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[14]
MC1_f2h_RDATA[14] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[15]
MC1_f2h_RDATA[15] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[16]
MC1_f2h_RDATA[16] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[17]
MC1_f2h_RDATA[17] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[18]
MC1_f2h_RDATA[18] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[19]
MC1_f2h_RDATA[19] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[20]
MC1_f2h_RDATA[20] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[21]
MC1_f2h_RDATA[21] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[22]
MC1_f2h_RDATA[22] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[23]
MC1_f2h_RDATA[23] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[24]
MC1_f2h_RDATA[24] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[25]
MC1_f2h_RDATA[25] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[26]
MC1_f2h_RDATA[26] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[27]
MC1_f2h_RDATA[27] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[28]
MC1_f2h_RDATA[28] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[29]
MC1_f2h_RDATA[29] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[30]
MC1_f2h_RDATA[30] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[31]
MC1_f2h_RDATA[31] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[32] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[32]
MC1_f2h_RDATA[32] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[33] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[33]
MC1_f2h_RDATA[33] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[34] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[34]
MC1_f2h_RDATA[34] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[35] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[35]
MC1_f2h_RDATA[35] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[36] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[36]
MC1_f2h_RDATA[36] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[37] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[37]
MC1_f2h_RDATA[37] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[38] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[38]
MC1_f2h_RDATA[38] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[39] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[39]
MC1_f2h_RDATA[39] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[40] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[40]
MC1_f2h_RDATA[40] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[41] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[41]
MC1_f2h_RDATA[41] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[42] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[42]
MC1_f2h_RDATA[42] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[43] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[43]
MC1_f2h_RDATA[43] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[44] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[44]
MC1_f2h_RDATA[44] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[45] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[45]
MC1_f2h_RDATA[45] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[46] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[46]
MC1_f2h_RDATA[46] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[47] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[47]
MC1_f2h_RDATA[47] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[48] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[48]
MC1_f2h_RDATA[48] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[49] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[49]
MC1_f2h_RDATA[49] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[50] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[50]
MC1_f2h_RDATA[50] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[51] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[51]
MC1_f2h_RDATA[51] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[52] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[52]
MC1_f2h_RDATA[52] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[53] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[53]
MC1_f2h_RDATA[53] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[54] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[54]
MC1_f2h_RDATA[54] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[55] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[55]
MC1_f2h_RDATA[55] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[56] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[56]
MC1_f2h_RDATA[56] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[57] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[57]
MC1_f2h_RDATA[57] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[58] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[58]
MC1_f2h_RDATA[58] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[59] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[59]
MC1_f2h_RDATA[59] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[60] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[60]
MC1_f2h_RDATA[60] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[61] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[61]
MC1_f2h_RDATA[61] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[62] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[62]
MC1_f2h_RDATA[62] = EQUATION NOT SUPPORTED;

--MC1_f2h_RDATA[63] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[63]
MC1_f2h_RDATA[63] = EQUATION NOT SUPPORTED;


--MC1_h2f_lw_ARVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARVALID[0]
MC1_h2f_lw_ARVALID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWVALID[0]
MC1_h2f_lw_AWVALID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_BREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_BREADY[0]
MC1_h2f_lw_BREADY[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_RREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_RREADY[0]
MC1_h2f_lw_RREADY[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WLAST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WLAST[0]
MC1_h2f_lw_WLAST[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WVALID[0]
MC1_h2f_lw_WVALID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[0]
MC1_h2f_lw_ARADDR[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[1]
MC1_h2f_lw_ARADDR[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[2]
MC1_h2f_lw_ARADDR[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[3]
MC1_h2f_lw_ARADDR[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[4]
MC1_h2f_lw_ARADDR[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[5]
MC1_h2f_lw_ARADDR[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[6]
MC1_h2f_lw_ARADDR[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[7]
MC1_h2f_lw_ARADDR[7] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[8]
MC1_h2f_lw_ARADDR[8] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[9]
MC1_h2f_lw_ARADDR[9] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[10]
MC1_h2f_lw_ARADDR[10] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[11]
MC1_h2f_lw_ARADDR[11] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[12]
MC1_h2f_lw_ARADDR[12] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[13]
MC1_h2f_lw_ARADDR[13] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[14]
MC1_h2f_lw_ARADDR[14] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[15]
MC1_h2f_lw_ARADDR[15] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[16]
MC1_h2f_lw_ARADDR[16] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[17]
MC1_h2f_lw_ARADDR[17] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARADDR[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[18]
MC1_h2f_lw_ARADDR[18] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARBURST[0]
MC1_h2f_lw_ARBURST[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARBURST[1]
MC1_h2f_lw_ARBURST[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[0]
MC1_h2f_lw_ARID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[1]
MC1_h2f_lw_ARID[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[2]
MC1_h2f_lw_ARID[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[3]
MC1_h2f_lw_ARID[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[4]
MC1_h2f_lw_ARID[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[5]
MC1_h2f_lw_ARID[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[6]
MC1_h2f_lw_ARID[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[7]
MC1_h2f_lw_ARID[7] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[8]
MC1_h2f_lw_ARID[8] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[9]
MC1_h2f_lw_ARID[9] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[10]
MC1_h2f_lw_ARID[10] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[11]
MC1_h2f_lw_ARID[11] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[0]
MC1_h2f_lw_ARLEN[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[1]
MC1_h2f_lw_ARLEN[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[2]
MC1_h2f_lw_ARLEN[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[3]
MC1_h2f_lw_ARLEN[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[0]
MC1_h2f_lw_ARSIZE[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[1]
MC1_h2f_lw_ARSIZE[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_ARSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[2]
MC1_h2f_lw_ARSIZE[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[0]
MC1_h2f_lw_AWADDR[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[1]
MC1_h2f_lw_AWADDR[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[2]
MC1_h2f_lw_AWADDR[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[3]
MC1_h2f_lw_AWADDR[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[4]
MC1_h2f_lw_AWADDR[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[5]
MC1_h2f_lw_AWADDR[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[6]
MC1_h2f_lw_AWADDR[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[7]
MC1_h2f_lw_AWADDR[7] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[8]
MC1_h2f_lw_AWADDR[8] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[9]
MC1_h2f_lw_AWADDR[9] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[10]
MC1_h2f_lw_AWADDR[10] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[11]
MC1_h2f_lw_AWADDR[11] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[12]
MC1_h2f_lw_AWADDR[12] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[13]
MC1_h2f_lw_AWADDR[13] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[14]
MC1_h2f_lw_AWADDR[14] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[15]
MC1_h2f_lw_AWADDR[15] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[16]
MC1_h2f_lw_AWADDR[16] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[17]
MC1_h2f_lw_AWADDR[17] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWADDR[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[18]
MC1_h2f_lw_AWADDR[18] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]
MC1_h2f_lw_AWBURST[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[1]
MC1_h2f_lw_AWBURST[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[0]
MC1_h2f_lw_AWID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[1]
MC1_h2f_lw_AWID[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[2]
MC1_h2f_lw_AWID[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[3]
MC1_h2f_lw_AWID[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[4]
MC1_h2f_lw_AWID[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[5]
MC1_h2f_lw_AWID[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[6]
MC1_h2f_lw_AWID[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[7]
MC1_h2f_lw_AWID[7] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[8]
MC1_h2f_lw_AWID[8] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[9]
MC1_h2f_lw_AWID[9] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[10]
MC1_h2f_lw_AWID[10] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[11]
MC1_h2f_lw_AWID[11] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[0]
MC1_h2f_lw_AWLEN[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[1]
MC1_h2f_lw_AWLEN[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[2]
MC1_h2f_lw_AWLEN[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[3]
MC1_h2f_lw_AWLEN[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[0]
MC1_h2f_lw_AWSIZE[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[1]
MC1_h2f_lw_AWSIZE[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_AWSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[2]
MC1_h2f_lw_AWSIZE[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[0]
MC1_h2f_lw_WDATA[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[1]
MC1_h2f_lw_WDATA[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[2]
MC1_h2f_lw_WDATA[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[3]
MC1_h2f_lw_WDATA[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[4]
MC1_h2f_lw_WDATA[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[5]
MC1_h2f_lw_WDATA[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[6]
MC1_h2f_lw_WDATA[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[7]
MC1_h2f_lw_WDATA[7] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[8]
MC1_h2f_lw_WDATA[8] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[9]
MC1_h2f_lw_WDATA[9] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[10]
MC1_h2f_lw_WDATA[10] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[11]
MC1_h2f_lw_WDATA[11] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[12]
MC1_h2f_lw_WDATA[12] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[13]
MC1_h2f_lw_WDATA[13] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[14]
MC1_h2f_lw_WDATA[14] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[15]
MC1_h2f_lw_WDATA[15] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[16]
MC1_h2f_lw_WDATA[16] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[17]
MC1_h2f_lw_WDATA[17] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[18]
MC1_h2f_lw_WDATA[18] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[19]
MC1_h2f_lw_WDATA[19] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[20]
MC1_h2f_lw_WDATA[20] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[21]
MC1_h2f_lw_WDATA[21] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[22]
MC1_h2f_lw_WDATA[22] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[23]
MC1_h2f_lw_WDATA[23] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[24]
MC1_h2f_lw_WDATA[24] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[25]
MC1_h2f_lw_WDATA[25] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[26]
MC1_h2f_lw_WDATA[26] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[27]
MC1_h2f_lw_WDATA[27] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[28]
MC1_h2f_lw_WDATA[28] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[29]
MC1_h2f_lw_WDATA[29] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[30]
MC1_h2f_lw_WDATA[30] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WDATA[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[31]
MC1_h2f_lw_WDATA[31] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WSTRB[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[0]
MC1_h2f_lw_WSTRB[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WSTRB[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[1]
MC1_h2f_lw_WSTRB[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WSTRB[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[2]
MC1_h2f_lw_WSTRB[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_lw_WSTRB[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[3]
MC1_h2f_lw_WSTRB[3] = EQUATION NOT SUPPORTED;


--MC1_h2f_ARVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARVALID[0]
MC1_h2f_ARVALID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWVALID[0]
MC1_h2f_AWVALID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_BREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_BREADY[0]
MC1_h2f_BREADY[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_RREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_RREADY[0]
MC1_h2f_RREADY[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_WLAST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WLAST[0]
MC1_h2f_WLAST[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_WVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WVALID[0]
MC1_h2f_WVALID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARADDR[0]
MC1_h2f_ARADDR[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARADDR[1]
MC1_h2f_ARADDR[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARADDR[2]
MC1_h2f_ARADDR[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARBURST[0]
MC1_h2f_ARBURST[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARBURST[1]
MC1_h2f_ARBURST[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[0]
MC1_h2f_ARID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[1]
MC1_h2f_ARID[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[2]
MC1_h2f_ARID[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[3]
MC1_h2f_ARID[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[4]
MC1_h2f_ARID[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[5]
MC1_h2f_ARID[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[6]
MC1_h2f_ARID[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[7]
MC1_h2f_ARID[7] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[8]
MC1_h2f_ARID[8] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[9]
MC1_h2f_ARID[9] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[10]
MC1_h2f_ARID[10] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[11]
MC1_h2f_ARID[11] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[0]
MC1_h2f_ARLEN[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[1]
MC1_h2f_ARLEN[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[2]
MC1_h2f_ARLEN[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[3]
MC1_h2f_ARLEN[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[0]
MC1_h2f_ARSIZE[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[1]
MC1_h2f_ARSIZE[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_ARSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[2]
MC1_h2f_ARSIZE[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWADDR[0]
MC1_h2f_AWADDR[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWADDR[1]
MC1_h2f_AWADDR[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWADDR[2]
MC1_h2f_AWADDR[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]
MC1_h2f_AWBURST[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[1]
MC1_h2f_AWBURST[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[0]
MC1_h2f_AWID[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[1]
MC1_h2f_AWID[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[2]
MC1_h2f_AWID[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[3]
MC1_h2f_AWID[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[4]
MC1_h2f_AWID[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[5]
MC1_h2f_AWID[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[6]
MC1_h2f_AWID[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[7]
MC1_h2f_AWID[7] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[8]
MC1_h2f_AWID[8] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[9]
MC1_h2f_AWID[9] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[10]
MC1_h2f_AWID[10] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[11]
MC1_h2f_AWID[11] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[0]
MC1_h2f_AWLEN[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[1]
MC1_h2f_AWLEN[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[2]
MC1_h2f_AWLEN[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[3]
MC1_h2f_AWLEN[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[0]
MC1_h2f_AWSIZE[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[1]
MC1_h2f_AWSIZE[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_AWSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[2]
MC1_h2f_AWSIZE[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[0]
MC1_h2f_WSTRB[0] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[1]
MC1_h2f_WSTRB[1] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[2]
MC1_h2f_WSTRB[2] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[3]
MC1_h2f_WSTRB[3] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[4]
MC1_h2f_WSTRB[4] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[5]
MC1_h2f_WSTRB[5] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[6]
MC1_h2f_WSTRB[6] = EQUATION NOT SUPPORTED;

--MC1_h2f_WSTRB[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[7]
MC1_h2f_WSTRB[7] = EQUATION NOT SUPPORTED;


--A1L5711Q is output_row[0]~reg0
--register power-up is low

A1L5711Q = DFFEAS(A1L259, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L5713Q is output_row[1]~reg0
--register power-up is low

A1L5713Q = DFFEAS(A1L264, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L5715Q is output_row[2]~reg0
--register power-up is low

A1L5715Q = DFFEAS(A1L269, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L5717Q is output_row[3]~reg0
--register power-up is low

A1L5717Q = DFFEAS(A1L274, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L5719Q is output_row[4]~reg0
--register power-up is low

A1L5719Q = DFFEAS(A1L279, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L5721Q is output_row[5]~reg0
--register power-up is low

A1L5721Q = DFFEAS(A1L284, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L5723Q is output_row[6]~reg0
--register power-up is low

A1L5723Q = DFFEAS(A1L289, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L5725Q is output_row[7]~reg0
--register power-up is low

A1L5725Q = DFFEAS(A1L294, CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--HE1_address[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]
--register power-up is low

HE1_address[8] = DFFEAS(HE1L90, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, LD1_out_payload[0],  ,  , HE1_state.GET_ADDR3);


--HE1_address[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]
--register power-up is low

HE1_address[9] = DFFEAS(HE1L94, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, LD1_out_payload[1],  ,  , HE1_state.GET_ADDR3);


--HE1_address[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]
--register power-up is low

HE1_address[10] = DFFEAS(HE1L98, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, LD1_out_payload[2],  ,  , HE1_state.GET_ADDR3);


--HE1_address[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]
--register power-up is low

HE1_address[11] = DFFEAS(HE1L102, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, LD1_out_payload[3],  ,  , HE1_state.GET_ADDR3);


--HE1_address[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]
--register power-up is low

HE1_address[12] = DFFEAS(HE1L106, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, LD1_out_payload[4],  ,  , HE1_state.GET_ADDR3);


--HE1_address[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]
--register power-up is low

HE1_address[13] = DFFEAS(HE1L110, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, JD1L17,  ,  , HE1_state.GET_ADDR3);


--HE1_address[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]
--register power-up is low

HE1_address[14] = DFFEAS(HE1L114, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, LD1_out_payload[6],  ,  , HE1_state.GET_ADDR3);


--HE1_address[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]
--register power-up is low

HE1_address[15] = DFFEAS(HE1L118, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L359, LD1_out_payload[7],  ,  , HE1_state.GET_ADDR3);


--HE1_address[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]
--register power-up is low

HE1_address[16] = DFFEAS(HE1L122, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, LD1_out_payload[0],  ,  , HE1_state.GET_ADDR2);


--HE1_address[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]
--register power-up is low

HE1_address[17] = DFFEAS(HE1L126, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, LD1_out_payload[1],  ,  , HE1_state.GET_ADDR2);


--HE1_address[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]
--register power-up is low

HE1_address[18] = DFFEAS(HE1L130, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, LD1_out_payload[2],  ,  , HE1_state.GET_ADDR2);


--HE1_address[19] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]
--register power-up is low

HE1_address[19] = DFFEAS(HE1L134, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, LD1_out_payload[3],  ,  , HE1_state.GET_ADDR2);


--HE1_address[20] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]
--register power-up is low

HE1_address[20] = DFFEAS(HE1L138, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, LD1_out_payload[4],  ,  , HE1_state.GET_ADDR2);


--HE1_address[21] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]
--register power-up is low

HE1_address[21] = DFFEAS(HE1L142, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, JD1L17,  ,  , HE1_state.GET_ADDR2);


--HE1_address[22] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]
--register power-up is low

HE1_address[22] = DFFEAS(HE1L146, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, LD1_out_payload[6],  ,  , HE1_state.GET_ADDR2);


--HE1_address[23] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]
--register power-up is low

HE1_address[23] = DFFEAS(HE1L150, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L367, LD1_out_payload[7],  ,  , HE1_state.GET_ADDR2);


--HE1_address[24] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]
--register power-up is low

HE1_address[24] = DFFEAS(HE1L154, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, LD1_out_payload[0],  ,  , HE1_state.GET_ADDR1);


--HE1_address[25] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]
--register power-up is low

HE1_address[25] = DFFEAS(HE1L158, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, LD1_out_payload[1],  ,  , HE1_state.GET_ADDR1);


--HE1_address[26] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]
--register power-up is low

HE1_address[26] = DFFEAS(HE1L162, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, LD1_out_payload[2],  ,  , HE1_state.GET_ADDR1);


--HE1_address[27] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]
--register power-up is low

HE1_address[27] = DFFEAS(HE1L166, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, LD1_out_payload[3],  ,  , HE1_state.GET_ADDR1);


--HE1_address[28] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]
--register power-up is low

HE1_address[28] = DFFEAS(HE1L170, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, LD1_out_payload[4],  ,  , HE1_state.GET_ADDR1);


--HE1_address[29] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]
--register power-up is low

HE1_address[29] = DFFEAS(HE1L174, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, JD1L17,  ,  , HE1_state.GET_ADDR1);


--HE1_address[30] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]
--register power-up is low

HE1_address[30] = DFFEAS(HE1L178, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, LD1_out_payload[6],  ,  , HE1_state.GET_ADDR1);


--HE1_address[31] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]
--register power-up is low

HE1_address[31] = DFFEAS(HE1L182, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L376, LD1_out_payload[7],  ,  , HE1_state.GET_ADDR1);


--ZE4_address_burst[8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]
--register power-up is low

ZE4_address_burst[8] = DFFEAS(ZE4L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L150,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]
--register power-up is low

ZE4_address_burst[7] = DFFEAS(ZE4L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L149,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]
--register power-up is low

ZE4_address_burst[15] = DFFEAS(ZE4L10, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L157,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]
--register power-up is low

ZE4_address_burst[9] = DFFEAS(ZE4L14, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L151,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]
--register power-up is low

ZE4_address_burst[17] = DFFEAS(ZE4L18, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L159,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]
--register power-up is low

ZE4_address_burst[16] = DFFEAS(ZE4L22, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L158,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]
--register power-up is low

ZE4_address_burst[13] = DFFEAS(ZE4L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L155,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]
--register power-up is low

ZE4_address_burst[18] = DFFEAS(ZE4L30, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L160,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]
--register power-up is low

ZE4_address_burst[14] = DFFEAS(ZE4L34, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L156,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]
--register power-up is low

ZE4_address_burst[10] = DFFEAS(ZE4L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L152,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]
--register power-up is low

ZE4_address_burst[11] = DFFEAS(ZE4L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L153,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]
--register power-up is low

ZE4_address_burst[12] = DFFEAS(ZE4L46, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L154,  ,  , !MC1_h2f_lw_AWBURST[0]);


--ZE4_address_burst[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]
--register power-up is low

ZE4_address_burst[6] = DFFEAS(ZE4L50, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13, ZE4L148,  ,  , !MC1_h2f_lw_AWBURST[0]);


--A1L258 is Add16~1
A1L258_adder_eqn = ( A1L302 ) + ( !A1L130 $ (!A1L134) ) + ( A1L299 );
A1L258 = SUM(A1L258_adder_eqn);

--A1L260 is Add16~2
A1L260_adder_eqn = ( A1L302 ) + ( !A1L130 $ (!A1L134) ) + ( A1L299 );
A1L260 = CARRY(A1L260_adder_eqn);


--A1L263 is Add16~5
A1L263_adder_eqn = ( A1L306 ) + ( !A1L130 $ (!A1L138) ) + ( A1L260 );
A1L263 = SUM(A1L263_adder_eqn);

--A1L265 is Add16~6
A1L265_adder_eqn = ( A1L306 ) + ( !A1L130 $ (!A1L138) ) + ( A1L260 );
A1L265 = CARRY(A1L265_adder_eqn);


--A1L268 is Add16~9
A1L268_adder_eqn = ( A1L310 ) + ( !A1L130 $ (!A1L142) ) + ( A1L265 );
A1L268 = SUM(A1L268_adder_eqn);

--A1L270 is Add16~10
A1L270_adder_eqn = ( A1L310 ) + ( !A1L130 $ (!A1L142) ) + ( A1L265 );
A1L270 = CARRY(A1L270_adder_eqn);


--A1L273 is Add16~13
A1L273_adder_eqn = ( A1L314 ) + ( !A1L130 $ (!A1L146) ) + ( A1L270 );
A1L273 = SUM(A1L273_adder_eqn);

--A1L275 is Add16~14
A1L275_adder_eqn = ( A1L314 ) + ( !A1L130 $ (!A1L146) ) + ( A1L270 );
A1L275 = CARRY(A1L275_adder_eqn);


--A1L278 is Add16~17
A1L278_adder_eqn = ( A1L318 ) + ( !A1L130 $ (!A1L150) ) + ( A1L275 );
A1L278 = SUM(A1L278_adder_eqn);

--A1L280 is Add16~18
A1L280_adder_eqn = ( A1L318 ) + ( !A1L130 $ (!A1L150) ) + ( A1L275 );
A1L280 = CARRY(A1L280_adder_eqn);


--A1L283 is Add16~21
A1L283_adder_eqn = ( A1L322 ) + ( !A1L130 $ (!A1L154) ) + ( A1L280 );
A1L283 = SUM(A1L283_adder_eqn);

--A1L285 is Add16~22
A1L285_adder_eqn = ( A1L322 ) + ( !A1L130 $ (!A1L154) ) + ( A1L280 );
A1L285 = CARRY(A1L285_adder_eqn);


--A1L288 is Add16~25
A1L288_adder_eqn = ( A1L326 ) + ( !A1L130 $ (!A1L158) ) + ( A1L285 );
A1L288 = SUM(A1L288_adder_eqn);

--A1L290 is Add16~26
A1L290_adder_eqn = ( A1L326 ) + ( !A1L130 $ (!A1L158) ) + ( A1L285 );
A1L290 = CARRY(A1L290_adder_eqn);


--A1L293 is Add16~29
A1L293_adder_eqn = ( A1L330 ) + ( !A1L130 $ (!A1L162) ) + ( A1L290 );
A1L293 = SUM(A1L293_adder_eqn);


--XD1_padded_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]
--register power-up is low

XD1_padded_bit_counter[0] = DFFEAS(XD1L156, A1L5632,  ,  , XD1L486, A1L5727,  ,  , XD1L485);


--XD1_padded_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]
--register power-up is low

XD1_padded_bit_counter[1] = DFFEAS(XD1L160, A1L5632,  ,  , XD1L486, A1L5727,  ,  , XD1L485);


--XD1_padded_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]
--register power-up is low

XD1_padded_bit_counter[2] = DFFEAS(XD1L164, A1L5632,  ,  , XD1L486, A1L5727,  ,  , XD1L485);


--XD1_padded_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]
--register power-up is low

XD1_padded_bit_counter[3] = DFFEAS(XD1L172, A1L5632,  ,  , XD1L486, XD1L499,  ,  , XD1L485);


--XD1_padded_bit_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]
--register power-up is low

XD1_padded_bit_counter[4] = DFFEAS(XD1L176, A1L5632,  ,  , XD1L486, XD1L500,  ,  , XD1L485);


--XD1_padded_bit_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]
--register power-up is low

XD1_padded_bit_counter[5] = DFFEAS(XD1L180, A1L5632,  ,  , XD1L486, XD1L501,  ,  , XD1L485);


--XD1_padded_bit_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]
--register power-up is low

XD1_padded_bit_counter[6] = DFFEAS(XD1L184, A1L5632,  ,  , XD1L486, XD1L502,  ,  , XD1L485);


--XD1_padded_bit_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]
--register power-up is low

XD1_padded_bit_counter[7] = DFFEAS(XD1L188, A1L5632,  ,  , XD1L486, XD1L503,  ,  , XD1L485);


--XD1_scan_length_byte_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]
--register power-up is low

XD1_scan_length_byte_counter[8] = DFFEAS(XD1L225, A1L5632,  ,  , XD1L552, XD1_scan_length[0],  ,  , XD1L550);


--XD1_scan_length_byte_counter[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]
--register power-up is low

XD1_scan_length_byte_counter[9] = DFFEAS(XD1L229, A1L5632,  ,  , XD1L552, XD1_scan_length[1],  ,  , XD1L550);


--XD1_scan_length_byte_counter[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]
--register power-up is low

XD1_scan_length_byte_counter[10] = DFFEAS(XD1L233, A1L5632,  ,  , XD1L552, XD1_scan_length[2],  ,  , XD1L550);


--XD1_scan_length_byte_counter[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]
--register power-up is low

XD1_scan_length_byte_counter[11] = DFFEAS(XD1L237, A1L5632,  ,  , XD1L552, XD1_scan_length[3],  ,  , XD1L550);


--XD1_scan_length_byte_counter[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]
--register power-up is low

XD1_scan_length_byte_counter[13] = DFFEAS(XD1L241, A1L5632,  ,  , XD1L552, XD1_scan_length[5],  ,  , XD1L550);


--XD1_scan_length_byte_counter[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]
--register power-up is low

XD1_scan_length_byte_counter[14] = DFFEAS(XD1L245, A1L5632,  ,  , XD1L552, XD1_scan_length[6],  ,  , XD1L550);


--XD1_scan_length_byte_counter[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]
--register power-up is low

XD1_scan_length_byte_counter[12] = DFFEAS(XD1L249, A1L5632,  ,  , XD1L552, XD1_scan_length[4],  ,  , XD1L550);


--XD1_scan_length_byte_counter[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]
--register power-up is low

XD1_scan_length_byte_counter[15] = DFFEAS(XD1L257, A1L5632,  ,  , XD1L552, XD1_scan_length[7],  ,  , XD1L550);


--XD1_scan_length_byte_counter[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]
--register power-up is low

XD1_scan_length_byte_counter[16] = DFFEAS(XD1L261, A1L5632,  ,  , XD1L552, XD1_scan_length[8],  ,  , XD1L550);


--XD1_scan_length_byte_counter[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]
--register power-up is low

XD1_scan_length_byte_counter[17] = DFFEAS(XD1L265, A1L5632,  ,  , XD1L552, XD1_scan_length[9],  ,  , XD1L550);


--EE1_data1[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]
--register power-up is low

EE1_data1[0] = DFFEAS(EE1_data0[0], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[0],  ,  , !EE1_full0);


--EE1_data1[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]
--register power-up is low

EE1_data1[2] = DFFEAS(EE1_data0[2], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[2],  ,  , !EE1_full0);


--EE1_data1[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]
--register power-up is low

EE1_data1[1] = DFFEAS(EE1_data0[1], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[1],  ,  , !EE1_full0);


--EE1_data1[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]
--register power-up is low

EE1_data1[4] = DFFEAS(EE1_data0[4], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[4],  ,  , !EE1_full0);


--EE1_data1[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]
--register power-up is low

EE1_data1[7] = DFFEAS(EE1_data0[7], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[7],  ,  , !EE1_full0);


--EE1_data1[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]
--register power-up is low

EE1_data1[6] = DFFEAS(EE1_data0[6], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[6],  ,  , !EE1_full0);


--EE1_data1[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]
--register power-up is low

EE1_data1[5] = DFFEAS(EE1_data0[5], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[5],  ,  , !EE1_full0);


--EE1_data1[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]
--register power-up is low

EE1_data1[3] = DFFEAS(EE1_data0[3], A1L5632, AE1_dreg[1],  , EE1L20, YD1_out_data_buffer[3],  ,  , !EE1_full0);


--LD10_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]
--register power-up is low

LD10_mem[0][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][69],  ,  , LD10_mem_used[1]);


--LD10_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][65]
--register power-up is low

LD10_mem[0][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][65],  ,  , LD10_mem_used[1]);


--LD10_mem[0][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][70]
--register power-up is low

LD10_mem[0][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][70],  ,  , LD10_mem_used[1]);


--LD10_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][66]
--register power-up is low

LD10_mem[0][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][66],  ,  , LD10_mem_used[1]);


--LD10_mem[0][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71]
--register power-up is low

LD10_mem[0][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][71],  ,  , LD10_mem_used[1]);


--LD10_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67]
--register power-up is low

LD10_mem[0][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][67],  ,  , LD10_mem_used[1]);


--LD10_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68]
--register power-up is low

LD10_mem[0][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][68],  ,  , LD10_mem_used[1]);


--LD10_mem[0][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]
--register power-up is low

LD10_mem[0][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][64],  ,  , LD10_mem_used[1]);


--LD11_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][68]
--register power-up is low

LD11_mem[0][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][68],  ,  , LD11_mem_used[1]);


--LD11_mem[0][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][64]
--register power-up is low

LD11_mem[0][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][64],  ,  , LD11_mem_used[1]);


--LD11_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][69]
--register power-up is low

LD11_mem[0][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][69],  ,  , LD11_mem_used[1]);


--LD11_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][65]
--register power-up is low

LD11_mem[0][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][65],  ,  , LD11_mem_used[1]);


--LD11_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][66]
--register power-up is low

LD11_mem[0][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][66],  ,  , LD11_mem_used[1]);


--LD11_mem[0][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][71]
--register power-up is low

LD11_mem[0][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][71],  ,  , LD11_mem_used[1]);


--LD11_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][67]
--register power-up is low

LD11_mem[0][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][67],  ,  , LD11_mem_used[1]);


--LD11_mem[0][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]
--register power-up is low

LD11_mem[0][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][70],  ,  , LD11_mem_used[1]);


--LD10_mem[0][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][106]
--register power-up is low

LD10_mem[0][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][106],  ,  , LD10_mem_used[1]);


--LD11_mem[0][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][106]
--register power-up is low

LD11_mem[0][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L1, LD11_mem[1][106],  ,  , LD11_mem_used[1]);


--HE1L66 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~1
HE1L66_adder_eqn = ( HE1_command[2] ) + ( HE1_address[2] ) + ( !VCC );
HE1L66 = SUM(HE1L66_adder_eqn);

--HE1L67 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~2
HE1L67_adder_eqn = ( HE1_command[2] ) + ( HE1_address[2] ) + ( !VCC );
HE1L67 = CARRY(HE1L67_adder_eqn);


--HE1_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]
--register power-up is low

HE1_counter[1] = DFFEAS(HE1L186, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L280,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]
--register power-up is low

HE1_counter[0] = DFFEAS(HE1L190, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L281,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]
--register power-up is low

HE1_counter[3] = DFFEAS(HE1L194, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L278,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]
--register power-up is low

HE1_counter[2] = DFFEAS(HE1L198, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L279,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]
--register power-up is low

HE1_counter[15] = DFFEAS(HE1L202, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L266,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]
--register power-up is low

HE1_counter[14] = DFFEAS(HE1L206, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L267,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]
--register power-up is low

HE1_counter[13] = DFFEAS(HE1L210, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L268,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]
--register power-up is low

HE1_counter[12] = DFFEAS(HE1L214, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L269,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]
--register power-up is low

HE1_counter[11] = DFFEAS(HE1L218, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L270,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]
--register power-up is low

HE1_counter[10] = DFFEAS(HE1L222, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L271,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]
--register power-up is low

HE1_counter[9] = DFFEAS(HE1L226, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L272,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]
--register power-up is low

HE1_counter[8] = DFFEAS(HE1L230, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L412, HE1L273,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]
--register power-up is low

HE1_counter[7] = DFFEAS(HE1L234, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L274,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]
--register power-up is low

HE1_counter[6] = DFFEAS(HE1L238, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L275,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]
--register power-up is low

HE1_counter[5] = DFFEAS(HE1L242, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L276,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]
--register power-up is low

HE1_counter[4] = DFFEAS(HE1L246, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L404, HE1L277,  ,  , !HE1_state.READ_SEND_WAIT);


--HE1L70 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~5
HE1L70_adder_eqn = ( HE1_address[3] ) + ( GND ) + ( HE1L67 );
HE1L70 = SUM(HE1L70_adder_eqn);

--HE1L71 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~6
HE1L71_adder_eqn = ( HE1_address[3] ) + ( GND ) + ( HE1L67 );
HE1L71 = CARRY(HE1L71_adder_eqn);


--HE1L74 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~9
HE1L74_adder_eqn = ( HE1_address[4] ) + ( GND ) + ( HE1L71 );
HE1L74 = SUM(HE1L74_adder_eqn);

--HE1L75 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~10
HE1L75_adder_eqn = ( HE1_address[4] ) + ( GND ) + ( HE1L71 );
HE1L75 = CARRY(HE1L75_adder_eqn);


--HE1L78 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~13
HE1L78_adder_eqn = ( HE1_address[5] ) + ( GND ) + ( HE1L75 );
HE1L78 = SUM(HE1L78_adder_eqn);

--HE1L79 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~14
HE1L79_adder_eqn = ( HE1_address[5] ) + ( GND ) + ( HE1L75 );
HE1L79 = CARRY(HE1L79_adder_eqn);


--HE1L82 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~17
HE1L82_adder_eqn = ( HE1_address[6] ) + ( GND ) + ( HE1L79 );
HE1L82 = SUM(HE1L82_adder_eqn);

--HE1L83 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~18
HE1L83_adder_eqn = ( HE1_address[6] ) + ( GND ) + ( HE1L79 );
HE1L83 = CARRY(HE1L83_adder_eqn);


--HE1L86 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~21
HE1L86_adder_eqn = ( HE1_address[7] ) + ( GND ) + ( HE1L83 );
HE1L86 = SUM(HE1L86_adder_eqn);

--HE1L87 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~22
HE1L87_adder_eqn = ( HE1_address[7] ) + ( GND ) + ( HE1L83 );
HE1L87 = CARRY(HE1L87_adder_eqn);


--HE1L90 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~25
HE1L90_adder_eqn = ( HE1_address[8] ) + ( GND ) + ( HE1L87 );
HE1L90 = SUM(HE1L90_adder_eqn);

--HE1L91 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~26
HE1L91_adder_eqn = ( HE1_address[8] ) + ( GND ) + ( HE1L87 );
HE1L91 = CARRY(HE1L91_adder_eqn);


--HE1L94 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~29
HE1L94_adder_eqn = ( HE1_address[9] ) + ( GND ) + ( HE1L91 );
HE1L94 = SUM(HE1L94_adder_eqn);

--HE1L95 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~30
HE1L95_adder_eqn = ( HE1_address[9] ) + ( GND ) + ( HE1L91 );
HE1L95 = CARRY(HE1L95_adder_eqn);


--HE1L98 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~33
HE1L98_adder_eqn = ( HE1_address[10] ) + ( GND ) + ( HE1L95 );
HE1L98 = SUM(HE1L98_adder_eqn);

--HE1L99 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~34
HE1L99_adder_eqn = ( HE1_address[10] ) + ( GND ) + ( HE1L95 );
HE1L99 = CARRY(HE1L99_adder_eqn);


--HE1L102 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~37
HE1L102_adder_eqn = ( HE1_address[11] ) + ( GND ) + ( HE1L99 );
HE1L102 = SUM(HE1L102_adder_eqn);

--HE1L103 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~38
HE1L103_adder_eqn = ( HE1_address[11] ) + ( GND ) + ( HE1L99 );
HE1L103 = CARRY(HE1L103_adder_eqn);


--HE1L106 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~41
HE1L106_adder_eqn = ( HE1_address[12] ) + ( GND ) + ( HE1L103 );
HE1L106 = SUM(HE1L106_adder_eqn);

--HE1L107 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~42
HE1L107_adder_eqn = ( HE1_address[12] ) + ( GND ) + ( HE1L103 );
HE1L107 = CARRY(HE1L107_adder_eqn);


--HE1L110 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~45
HE1L110_adder_eqn = ( HE1_address[13] ) + ( GND ) + ( HE1L107 );
HE1L110 = SUM(HE1L110_adder_eqn);

--HE1L111 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~46
HE1L111_adder_eqn = ( HE1_address[13] ) + ( GND ) + ( HE1L107 );
HE1L111 = CARRY(HE1L111_adder_eqn);


--HE1L114 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~49
HE1L114_adder_eqn = ( HE1_address[14] ) + ( GND ) + ( HE1L111 );
HE1L114 = SUM(HE1L114_adder_eqn);

--HE1L115 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~50
HE1L115_adder_eqn = ( HE1_address[14] ) + ( GND ) + ( HE1L111 );
HE1L115 = CARRY(HE1L115_adder_eqn);


--HE1L118 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~53
HE1L118_adder_eqn = ( HE1_address[15] ) + ( GND ) + ( HE1L115 );
HE1L118 = SUM(HE1L118_adder_eqn);

--HE1L119 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~54
HE1L119_adder_eqn = ( HE1_address[15] ) + ( GND ) + ( HE1L115 );
HE1L119 = CARRY(HE1L119_adder_eqn);


--HE1L122 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~57
HE1L122_adder_eqn = ( HE1_address[16] ) + ( GND ) + ( HE1L119 );
HE1L122 = SUM(HE1L122_adder_eqn);

--HE1L123 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~58
HE1L123_adder_eqn = ( HE1_address[16] ) + ( GND ) + ( HE1L119 );
HE1L123 = CARRY(HE1L123_adder_eqn);


--HE1L126 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~61
HE1L126_adder_eqn = ( HE1_address[17] ) + ( GND ) + ( HE1L123 );
HE1L126 = SUM(HE1L126_adder_eqn);

--HE1L127 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~62
HE1L127_adder_eqn = ( HE1_address[17] ) + ( GND ) + ( HE1L123 );
HE1L127 = CARRY(HE1L127_adder_eqn);


--HE1L130 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~65
HE1L130_adder_eqn = ( HE1_address[18] ) + ( GND ) + ( HE1L127 );
HE1L130 = SUM(HE1L130_adder_eqn);

--HE1L131 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~66
HE1L131_adder_eqn = ( HE1_address[18] ) + ( GND ) + ( HE1L127 );
HE1L131 = CARRY(HE1L131_adder_eqn);


--HE1L134 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~69
HE1L134_adder_eqn = ( HE1_address[19] ) + ( GND ) + ( HE1L131 );
HE1L134 = SUM(HE1L134_adder_eqn);

--HE1L135 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~70
HE1L135_adder_eqn = ( HE1_address[19] ) + ( GND ) + ( HE1L131 );
HE1L135 = CARRY(HE1L135_adder_eqn);


--HE1L138 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~73
HE1L138_adder_eqn = ( HE1_address[20] ) + ( GND ) + ( HE1L135 );
HE1L138 = SUM(HE1L138_adder_eqn);

--HE1L139 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~74
HE1L139_adder_eqn = ( HE1_address[20] ) + ( GND ) + ( HE1L135 );
HE1L139 = CARRY(HE1L139_adder_eqn);


--HE1L142 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~77
HE1L142_adder_eqn = ( HE1_address[21] ) + ( GND ) + ( HE1L139 );
HE1L142 = SUM(HE1L142_adder_eqn);

--HE1L143 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~78
HE1L143_adder_eqn = ( HE1_address[21] ) + ( GND ) + ( HE1L139 );
HE1L143 = CARRY(HE1L143_adder_eqn);


--HE1L146 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~81
HE1L146_adder_eqn = ( HE1_address[22] ) + ( GND ) + ( HE1L143 );
HE1L146 = SUM(HE1L146_adder_eqn);

--HE1L147 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~82
HE1L147_adder_eqn = ( HE1_address[22] ) + ( GND ) + ( HE1L143 );
HE1L147 = CARRY(HE1L147_adder_eqn);


--HE1L150 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~85
HE1L150_adder_eqn = ( HE1_address[23] ) + ( GND ) + ( HE1L147 );
HE1L150 = SUM(HE1L150_adder_eqn);

--HE1L151 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~86
HE1L151_adder_eqn = ( HE1_address[23] ) + ( GND ) + ( HE1L147 );
HE1L151 = CARRY(HE1L151_adder_eqn);


--HE1L154 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~89
HE1L154_adder_eqn = ( HE1_address[24] ) + ( GND ) + ( HE1L151 );
HE1L154 = SUM(HE1L154_adder_eqn);

--HE1L155 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~90
HE1L155_adder_eqn = ( HE1_address[24] ) + ( GND ) + ( HE1L151 );
HE1L155 = CARRY(HE1L155_adder_eqn);


--HE1L158 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~93
HE1L158_adder_eqn = ( HE1_address[25] ) + ( GND ) + ( HE1L155 );
HE1L158 = SUM(HE1L158_adder_eqn);

--HE1L159 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~94
HE1L159_adder_eqn = ( HE1_address[25] ) + ( GND ) + ( HE1L155 );
HE1L159 = CARRY(HE1L159_adder_eqn);


--HE1L162 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~97
HE1L162_adder_eqn = ( HE1_address[26] ) + ( GND ) + ( HE1L159 );
HE1L162 = SUM(HE1L162_adder_eqn);

--HE1L163 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~98
HE1L163_adder_eqn = ( HE1_address[26] ) + ( GND ) + ( HE1L159 );
HE1L163 = CARRY(HE1L163_adder_eqn);


--HE1L166 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~101
HE1L166_adder_eqn = ( HE1_address[27] ) + ( GND ) + ( HE1L163 );
HE1L166 = SUM(HE1L166_adder_eqn);

--HE1L167 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~102
HE1L167_adder_eqn = ( HE1_address[27] ) + ( GND ) + ( HE1L163 );
HE1L167 = CARRY(HE1L167_adder_eqn);


--HE1L170 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~105
HE1L170_adder_eqn = ( HE1_address[28] ) + ( GND ) + ( HE1L167 );
HE1L170 = SUM(HE1L170_adder_eqn);

--HE1L171 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~106
HE1L171_adder_eqn = ( HE1_address[28] ) + ( GND ) + ( HE1L167 );
HE1L171 = CARRY(HE1L171_adder_eqn);


--HE1L174 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~109
HE1L174_adder_eqn = ( HE1_address[29] ) + ( GND ) + ( HE1L171 );
HE1L174 = SUM(HE1L174_adder_eqn);

--HE1L175 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~110
HE1L175_adder_eqn = ( HE1_address[29] ) + ( GND ) + ( HE1L171 );
HE1L175 = CARRY(HE1L175_adder_eqn);


--HE1L178 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~113
HE1L178_adder_eqn = ( HE1_address[30] ) + ( GND ) + ( HE1L175 );
HE1L178 = SUM(HE1L178_adder_eqn);

--HE1L179 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~114
HE1L179_adder_eqn = ( HE1_address[30] ) + ( GND ) + ( HE1L175 );
HE1L179 = CARRY(HE1L179_adder_eqn);


--HE1L182 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~117
HE1L182_adder_eqn = ( HE1_address[31] ) + ( GND ) + ( HE1L179 );
HE1L182 = SUM(HE1L182_adder_eqn);


--ZE4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~1
ZE4L2_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[8])) # (ME2_sop_enable & ((ZE4_address_burst[8]))) ) + ( GND ) + ( ZE4L7 );
ZE4L2 = SUM(ZE4L2_adder_eqn);

--ZE4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~2
ZE4L3_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[8])) # (ME2_sop_enable & ((ZE4_address_burst[8]))) ) + ( GND ) + ( ZE4L7 );
ZE4L3 = CARRY(ZE4L3_adder_eqn);


--ZE4L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~5
ZE4L6_adder_eqn = ( ZE4L101 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[7])) # (ME2_sop_enable & ((ZE4_address_burst[7]))) ) + ( ZE4L51 );
ZE4L6 = SUM(ZE4L6_adder_eqn);

--ZE4L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~6
ZE4L7_adder_eqn = ( ZE4L101 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[7])) # (ME2_sop_enable & ((ZE4_address_burst[7]))) ) + ( ZE4L51 );
ZE4L7 = CARRY(ZE4L7_adder_eqn);


--ZE4L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~9
ZE4L10_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[15])) # (ME2_sop_enable & ((ZE4_address_burst[15]))) ) + ( GND ) + ( ZE4L35 );
ZE4L10 = SUM(ZE4L10_adder_eqn);

--ZE4L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~10
ZE4L11_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[15])) # (ME2_sop_enable & ((ZE4_address_burst[15]))) ) + ( GND ) + ( ZE4L35 );
ZE4L11 = CARRY(ZE4L11_adder_eqn);


--ZE4L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~13
ZE4L14_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[9])) # (ME2_sop_enable & ((ZE4_address_burst[9]))) ) + ( GND ) + ( ZE4L3 );
ZE4L14 = SUM(ZE4L14_adder_eqn);

--ZE4L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~14
ZE4L15_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[9])) # (ME2_sop_enable & ((ZE4_address_burst[9]))) ) + ( GND ) + ( ZE4L3 );
ZE4L15 = CARRY(ZE4L15_adder_eqn);


--ZE4L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~17
ZE4L18_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[17])) # (ME2_sop_enable & ((ZE4_address_burst[17]))) ) + ( GND ) + ( ZE4L23 );
ZE4L18 = SUM(ZE4L18_adder_eqn);

--ZE4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~18
ZE4L19_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[17])) # (ME2_sop_enable & ((ZE4_address_burst[17]))) ) + ( GND ) + ( ZE4L23 );
ZE4L19 = CARRY(ZE4L19_adder_eqn);


--ZE4L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~21
ZE4L22_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[16])) # (ME2_sop_enable & ((ZE4_address_burst[16]))) ) + ( GND ) + ( ZE4L11 );
ZE4L22 = SUM(ZE4L22_adder_eqn);

--ZE4L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~22
ZE4L23_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[16])) # (ME2_sop_enable & ((ZE4_address_burst[16]))) ) + ( GND ) + ( ZE4L11 );
ZE4L23 = CARRY(ZE4L23_adder_eqn);


--ZE4L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~25
ZE4L26_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[13])) # (ME2_sop_enable & ((ZE4_address_burst[13]))) ) + ( GND ) + ( ZE4L47 );
ZE4L26 = SUM(ZE4L26_adder_eqn);

--ZE4L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~26
ZE4L27_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[13])) # (ME2_sop_enable & ((ZE4_address_burst[13]))) ) + ( GND ) + ( ZE4L47 );
ZE4L27 = CARRY(ZE4L27_adder_eqn);


--ZE4L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~29
ZE4L30_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[18])) # (ME2_sop_enable & ((ZE4_address_burst[18]))) ) + ( GND ) + ( ZE4L19 );
ZE4L30 = SUM(ZE4L30_adder_eqn);


--ZE4L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~33
ZE4L34_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[14])) # (ME2_sop_enable & ((ZE4_address_burst[14]))) ) + ( GND ) + ( ZE4L27 );
ZE4L34 = SUM(ZE4L34_adder_eqn);

--ZE4L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~34
ZE4L35_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[14])) # (ME2_sop_enable & ((ZE4_address_burst[14]))) ) + ( GND ) + ( ZE4L27 );
ZE4L35 = CARRY(ZE4L35_adder_eqn);


--ZE4L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~37
ZE4L38_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[10])) # (ME2_sop_enable & ((ZE4_address_burst[10]))) ) + ( GND ) + ( ZE4L15 );
ZE4L38 = SUM(ZE4L38_adder_eqn);

--ZE4L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~38
ZE4L39_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[10])) # (ME2_sop_enable & ((ZE4_address_burst[10]))) ) + ( GND ) + ( ZE4L15 );
ZE4L39 = CARRY(ZE4L39_adder_eqn);


--ZE4L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~41
ZE4L42_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[11])) # (ME2_sop_enable & ((ZE4_address_burst[11]))) ) + ( GND ) + ( ZE4L39 );
ZE4L42 = SUM(ZE4L42_adder_eqn);

--ZE4L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~42
ZE4L43_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[11])) # (ME2_sop_enable & ((ZE4_address_burst[11]))) ) + ( GND ) + ( ZE4L39 );
ZE4L43 = CARRY(ZE4L43_adder_eqn);


--ZE4L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~45
ZE4L46_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[12])) # (ME2_sop_enable & ((ZE4_address_burst[12]))) ) + ( GND ) + ( ZE4L43 );
ZE4L46 = SUM(ZE4L46_adder_eqn);

--ZE4L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~46
ZE4L47_adder_eqn = ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[12])) # (ME2_sop_enable & ((ZE4_address_burst[12]))) ) + ( GND ) + ( ZE4L43 );
ZE4L47 = CARRY(ZE4L47_adder_eqn);


--ZE4L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~49
ZE4L50_adder_eqn = ( ZE4L102 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[6])) # (ME2_sop_enable & ((ZE4_address_burst[6]))) ) + ( ZE4L55 );
ZE4L50 = SUM(ZE4L50_adder_eqn);

--ZE4L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~50
ZE4L51_adder_eqn = ( ZE4L102 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[6])) # (ME2_sop_enable & ((ZE4_address_burst[6]))) ) + ( ZE4L55 );
ZE4L51 = CARRY(ZE4L51_adder_eqn);


--ZE4L78 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~1
ZE4L78_adder_eqn = ( ZE4L103 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[5])) # (ME2_sop_enable & ((ZE4_address_burst[5]))) ) + ( ZE4L83 );
ZE4L78 = SUM(ZE4L78_adder_eqn);


--ZE4L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~53
ZE4L54_adder_eqn = ( ZE4L103 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[5])) # (ME2_sop_enable & ((ZE4_address_burst[5]))) ) + ( ZE4L59 );
ZE4L54 = SUM(ZE4L54_adder_eqn);

--ZE4L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~54
ZE4L55_adder_eqn = ( ZE4L103 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[5])) # (ME2_sop_enable & ((ZE4_address_burst[5]))) ) + ( ZE4L59 );
ZE4L55 = CARRY(ZE4L55_adder_eqn);


--ZE4L82 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~5
ZE4L82_adder_eqn = ( ZE4L104 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[4])) # (ME2_sop_enable & ((ZE4_address_burst[4]))) ) + ( ZE4L87 );
ZE4L82 = SUM(ZE4L82_adder_eqn);

--ZE4L83 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~6
ZE4L83_adder_eqn = ( ZE4L104 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[4])) # (ME2_sop_enable & ((ZE4_address_burst[4]))) ) + ( ZE4L87 );
ZE4L83 = CARRY(ZE4L83_adder_eqn);


--ZE4L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~57
ZE4L58_adder_eqn = ( ZE4L104 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[4])) # (ME2_sop_enable & ((ZE4_address_burst[4]))) ) + ( ZE4L63 );
ZE4L58 = SUM(ZE4L58_adder_eqn);

--ZE4L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~58
ZE4L59_adder_eqn = ( ZE4L104 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[4])) # (ME2_sop_enable & ((ZE4_address_burst[4]))) ) + ( ZE4L63 );
ZE4L59 = CARRY(ZE4L59_adder_eqn);


--BF1L38 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1
BF1L38_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[4] ) + ( BF1L44 ) + ( BF1L43 );
BF1L38 = SUM(BF1L38_adder_eqn);

--BF1L39 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2
BF1L39_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[4] ) + ( BF1L44 ) + ( BF1L43 );
BF1L39 = CARRY(BF1L39_adder_eqn);

--BF1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3
BF1L40_share_eqn = BF1_out_uncomp_byte_cnt_reg[4];
BF1L40 = SHARE(BF1L40_share_eqn);


--BF1L42 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5
BF1L42_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[3] ) + ( BF1L48 ) + ( BF1L47 );
BF1L42 = SUM(BF1L42_adder_eqn);

--BF1L43 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6
BF1L43_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[3] ) + ( BF1L48 ) + ( BF1L47 );
BF1L43 = CARRY(BF1L43_adder_eqn);

--BF1L44 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7
BF1L44_share_eqn = BF1_out_uncomp_byte_cnt_reg[3];
BF1L44 = SHARE(BF1L44_share_eqn);


--BF1L46 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9
BF1L46_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[2] $ (((!NE1L7) # ((!BF1_out_valid_reg) # (LD2_mem_used[1])))) ) + ( !VCC ) + ( !VCC );
BF1L46 = SUM(BF1L46_adder_eqn);

--BF1L47 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10
BF1L47_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[2] $ (((!NE1L7) # ((!BF1_out_valid_reg) # (LD2_mem_used[1])))) ) + ( !VCC ) + ( !VCC );
BF1L47 = CARRY(BF1L47_adder_eqn);

--BF1L48 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11
BF1L48_share_eqn = (!NE1L7) # ((!BF1_out_valid_reg) # ((LD2_mem_used[1]) # (BF1_out_uncomp_byte_cnt_reg[2])));
BF1L48 = SHARE(BF1L48_share_eqn);


--BF1_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]
--register power-up is low

BF1_out_uncomp_byte_cnt_reg[5] = DFFEAS(BF1L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, BF1L157,  ,  , BF1_state.ST_UNCOMP_TRANS);


--BF1_out_uncomp_byte_cnt_reg[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]
--register power-up is low

BF1_out_uncomp_byte_cnt_reg[7] = DFFEAS(BF1L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, BF1L159,  ,  , BF1_state.ST_UNCOMP_TRANS);


--BF1_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]
--register power-up is low

BF1_out_uncomp_byte_cnt_reg[6] = DFFEAS(BF1L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, BF1L158,  ,  , BF1_state.ST_UNCOMP_TRANS);


--BF1_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]
--register power-up is low

BF1_out_uncomp_byte_cnt_reg[4] = DFFEAS(BF1L38, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, BF1L156,  ,  , BF1_state.ST_UNCOMP_TRANS);


--BF1_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]
--register power-up is low

BF1_out_uncomp_byte_cnt_reg[3] = DFFEAS(BF1L42, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, BF1L155,  ,  , BF1_state.ST_UNCOMP_TRANS);


--BF1_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]
--register power-up is low

BF1_out_uncomp_byte_cnt_reg[2] = DFFEAS(BF1L46, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, BF1L154,  ,  , BF1_state.ST_UNCOMP_TRANS);


--BF1L50 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13
BF1L50_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[5] ) + ( BF1L40 ) + ( BF1L39 );
BF1L50 = SUM(BF1L50_adder_eqn);

--BF1L51 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14
BF1L51_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[5] ) + ( BF1L40 ) + ( BF1L39 );
BF1L51 = CARRY(BF1L51_adder_eqn);

--BF1L52 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15
BF1L52_share_eqn = BF1_out_uncomp_byte_cnt_reg[5];
BF1L52 = SHARE(BF1L52_share_eqn);


--BF1L54 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17
BF1L54_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[7] ) + ( BF1L60 ) + ( BF1L59 );
BF1L54 = SUM(BF1L54_adder_eqn);


--BF1L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21
BF1L58_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[6] ) + ( BF1L52 ) + ( BF1L51 );
BF1L58 = SUM(BF1L58_adder_eqn);

--BF1L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22
BF1L59_adder_eqn = ( !BF1_out_uncomp_byte_cnt_reg[6] ) + ( BF1L52 ) + ( BF1L51 );
BF1L59 = CARRY(BF1L59_adder_eqn);

--BF1L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23
BF1L60_share_eqn = BF1_out_uncomp_byte_cnt_reg[6];
BF1L60 = SHARE(BF1L60_share_eqn);


--BF1L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1
BF1L14_adder_eqn = ( !BF1_int_bytes_remaining_reg[6] ) + ( BF1L36 ) + ( BF1L35 );
BF1L14 = SUM(BF1L14_adder_eqn);

--BF1L15 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2
BF1L15_adder_eqn = ( !BF1_int_bytes_remaining_reg[6] ) + ( BF1L36 ) + ( BF1L35 );
BF1L15 = CARRY(BF1L15_adder_eqn);

--BF1L16 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3
BF1L16_share_eqn = BF1_int_bytes_remaining_reg[6];
BF1L16 = SHARE(BF1L16_share_eqn);


--BF1L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5
BF1L18_adder_eqn = ( !BF1_int_bytes_remaining_reg[7] ) + ( BF1L16 ) + ( BF1L15 );
BF1L18 = SUM(BF1L18_adder_eqn);


--BF1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9
BF1L22_adder_eqn = ( !BF1_out_byte_cnt_reg[2] $ (!BF1_int_bytes_remaining_reg[2]) ) + ( !VCC ) + ( !VCC );
BF1L22 = SUM(BF1L22_adder_eqn);

--BF1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10
BF1L23_adder_eqn = ( !BF1_out_byte_cnt_reg[2] $ (!BF1_int_bytes_remaining_reg[2]) ) + ( !VCC ) + ( !VCC );
BF1L23 = CARRY(BF1L23_adder_eqn);

--BF1L24 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11
BF1L24_share_eqn = (!BF1_out_byte_cnt_reg[2]) # (BF1_int_bytes_remaining_reg[2]);
BF1L24 = SHARE(BF1L24_share_eqn);


--BF1L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13
BF1L26_adder_eqn = ( !BF1_int_bytes_remaining_reg[3] ) + ( BF1L24 ) + ( BF1L23 );
BF1L26 = SUM(BF1L26_adder_eqn);

--BF1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14
BF1L27_adder_eqn = ( !BF1_int_bytes_remaining_reg[3] ) + ( BF1L24 ) + ( BF1L23 );
BF1L27 = CARRY(BF1L27_adder_eqn);

--BF1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15
BF1L28_share_eqn = BF1_int_bytes_remaining_reg[3];
BF1L28 = SHARE(BF1L28_share_eqn);


--BF1L30 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17
BF1L30_adder_eqn = ( !BF1_int_bytes_remaining_reg[4] ) + ( BF1L28 ) + ( BF1L27 );
BF1L30 = SUM(BF1L30_adder_eqn);

--BF1L31 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~18
BF1L31_adder_eqn = ( !BF1_int_bytes_remaining_reg[4] ) + ( BF1L28 ) + ( BF1L27 );
BF1L31 = CARRY(BF1L31_adder_eqn);

--BF1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~19
BF1L32_share_eqn = BF1_int_bytes_remaining_reg[4];
BF1L32 = SHARE(BF1L32_share_eqn);


--BF1L34 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21
BF1L34_adder_eqn = ( !BF1_int_bytes_remaining_reg[5] ) + ( BF1L32 ) + ( BF1L31 );
BF1L34 = SUM(BF1L34_adder_eqn);

--BF1L35 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22
BF1L35_adder_eqn = ( !BF1_int_bytes_remaining_reg[5] ) + ( BF1L32 ) + ( BF1L31 );
BF1L35 = CARRY(BF1L35_adder_eqn);

--BF1L36 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23
BF1L36_share_eqn = BF1_int_bytes_remaining_reg[5];
BF1L36 = SHARE(BF1L36_share_eqn);


--AF1L9 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
AF1L9_adder_eqn = ( AF1L20 ) + ( (!NE1L2 & (((AF1_burst_uncompress_address_offset[2])))) # (NE1L2 & ((!AF1_burst_uncompress_busy & (LD2_mem[0][38])) # (AF1_burst_uncompress_busy & ((AF1_burst_uncompress_address_offset[2]))))) ) + ( AF1L14 );
AF1L9 = SUM(AF1L9_adder_eqn);


--BF1_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]
--register power-up is low

BF1_int_nxt_addr_reg_dly[2] = DFFEAS(BF1_int_nxt_addr_with_offset[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L53,  ,  , BF1_new_burst_reg);


--A1L130 is Add14~1
A1L130_adder_eqn = ( A1L5265 ) + ( A1L4903 ) + ( A1L167 );
A1L130 = SUM(A1L130_adder_eqn);


--A1L302 is Add17~1
A1L302_adder_eqn = ( !A1L194 $ (!A1L198) ) + ( A1L194 ) + ( !VCC );
A1L302 = SUM(A1L302_adder_eqn);

--A1L303 is Add17~2
A1L303_adder_eqn = ( !A1L194 $ (!A1L198) ) + ( A1L194 ) + ( !VCC );
A1L303 = CARRY(A1L303_adder_eqn);


--A1L134 is Add14~5
A1L134_adder_eqn = ( A1L5254 ) + ( A1L4904 ) + ( !VCC );
A1L134 = SUM(A1L134_adder_eqn);

--A1L135 is Add14~6
A1L135_adder_eqn = ( A1L5254 ) + ( A1L4904 ) + ( !VCC );
A1L135 = CARRY(A1L135_adder_eqn);


--A1L299 is Add16~34
A1L299_adder_eqn = ( A1L130 ) + ( VCC ) + ( !VCC );
A1L299 = CARRY(A1L299_adder_eqn);


--A1L306 is Add17~5
A1L306_adder_eqn = ( !A1L194 $ (!A1L202) ) + ( GND ) + ( A1L303 );
A1L306 = SUM(A1L306_adder_eqn);

--A1L307 is Add17~6
A1L307_adder_eqn = ( !A1L194 $ (!A1L202) ) + ( GND ) + ( A1L303 );
A1L307 = CARRY(A1L307_adder_eqn);


--A1L138 is Add14~9
A1L138_adder_eqn = ( A1L5255 ) + ( A1L4889 ) + ( A1L135 );
A1L138 = SUM(A1L138_adder_eqn);

--A1L139 is Add14~10
A1L139_adder_eqn = ( A1L5255 ) + ( A1L4889 ) + ( A1L135 );
A1L139 = CARRY(A1L139_adder_eqn);


--A1L310 is Add17~9
A1L310_adder_eqn = ( !A1L194 $ (!A1L206) ) + ( GND ) + ( A1L307 );
A1L310 = SUM(A1L310_adder_eqn);

--A1L311 is Add17~10
A1L311_adder_eqn = ( !A1L194 $ (!A1L206) ) + ( GND ) + ( A1L307 );
A1L311 = CARRY(A1L311_adder_eqn);


--A1L142 is Add14~13
A1L142_adder_eqn = ( A1L5256 ) + ( A1L4890 ) + ( A1L139 );
A1L142 = SUM(A1L142_adder_eqn);

--A1L143 is Add14~14
A1L143_adder_eqn = ( A1L5256 ) + ( A1L4890 ) + ( A1L139 );
A1L143 = CARRY(A1L143_adder_eqn);


--A1L314 is Add17~13
A1L314_adder_eqn = ( !A1L194 $ (!A1L210) ) + ( GND ) + ( A1L311 );
A1L314 = SUM(A1L314_adder_eqn);

--A1L315 is Add17~14
A1L315_adder_eqn = ( !A1L194 $ (!A1L210) ) + ( GND ) + ( A1L311 );
A1L315 = CARRY(A1L315_adder_eqn);


--A1L146 is Add14~17
A1L146_adder_eqn = ( A1L5257 ) + ( A1L4891 ) + ( A1L143 );
A1L146 = SUM(A1L146_adder_eqn);

--A1L147 is Add14~18
A1L147_adder_eqn = ( A1L5257 ) + ( A1L4891 ) + ( A1L143 );
A1L147 = CARRY(A1L147_adder_eqn);


--A1L318 is Add17~17
A1L318_adder_eqn = ( !A1L194 $ (!A1L214) ) + ( GND ) + ( A1L315 );
A1L318 = SUM(A1L318_adder_eqn);

--A1L319 is Add17~18
A1L319_adder_eqn = ( !A1L194 $ (!A1L214) ) + ( GND ) + ( A1L315 );
A1L319 = CARRY(A1L319_adder_eqn);


--A1L150 is Add14~21
A1L150_adder_eqn = ( A1L5258 ) + ( A1L4892 ) + ( A1L147 );
A1L150 = SUM(A1L150_adder_eqn);

--A1L151 is Add14~22
A1L151_adder_eqn = ( A1L5258 ) + ( A1L4892 ) + ( A1L147 );
A1L151 = CARRY(A1L151_adder_eqn);


--A1L322 is Add17~21
A1L322_adder_eqn = ( !A1L194 $ (!A1L218) ) + ( GND ) + ( A1L319 );
A1L322 = SUM(A1L322_adder_eqn);

--A1L323 is Add17~22
A1L323_adder_eqn = ( !A1L194 $ (!A1L218) ) + ( GND ) + ( A1L319 );
A1L323 = CARRY(A1L323_adder_eqn);


--A1L154 is Add14~25
A1L154_adder_eqn = ( A1L5259 ) + ( A1L4893 ) + ( A1L151 );
A1L154 = SUM(A1L154_adder_eqn);

--A1L155 is Add14~26
A1L155_adder_eqn = ( A1L5259 ) + ( A1L4893 ) + ( A1L151 );
A1L155 = CARRY(A1L155_adder_eqn);


--A1L326 is Add17~25
A1L326_adder_eqn = ( !A1L194 $ (!A1L222) ) + ( GND ) + ( A1L323 );
A1L326 = SUM(A1L326_adder_eqn);

--A1L327 is Add17~26
A1L327_adder_eqn = ( !A1L194 $ (!A1L222) ) + ( GND ) + ( A1L323 );
A1L327 = CARRY(A1L327_adder_eqn);


--A1L158 is Add14~29
A1L158_adder_eqn = ( A1L5260 ) + ( A1L4894 ) + ( A1L155 );
A1L158 = SUM(A1L158_adder_eqn);

--A1L159 is Add14~30
A1L159_adder_eqn = ( A1L5260 ) + ( A1L4894 ) + ( A1L155 );
A1L159 = CARRY(A1L159_adder_eqn);


--A1L330 is Add17~29
A1L330_adder_eqn = ( !A1L194 $ (!A1L226) ) + ( GND ) + ( A1L327 );
A1L330 = SUM(A1L330_adder_eqn);


--A1L162 is Add14~33
A1L162_adder_eqn = ( A1L5261 ) + ( A1L4895 ) + ( A1L159 );
A1L162 = SUM(A1L162_adder_eqn);

--A1L163 is Add14~34
A1L163_adder_eqn = ( A1L5261 ) + ( A1L4895 ) + ( A1L159 );
A1L163 = CARRY(A1L163_adder_eqn);


--XD1L156 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~1
XD1L156_adder_eqn = ( XD1_padded_bit_counter[0] ) + ( VCC ) + ( !VCC );
XD1L156 = SUM(XD1L156_adder_eqn);

--XD1L157 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~2
XD1L157_adder_eqn = ( XD1_padded_bit_counter[0] ) + ( VCC ) + ( !VCC );
XD1L157 = CARRY(XD1L157_adder_eqn);


--XD1L160 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~5
XD1L160_adder_eqn = ( XD1_padded_bit_counter[1] ) + ( VCC ) + ( XD1L157 );
XD1L160 = SUM(XD1L160_adder_eqn);

--XD1L161 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~6
XD1L161_adder_eqn = ( XD1_padded_bit_counter[1] ) + ( VCC ) + ( XD1L157 );
XD1L161 = CARRY(XD1L161_adder_eqn);


--XD1L164 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~9
XD1L164_adder_eqn = ( XD1_padded_bit_counter[2] ) + ( VCC ) + ( XD1L161 );
XD1L164 = SUM(XD1L164_adder_eqn);

--XD1L165 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~10
XD1L165_adder_eqn = ( XD1_padded_bit_counter[2] ) + ( VCC ) + ( XD1L161 );
XD1L165 = CARRY(XD1L165_adder_eqn);


--XD1L168 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~13
XD1L168_adder_eqn = ( XD1_padded_bit_counter[8] ) + ( VCC ) + ( XD1L189 );
XD1L168 = SUM(XD1L168_adder_eqn);


--XD1L172 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~17
XD1L172_adder_eqn = ( XD1_padded_bit_counter[3] ) + ( VCC ) + ( XD1L165 );
XD1L172 = SUM(XD1L172_adder_eqn);

--XD1L173 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~18
XD1L173_adder_eqn = ( XD1_padded_bit_counter[3] ) + ( VCC ) + ( XD1L165 );
XD1L173 = CARRY(XD1L173_adder_eqn);


--XD1L176 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~21
XD1L176_adder_eqn = ( XD1_padded_bit_counter[4] ) + ( VCC ) + ( XD1L173 );
XD1L176 = SUM(XD1L176_adder_eqn);

--XD1L177 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~22
XD1L177_adder_eqn = ( XD1_padded_bit_counter[4] ) + ( VCC ) + ( XD1L173 );
XD1L177 = CARRY(XD1L177_adder_eqn);


--XD1L180 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~25
XD1L180_adder_eqn = ( XD1_padded_bit_counter[5] ) + ( VCC ) + ( XD1L177 );
XD1L180 = SUM(XD1L180_adder_eqn);

--XD1L181 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~26
XD1L181_adder_eqn = ( XD1_padded_bit_counter[5] ) + ( VCC ) + ( XD1L177 );
XD1L181 = CARRY(XD1L181_adder_eqn);


--XD1L184 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~29
XD1L184_adder_eqn = ( XD1_padded_bit_counter[6] ) + ( VCC ) + ( XD1L181 );
XD1L184 = SUM(XD1L184_adder_eqn);

--XD1L185 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~30
XD1L185_adder_eqn = ( XD1_padded_bit_counter[6] ) + ( VCC ) + ( XD1L181 );
XD1L185 = CARRY(XD1L185_adder_eqn);


--XD1L188 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~33
XD1L188_adder_eqn = ( XD1_padded_bit_counter[7] ) + ( VCC ) + ( XD1L185 );
XD1L188 = SUM(XD1L188_adder_eqn);

--XD1L189 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~34
XD1L189_adder_eqn = ( XD1_padded_bit_counter[7] ) + ( VCC ) + ( XD1L185 );
XD1L189 = CARRY(XD1L189_adder_eqn);


--XD1L193 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~1
XD1L193_adder_eqn = ( XD1_scan_length_byte_counter[7] ) + ( VCC ) + ( XD1L218 );
XD1L193 = SUM(XD1L193_adder_eqn);

--XD1L194 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~2
XD1L194_adder_eqn = ( XD1_scan_length_byte_counter[7] ) + ( VCC ) + ( XD1L218 );
XD1L194 = CARRY(XD1L194_adder_eqn);


--XD1L197 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~5
XD1L197_adder_eqn = ( XD1_scan_length_byte_counter[1] ) + ( VCC ) + ( XD1L222 );
XD1L197 = SUM(XD1L197_adder_eqn);

--XD1L198 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~6
XD1L198_adder_eqn = ( XD1_scan_length_byte_counter[1] ) + ( VCC ) + ( XD1L222 );
XD1L198 = CARRY(XD1L198_adder_eqn);


--XD1L201 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~9
XD1L201_adder_eqn = ( XD1_scan_length_byte_counter[2] ) + ( VCC ) + ( XD1L198 );
XD1L201 = SUM(XD1L201_adder_eqn);

--XD1L202 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~10
XD1L202_adder_eqn = ( XD1_scan_length_byte_counter[2] ) + ( VCC ) + ( XD1L198 );
XD1L202 = CARRY(XD1L202_adder_eqn);


--XD1L205 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~13
XD1L205_adder_eqn = ( XD1_scan_length_byte_counter[3] ) + ( VCC ) + ( XD1L202 );
XD1L205 = SUM(XD1L205_adder_eqn);

--XD1L206 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~14
XD1L206_adder_eqn = ( XD1_scan_length_byte_counter[3] ) + ( VCC ) + ( XD1L202 );
XD1L206 = CARRY(XD1L206_adder_eqn);


--XD1L209 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~17
XD1L209_adder_eqn = ( XD1_scan_length_byte_counter[4] ) + ( VCC ) + ( XD1L206 );
XD1L209 = SUM(XD1L209_adder_eqn);

--XD1L210 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~18
XD1L210_adder_eqn = ( XD1_scan_length_byte_counter[4] ) + ( VCC ) + ( XD1L206 );
XD1L210 = CARRY(XD1L210_adder_eqn);


--XD1L213 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~21
XD1L213_adder_eqn = ( XD1_scan_length_byte_counter[5] ) + ( VCC ) + ( XD1L210 );
XD1L213 = SUM(XD1L213_adder_eqn);

--XD1L214 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~22
XD1L214_adder_eqn = ( XD1_scan_length_byte_counter[5] ) + ( VCC ) + ( XD1L210 );
XD1L214 = CARRY(XD1L214_adder_eqn);


--XD1L217 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~25
XD1L217_adder_eqn = ( XD1_scan_length_byte_counter[6] ) + ( VCC ) + ( XD1L214 );
XD1L217 = SUM(XD1L217_adder_eqn);

--XD1L218 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~26
XD1L218_adder_eqn = ( XD1_scan_length_byte_counter[6] ) + ( VCC ) + ( XD1L214 );
XD1L218 = CARRY(XD1L218_adder_eqn);


--XD1L221 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~29
XD1L221_adder_eqn = ( XD1_scan_length_byte_counter[0] ) + ( VCC ) + ( !VCC );
XD1L221 = SUM(XD1L221_adder_eqn);

--XD1L222 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~30
XD1L222_adder_eqn = ( XD1_scan_length_byte_counter[0] ) + ( VCC ) + ( !VCC );
XD1L222 = CARRY(XD1L222_adder_eqn);


--XD1L225 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~33
XD1L225_adder_eqn = ( XD1_scan_length_byte_counter[8] ) + ( VCC ) + ( XD1L194 );
XD1L225 = SUM(XD1L225_adder_eqn);

--XD1L226 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~34
XD1L226_adder_eqn = ( XD1_scan_length_byte_counter[8] ) + ( VCC ) + ( XD1L194 );
XD1L226 = CARRY(XD1L226_adder_eqn);


--XD1L229 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~37
XD1L229_adder_eqn = ( XD1_scan_length_byte_counter[9] ) + ( VCC ) + ( XD1L226 );
XD1L229 = SUM(XD1L229_adder_eqn);

--XD1L230 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~38
XD1L230_adder_eqn = ( XD1_scan_length_byte_counter[9] ) + ( VCC ) + ( XD1L226 );
XD1L230 = CARRY(XD1L230_adder_eqn);


--XD1L233 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~41
XD1L233_adder_eqn = ( XD1_scan_length_byte_counter[10] ) + ( VCC ) + ( XD1L230 );
XD1L233 = SUM(XD1L233_adder_eqn);

--XD1L234 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~42
XD1L234_adder_eqn = ( XD1_scan_length_byte_counter[10] ) + ( VCC ) + ( XD1L230 );
XD1L234 = CARRY(XD1L234_adder_eqn);


--XD1L237 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~45
XD1L237_adder_eqn = ( XD1_scan_length_byte_counter[11] ) + ( VCC ) + ( XD1L234 );
XD1L237 = SUM(XD1L237_adder_eqn);

--XD1L238 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~46
XD1L238_adder_eqn = ( XD1_scan_length_byte_counter[11] ) + ( VCC ) + ( XD1L234 );
XD1L238 = CARRY(XD1L238_adder_eqn);


--XD1L241 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~49
XD1L241_adder_eqn = ( XD1_scan_length_byte_counter[13] ) + ( VCC ) + ( XD1L250 );
XD1L241 = SUM(XD1L241_adder_eqn);

--XD1L242 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~50
XD1L242_adder_eqn = ( XD1_scan_length_byte_counter[13] ) + ( VCC ) + ( XD1L250 );
XD1L242 = CARRY(XD1L242_adder_eqn);


--XD1L245 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~53
XD1L245_adder_eqn = ( XD1_scan_length_byte_counter[14] ) + ( VCC ) + ( XD1L242 );
XD1L245 = SUM(XD1L245_adder_eqn);

--XD1L246 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~54
XD1L246_adder_eqn = ( XD1_scan_length_byte_counter[14] ) + ( VCC ) + ( XD1L242 );
XD1L246 = CARRY(XD1L246_adder_eqn);


--XD1L249 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~57
XD1L249_adder_eqn = ( XD1_scan_length_byte_counter[12] ) + ( VCC ) + ( XD1L238 );
XD1L249 = SUM(XD1L249_adder_eqn);

--XD1L250 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~58
XD1L250_adder_eqn = ( XD1_scan_length_byte_counter[12] ) + ( VCC ) + ( XD1L238 );
XD1L250 = CARRY(XD1L250_adder_eqn);


--XD1L253 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~61
XD1L253_adder_eqn = ( XD1_scan_length_byte_counter[18] ) + ( VCC ) + ( XD1L266 );
XD1L253 = SUM(XD1L253_adder_eqn);


--XD1L257 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~65
XD1L257_adder_eqn = ( XD1_scan_length_byte_counter[15] ) + ( VCC ) + ( XD1L246 );
XD1L257 = SUM(XD1L257_adder_eqn);

--XD1L258 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~66
XD1L258_adder_eqn = ( XD1_scan_length_byte_counter[15] ) + ( VCC ) + ( XD1L246 );
XD1L258 = CARRY(XD1L258_adder_eqn);


--XD1L261 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~69
XD1L261_adder_eqn = ( XD1_scan_length_byte_counter[16] ) + ( VCC ) + ( XD1L258 );
XD1L261 = SUM(XD1L261_adder_eqn);

--XD1L262 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~70
XD1L262_adder_eqn = ( XD1_scan_length_byte_counter[16] ) + ( VCC ) + ( XD1L258 );
XD1L262 = CARRY(XD1L262_adder_eqn);


--XD1L265 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~73
XD1L265_adder_eqn = ( XD1_scan_length_byte_counter[17] ) + ( VCC ) + ( XD1L262 );
XD1L265 = SUM(XD1L265_adder_eqn);

--XD1L266 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~74
XD1L266_adder_eqn = ( XD1_scan_length_byte_counter[17] ) + ( VCC ) + ( XD1L262 );
XD1L266 = CARRY(XD1L266_adder_eqn);


--LD10_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][69]
--register power-up is low

LD10_mem[1][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][69],  ,  , LD10_mem_used[2]);


--LD10_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][65]
--register power-up is low

LD10_mem[1][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][65],  ,  , LD10_mem_used[2]);


--LD10_mem[1][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][70]
--register power-up is low

LD10_mem[1][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][70],  ,  , LD10_mem_used[2]);


--LD10_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][66]
--register power-up is low

LD10_mem[1][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][66],  ,  , LD10_mem_used[2]);


--LD10_mem[1][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][71]
--register power-up is low

LD10_mem[1][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][71],  ,  , LD10_mem_used[2]);


--LD10_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][67]
--register power-up is low

LD10_mem[1][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][67],  ,  , LD10_mem_used[2]);


--LD10_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][68]
--register power-up is low

LD10_mem[1][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][68],  ,  , LD10_mem_used[2]);


--LD10_mem[1][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][64]
--register power-up is low

LD10_mem[1][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][64],  ,  , LD10_mem_used[2]);


--LD11_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][68]
--register power-up is low

LD11_mem[1][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][68],  ,  , LD11_mem_used[2]);


--LD11_mem[1][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][64]
--register power-up is low

LD11_mem[1][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][64],  ,  , LD11_mem_used[2]);


--LD11_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][69]
--register power-up is low

LD11_mem[1][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][69],  ,  , LD11_mem_used[2]);


--LD11_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][65]
--register power-up is low

LD11_mem[1][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][65],  ,  , LD11_mem_used[2]);


--LD11_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][66]
--register power-up is low

LD11_mem[1][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][66],  ,  , LD11_mem_used[2]);


--LD11_mem[1][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][71]
--register power-up is low

LD11_mem[1][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][71],  ,  , LD11_mem_used[2]);


--LD11_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][67]
--register power-up is low

LD11_mem[1][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][67],  ,  , LD11_mem_used[2]);


--LD11_mem[1][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][70]
--register power-up is low

LD11_mem[1][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][70],  ,  , LD11_mem_used[2]);


--LD10_mem[1][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][106]
--register power-up is low

LD10_mem[1][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][106],  ,  , LD10_mem_used[2]);


--LD11_mem[1][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][106]
--register power-up is low

LD11_mem[1][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L2, LD11_mem[2][106],  ,  , LD11_mem_used[2]);


--SD1_ram_block1a0 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a0_PORT_A_data_in = ZD1_src_data[0];
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = LD1_write;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = CLOCK_50;
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a0 = SD1_ram_block1a0_PORT_B_data_out[0];


--SD1_ram_block1a2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a2_PORT_A_data_in = ZD1_src_data[2];
SD1_ram_block1a2_PORT_A_data_in_reg = DFFE(SD1_ram_block1a2_PORT_A_data_in, SD1_ram_block1a2_clock_0, , , );
SD1_ram_block1a2_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a2_PORT_A_address_reg = DFFE(SD1_ram_block1a2_PORT_A_address, SD1_ram_block1a2_clock_0, , , );
SD1_ram_block1a2_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a2_PORT_B_address_reg = DFFE(SD1_ram_block1a2_PORT_B_address, SD1_ram_block1a2_clock_0, , , );
SD1_ram_block1a2_PORT_A_write_enable = LD1_write;
SD1_ram_block1a2_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a2_PORT_A_write_enable, SD1_ram_block1a2_clock_0, , , );
SD1_ram_block1a2_PORT_B_read_enable = VCC;
SD1_ram_block1a2_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a2_PORT_B_read_enable, SD1_ram_block1a2_clock_0, , , );
SD1_ram_block1a2_clock_0 = CLOCK_50;
SD1_ram_block1a2_PORT_B_data_out = MEMORY(SD1_ram_block1a2_PORT_A_data_in_reg, , SD1_ram_block1a2_PORT_A_address_reg, SD1_ram_block1a2_PORT_B_address_reg, SD1_ram_block1a2_PORT_A_write_enable_reg, , , SD1_ram_block1a2_PORT_B_read_enable_reg, , , SD1_ram_block1a2_clock_0, , , , , , , );
SD1_ram_block1a2 = SD1_ram_block1a2_PORT_B_data_out[0];


--SD1_ram_block1a1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a1_PORT_A_data_in = ZD1_src_data[1];
SD1_ram_block1a1_PORT_A_data_in_reg = DFFE(SD1_ram_block1a1_PORT_A_data_in, SD1_ram_block1a1_clock_0, , , );
SD1_ram_block1a1_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a1_PORT_A_address_reg = DFFE(SD1_ram_block1a1_PORT_A_address, SD1_ram_block1a1_clock_0, , , );
SD1_ram_block1a1_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a1_PORT_B_address_reg = DFFE(SD1_ram_block1a1_PORT_B_address, SD1_ram_block1a1_clock_0, , , );
SD1_ram_block1a1_PORT_A_write_enable = LD1_write;
SD1_ram_block1a1_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a1_PORT_A_write_enable, SD1_ram_block1a1_clock_0, , , );
SD1_ram_block1a1_PORT_B_read_enable = VCC;
SD1_ram_block1a1_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a1_PORT_B_read_enable, SD1_ram_block1a1_clock_0, , , );
SD1_ram_block1a1_clock_0 = CLOCK_50;
SD1_ram_block1a1_PORT_B_data_out = MEMORY(SD1_ram_block1a1_PORT_A_data_in_reg, , SD1_ram_block1a1_PORT_A_address_reg, SD1_ram_block1a1_PORT_B_address_reg, SD1_ram_block1a1_PORT_A_write_enable_reg, , , SD1_ram_block1a1_PORT_B_read_enable_reg, , , SD1_ram_block1a1_clock_0, , , , , , , );
SD1_ram_block1a1 = SD1_ram_block1a1_PORT_B_data_out[0];


--SD1_ram_block1a7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a7_PORT_A_data_in = ZD1_src_data[7];
SD1_ram_block1a7_PORT_A_data_in_reg = DFFE(SD1_ram_block1a7_PORT_A_data_in, SD1_ram_block1a7_clock_0, , , );
SD1_ram_block1a7_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a7_PORT_A_address_reg = DFFE(SD1_ram_block1a7_PORT_A_address, SD1_ram_block1a7_clock_0, , , );
SD1_ram_block1a7_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a7_PORT_B_address_reg = DFFE(SD1_ram_block1a7_PORT_B_address, SD1_ram_block1a7_clock_0, , , );
SD1_ram_block1a7_PORT_A_write_enable = LD1_write;
SD1_ram_block1a7_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a7_PORT_A_write_enable, SD1_ram_block1a7_clock_0, , , );
SD1_ram_block1a7_PORT_B_read_enable = VCC;
SD1_ram_block1a7_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a7_PORT_B_read_enable, SD1_ram_block1a7_clock_0, , , );
SD1_ram_block1a7_clock_0 = CLOCK_50;
SD1_ram_block1a7_PORT_B_data_out = MEMORY(SD1_ram_block1a7_PORT_A_data_in_reg, , SD1_ram_block1a7_PORT_A_address_reg, SD1_ram_block1a7_PORT_B_address_reg, SD1_ram_block1a7_PORT_A_write_enable_reg, , , SD1_ram_block1a7_PORT_B_read_enable_reg, , , SD1_ram_block1a7_clock_0, , , , , , , );
SD1_ram_block1a7 = SD1_ram_block1a7_PORT_B_data_out[0];


--SD1_ram_block1a6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a6_PORT_A_data_in = ZD1_src_data[6];
SD1_ram_block1a6_PORT_A_data_in_reg = DFFE(SD1_ram_block1a6_PORT_A_data_in, SD1_ram_block1a6_clock_0, , , );
SD1_ram_block1a6_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a6_PORT_A_address_reg = DFFE(SD1_ram_block1a6_PORT_A_address, SD1_ram_block1a6_clock_0, , , );
SD1_ram_block1a6_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a6_PORT_B_address_reg = DFFE(SD1_ram_block1a6_PORT_B_address, SD1_ram_block1a6_clock_0, , , );
SD1_ram_block1a6_PORT_A_write_enable = LD1_write;
SD1_ram_block1a6_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a6_PORT_A_write_enable, SD1_ram_block1a6_clock_0, , , );
SD1_ram_block1a6_PORT_B_read_enable = VCC;
SD1_ram_block1a6_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a6_PORT_B_read_enable, SD1_ram_block1a6_clock_0, , , );
SD1_ram_block1a6_clock_0 = CLOCK_50;
SD1_ram_block1a6_PORT_B_data_out = MEMORY(SD1_ram_block1a6_PORT_A_data_in_reg, , SD1_ram_block1a6_PORT_A_address_reg, SD1_ram_block1a6_PORT_B_address_reg, SD1_ram_block1a6_PORT_A_write_enable_reg, , , SD1_ram_block1a6_PORT_B_read_enable_reg, , , SD1_ram_block1a6_clock_0, , , , , , , );
SD1_ram_block1a6 = SD1_ram_block1a6_PORT_B_data_out[0];


--SD1_ram_block1a5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a5_PORT_A_data_in = ZD1_src_data[5];
SD1_ram_block1a5_PORT_A_data_in_reg = DFFE(SD1_ram_block1a5_PORT_A_data_in, SD1_ram_block1a5_clock_0, , , );
SD1_ram_block1a5_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a5_PORT_A_address_reg = DFFE(SD1_ram_block1a5_PORT_A_address, SD1_ram_block1a5_clock_0, , , );
SD1_ram_block1a5_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a5_PORT_B_address_reg = DFFE(SD1_ram_block1a5_PORT_B_address, SD1_ram_block1a5_clock_0, , , );
SD1_ram_block1a5_PORT_A_write_enable = LD1_write;
SD1_ram_block1a5_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a5_PORT_A_write_enable, SD1_ram_block1a5_clock_0, , , );
SD1_ram_block1a5_PORT_B_read_enable = VCC;
SD1_ram_block1a5_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a5_PORT_B_read_enable, SD1_ram_block1a5_clock_0, , , );
SD1_ram_block1a5_clock_0 = CLOCK_50;
SD1_ram_block1a5_PORT_B_data_out = MEMORY(SD1_ram_block1a5_PORT_A_data_in_reg, , SD1_ram_block1a5_PORT_A_address_reg, SD1_ram_block1a5_PORT_B_address_reg, SD1_ram_block1a5_PORT_A_write_enable_reg, , , SD1_ram_block1a5_PORT_B_read_enable_reg, , , SD1_ram_block1a5_clock_0, , , , , , , );
SD1_ram_block1a5 = SD1_ram_block1a5_PORT_B_data_out[0];


--SD1_ram_block1a4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a4_PORT_A_data_in = ZD1_src_data[4];
SD1_ram_block1a4_PORT_A_data_in_reg = DFFE(SD1_ram_block1a4_PORT_A_data_in, SD1_ram_block1a4_clock_0, , , );
SD1_ram_block1a4_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a4_PORT_A_address_reg = DFFE(SD1_ram_block1a4_PORT_A_address, SD1_ram_block1a4_clock_0, , , );
SD1_ram_block1a4_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a4_PORT_B_address_reg = DFFE(SD1_ram_block1a4_PORT_B_address, SD1_ram_block1a4_clock_0, , , );
SD1_ram_block1a4_PORT_A_write_enable = LD1_write;
SD1_ram_block1a4_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a4_PORT_A_write_enable, SD1_ram_block1a4_clock_0, , , );
SD1_ram_block1a4_PORT_B_read_enable = VCC;
SD1_ram_block1a4_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a4_PORT_B_read_enable, SD1_ram_block1a4_clock_0, , , );
SD1_ram_block1a4_clock_0 = CLOCK_50;
SD1_ram_block1a4_PORT_B_data_out = MEMORY(SD1_ram_block1a4_PORT_A_data_in_reg, , SD1_ram_block1a4_PORT_A_address_reg, SD1_ram_block1a4_PORT_B_address_reg, SD1_ram_block1a4_PORT_A_write_enable_reg, , , SD1_ram_block1a4_PORT_B_read_enable_reg, , , SD1_ram_block1a4_clock_0, , , , , , , );
SD1_ram_block1a4 = SD1_ram_block1a4_PORT_B_data_out[0];


--SD1_ram_block1a3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a3_PORT_A_data_in = ZD1_src_data[3];
SD1_ram_block1a3_PORT_A_data_in_reg = DFFE(SD1_ram_block1a3_PORT_A_data_in, SD1_ram_block1a3_clock_0, , , );
SD1_ram_block1a3_PORT_A_address = BUS(LD1_wr_ptr[0], LD1_wr_ptr[1], LD1_wr_ptr[2], LD1_wr_ptr[3], LD1_wr_ptr[4], LD1_wr_ptr[5]);
SD1_ram_block1a3_PORT_A_address_reg = DFFE(SD1_ram_block1a3_PORT_A_address, SD1_ram_block1a3_clock_0, , , );
SD1_ram_block1a3_PORT_B_address = BUS(LD1L16, LD1L17, LD1L18, LD1L19, LD1L20, LD1L21);
SD1_ram_block1a3_PORT_B_address_reg = DFFE(SD1_ram_block1a3_PORT_B_address, SD1_ram_block1a3_clock_0, , , );
SD1_ram_block1a3_PORT_A_write_enable = LD1_write;
SD1_ram_block1a3_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a3_PORT_A_write_enable, SD1_ram_block1a3_clock_0, , , );
SD1_ram_block1a3_PORT_B_read_enable = VCC;
SD1_ram_block1a3_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a3_PORT_B_read_enable, SD1_ram_block1a3_clock_0, , , );
SD1_ram_block1a3_clock_0 = CLOCK_50;
SD1_ram_block1a3_PORT_B_data_out = MEMORY(SD1_ram_block1a3_PORT_A_data_in_reg, , SD1_ram_block1a3_PORT_A_address_reg, SD1_ram_block1a3_PORT_B_address_reg, SD1_ram_block1a3_PORT_A_write_enable_reg, , , SD1_ram_block1a3_PORT_B_read_enable_reg, , , SD1_ram_block1a3_clock_0, , , , , , , );
SD1_ram_block1a3 = SD1_ram_block1a3_PORT_B_data_out[0];


--HE1L186 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~1
HE1L186_adder_eqn = ( HE1_counter[1] ) + ( VCC ) + ( HE1L191 );
HE1L186 = SUM(HE1L186_adder_eqn);

--HE1L187 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~2
HE1L187_adder_eqn = ( HE1_counter[1] ) + ( VCC ) + ( HE1L191 );
HE1L187 = CARRY(HE1L187_adder_eqn);


--HE1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~1
HE1L2_adder_eqn = ( HE1_counter[1] ) + ( GND ) + ( HE1L7 );
HE1L2 = SUM(HE1L2_adder_eqn);

--HE1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~2
HE1L3_adder_eqn = ( HE1_counter[1] ) + ( GND ) + ( HE1L7 );
HE1L3 = CARRY(HE1L3_adder_eqn);


--HE1L190 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~5
HE1L190_adder_eqn = ( HE1_counter[0] ) + ( VCC ) + ( !VCC );
HE1L190 = SUM(HE1L190_adder_eqn);

--HE1L191 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~6
HE1L191_adder_eqn = ( HE1_counter[0] ) + ( VCC ) + ( !VCC );
HE1L191 = CARRY(HE1L191_adder_eqn);


--HE1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~5
HE1L6_adder_eqn = ( HE1_counter[0] ) + ( VCC ) + ( !VCC );
HE1L6 = SUM(HE1L6_adder_eqn);

--HE1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~6
HE1L7_adder_eqn = ( HE1_counter[0] ) + ( VCC ) + ( !VCC );
HE1L7 = CARRY(HE1L7_adder_eqn);


--HE1L194 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~9
HE1L194_adder_eqn = ( HE1_counter[3] ) + ( VCC ) + ( HE1L199 );
HE1L194 = SUM(HE1L194_adder_eqn);

--HE1L195 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~10
HE1L195_adder_eqn = ( HE1_counter[3] ) + ( VCC ) + ( HE1L199 );
HE1L195 = CARRY(HE1L195_adder_eqn);


--HE1L10 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~9
HE1L10_adder_eqn = ( HE1_counter[3] ) + ( GND ) + ( HE1L15 );
HE1L10 = SUM(HE1L10_adder_eqn);

--HE1L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~10
HE1L11_adder_eqn = ( HE1_counter[3] ) + ( GND ) + ( HE1L15 );
HE1L11 = CARRY(HE1L11_adder_eqn);


--HE1L198 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~13
HE1L198_adder_eqn = ( HE1_counter[2] ) + ( VCC ) + ( HE1L187 );
HE1L198 = SUM(HE1L198_adder_eqn);

--HE1L199 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~14
HE1L199_adder_eqn = ( HE1_counter[2] ) + ( VCC ) + ( HE1L187 );
HE1L199 = CARRY(HE1L199_adder_eqn);


--HE1L14 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~13
HE1L14_adder_eqn = ( HE1_counter[2] ) + ( GND ) + ( HE1L3 );
HE1L14 = SUM(HE1L14_adder_eqn);

--HE1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~14
HE1L15_adder_eqn = ( HE1_counter[2] ) + ( GND ) + ( HE1L3 );
HE1L15 = CARRY(HE1L15_adder_eqn);


--HE1L202 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~17
HE1L202_adder_eqn = ( HE1_counter[15] ) + ( VCC ) + ( HE1L207 );
HE1L202 = SUM(HE1L202_adder_eqn);


--HE1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~17
HE1L18_adder_eqn = ( HE1_counter[15] ) + ( GND ) + ( HE1L23 );
HE1L18 = SUM(HE1L18_adder_eqn);


--HE1L206 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~21
HE1L206_adder_eqn = ( HE1_counter[14] ) + ( VCC ) + ( HE1L211 );
HE1L206 = SUM(HE1L206_adder_eqn);

--HE1L207 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~22
HE1L207_adder_eqn = ( HE1_counter[14] ) + ( VCC ) + ( HE1L211 );
HE1L207 = CARRY(HE1L207_adder_eqn);


--HE1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~21
HE1L22_adder_eqn = ( HE1_counter[14] ) + ( GND ) + ( HE1L27 );
HE1L22 = SUM(HE1L22_adder_eqn);

--HE1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~22
HE1L23_adder_eqn = ( HE1_counter[14] ) + ( GND ) + ( HE1L27 );
HE1L23 = CARRY(HE1L23_adder_eqn);


--HE1L210 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~25
HE1L210_adder_eqn = ( HE1_counter[13] ) + ( VCC ) + ( HE1L215 );
HE1L210 = SUM(HE1L210_adder_eqn);

--HE1L211 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~26
HE1L211_adder_eqn = ( HE1_counter[13] ) + ( VCC ) + ( HE1L215 );
HE1L211 = CARRY(HE1L211_adder_eqn);


--HE1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~25
HE1L26_adder_eqn = ( HE1_counter[13] ) + ( GND ) + ( HE1L31 );
HE1L26 = SUM(HE1L26_adder_eqn);

--HE1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~26
HE1L27_adder_eqn = ( HE1_counter[13] ) + ( GND ) + ( HE1L31 );
HE1L27 = CARRY(HE1L27_adder_eqn);


--HE1L214 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~29
HE1L214_adder_eqn = ( HE1_counter[12] ) + ( VCC ) + ( HE1L219 );
HE1L214 = SUM(HE1L214_adder_eqn);

--HE1L215 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~30
HE1L215_adder_eqn = ( HE1_counter[12] ) + ( VCC ) + ( HE1L219 );
HE1L215 = CARRY(HE1L215_adder_eqn);


--HE1L30 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~29
HE1L30_adder_eqn = ( HE1_counter[12] ) + ( GND ) + ( HE1L35 );
HE1L30 = SUM(HE1L30_adder_eqn);

--HE1L31 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~30
HE1L31_adder_eqn = ( HE1_counter[12] ) + ( GND ) + ( HE1L35 );
HE1L31 = CARRY(HE1L31_adder_eqn);


--HE1L218 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~33
HE1L218_adder_eqn = ( HE1_counter[11] ) + ( VCC ) + ( HE1L223 );
HE1L218 = SUM(HE1L218_adder_eqn);

--HE1L219 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~34
HE1L219_adder_eqn = ( HE1_counter[11] ) + ( VCC ) + ( HE1L223 );
HE1L219 = CARRY(HE1L219_adder_eqn);


--HE1L34 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~33
HE1L34_adder_eqn = ( HE1_counter[11] ) + ( GND ) + ( HE1L39 );
HE1L34 = SUM(HE1L34_adder_eqn);

--HE1L35 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~34
HE1L35_adder_eqn = ( HE1_counter[11] ) + ( GND ) + ( HE1L39 );
HE1L35 = CARRY(HE1L35_adder_eqn);


--HE1L222 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~37
HE1L222_adder_eqn = ( HE1_counter[10] ) + ( VCC ) + ( HE1L227 );
HE1L222 = SUM(HE1L222_adder_eqn);

--HE1L223 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~38
HE1L223_adder_eqn = ( HE1_counter[10] ) + ( VCC ) + ( HE1L227 );
HE1L223 = CARRY(HE1L223_adder_eqn);


--HE1L38 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~37
HE1L38_adder_eqn = ( HE1_counter[10] ) + ( GND ) + ( HE1L43 );
HE1L38 = SUM(HE1L38_adder_eqn);

--HE1L39 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~38
HE1L39_adder_eqn = ( HE1_counter[10] ) + ( GND ) + ( HE1L43 );
HE1L39 = CARRY(HE1L39_adder_eqn);


--HE1L226 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~41
HE1L226_adder_eqn = ( HE1_counter[9] ) + ( VCC ) + ( HE1L231 );
HE1L226 = SUM(HE1L226_adder_eqn);

--HE1L227 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~42
HE1L227_adder_eqn = ( HE1_counter[9] ) + ( VCC ) + ( HE1L231 );
HE1L227 = CARRY(HE1L227_adder_eqn);


--HE1L42 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~41
HE1L42_adder_eqn = ( HE1_counter[9] ) + ( GND ) + ( HE1L47 );
HE1L42 = SUM(HE1L42_adder_eqn);

--HE1L43 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~42
HE1L43_adder_eqn = ( HE1_counter[9] ) + ( GND ) + ( HE1L47 );
HE1L43 = CARRY(HE1L43_adder_eqn);


--HE1L230 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~45
HE1L230_adder_eqn = ( HE1_counter[8] ) + ( VCC ) + ( HE1L235 );
HE1L230 = SUM(HE1L230_adder_eqn);

--HE1L231 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~46
HE1L231_adder_eqn = ( HE1_counter[8] ) + ( VCC ) + ( HE1L235 );
HE1L231 = CARRY(HE1L231_adder_eqn);


--HE1L46 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~45
HE1L46_adder_eqn = ( HE1_counter[8] ) + ( GND ) + ( HE1L51 );
HE1L46 = SUM(HE1L46_adder_eqn);

--HE1L47 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~46
HE1L47_adder_eqn = ( HE1_counter[8] ) + ( GND ) + ( HE1L51 );
HE1L47 = CARRY(HE1L47_adder_eqn);


--HE1L234 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~49
HE1L234_adder_eqn = ( HE1_counter[7] ) + ( VCC ) + ( HE1L239 );
HE1L234 = SUM(HE1L234_adder_eqn);

--HE1L235 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~50
HE1L235_adder_eqn = ( HE1_counter[7] ) + ( VCC ) + ( HE1L239 );
HE1L235 = CARRY(HE1L235_adder_eqn);


--HE1L50 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~49
HE1L50_adder_eqn = ( HE1_counter[7] ) + ( GND ) + ( HE1L55 );
HE1L50 = SUM(HE1L50_adder_eqn);

--HE1L51 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~50
HE1L51_adder_eqn = ( HE1_counter[7] ) + ( GND ) + ( HE1L55 );
HE1L51 = CARRY(HE1L51_adder_eqn);


--HE1L238 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~53
HE1L238_adder_eqn = ( HE1_counter[6] ) + ( VCC ) + ( HE1L243 );
HE1L238 = SUM(HE1L238_adder_eqn);

--HE1L239 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~54
HE1L239_adder_eqn = ( HE1_counter[6] ) + ( VCC ) + ( HE1L243 );
HE1L239 = CARRY(HE1L239_adder_eqn);


--HE1L54 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~53
HE1L54_adder_eqn = ( HE1_counter[6] ) + ( GND ) + ( HE1L59 );
HE1L54 = SUM(HE1L54_adder_eqn);

--HE1L55 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~54
HE1L55_adder_eqn = ( HE1_counter[6] ) + ( GND ) + ( HE1L59 );
HE1L55 = CARRY(HE1L55_adder_eqn);


--HE1L242 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~57
HE1L242_adder_eqn = ( HE1_counter[5] ) + ( VCC ) + ( HE1L247 );
HE1L242 = SUM(HE1L242_adder_eqn);

--HE1L243 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~58
HE1L243_adder_eqn = ( HE1_counter[5] ) + ( VCC ) + ( HE1L247 );
HE1L243 = CARRY(HE1L243_adder_eqn);


--HE1L58 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~57
HE1L58_adder_eqn = ( HE1_counter[5] ) + ( GND ) + ( HE1L63 );
HE1L58 = SUM(HE1L58_adder_eqn);

--HE1L59 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~58
HE1L59_adder_eqn = ( HE1_counter[5] ) + ( GND ) + ( HE1L63 );
HE1L59 = CARRY(HE1L59_adder_eqn);


--HE1L246 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~61
HE1L246_adder_eqn = ( HE1_counter[4] ) + ( VCC ) + ( HE1L195 );
HE1L246 = SUM(HE1L246_adder_eqn);

--HE1L247 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~62
HE1L247_adder_eqn = ( HE1_counter[4] ) + ( VCC ) + ( HE1L195 );
HE1L247 = CARRY(HE1L247_adder_eqn);


--HE1L62 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~61
HE1L62_adder_eqn = ( HE1_counter[4] ) + ( GND ) + ( HE1L11 );
HE1L62 = SUM(HE1L62_adder_eqn);

--HE1L63 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~62
HE1L63_adder_eqn = ( HE1_counter[4] ) + ( GND ) + ( HE1L11 );
HE1L63 = CARRY(HE1L63_adder_eqn);


--LD10_mem[0][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][7]
--register power-up is low

LD10_mem[0][7] = DFFEAS(QE3L16, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][7],  ,  , LD10_mem_used[1]);


--LD10_mem[0][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][39]
--register power-up is low

LD10_mem[0][39] = DFFEAS(QE3L48, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][39],  ,  , LD10_mem_used[1]);


--LD10_mem[0][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][6]
--register power-up is low

LD10_mem[0][6] = DFFEAS(QE3L15, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][6],  ,  , LD10_mem_used[1]);


--LD10_mem[0][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][38]
--register power-up is low

LD10_mem[0][38] = DFFEAS(QE3L47, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][38],  ,  , LD10_mem_used[1]);


--LD10_mem[0][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][5]
--register power-up is low

LD10_mem[0][5] = DFFEAS(QE3L14, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][5],  ,  , LD10_mem_used[1]);


--LD10_mem[0][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][37]
--register power-up is low

LD10_mem[0][37] = DFFEAS(QE3L46, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][37],  ,  , LD10_mem_used[1]);


--LD10_mem[0][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][4]
--register power-up is low

LD10_mem[0][4] = DFFEAS(QE3L13, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][4],  ,  , LD10_mem_used[1]);


--LD10_mem[0][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][36]
--register power-up is low

LD10_mem[0][36] = DFFEAS(QE3L45, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][36],  ,  , LD10_mem_used[1]);


--LD10_mem[0][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][3]
--register power-up is low

LD10_mem[0][3] = DFFEAS(QE3L12, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][3],  ,  , LD10_mem_used[1]);


--LD10_mem[0][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][35]
--register power-up is low

LD10_mem[0][35] = DFFEAS(QE3L44, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][35],  ,  , LD10_mem_used[1]);


--LD10_mem[0][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][2]
--register power-up is low

LD10_mem[0][2] = DFFEAS(QE3L11, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][2],  ,  , LD10_mem_used[1]);


--LD10_mem[0][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][34]
--register power-up is low

LD10_mem[0][34] = DFFEAS(QE3L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][34],  ,  , LD10_mem_used[1]);


--LD10_mem[0][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][1]
--register power-up is low

LD10_mem[0][1] = DFFEAS(QE3L10, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][1],  ,  , LD10_mem_used[1]);


--LD10_mem[0][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][33]
--register power-up is low

LD10_mem[0][33] = DFFEAS(QE3L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][33],  ,  , LD10_mem_used[1]);


--ZE4L86 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~9
ZE4L86_adder_eqn = ( ZE4L105 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[3])) # (ME2_sop_enable & ((ZE4_address_burst[3]))) ) + ( ZE4L91 );
ZE4L86 = SUM(ZE4L86_adder_eqn);

--ZE4L87 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~10
ZE4L87_adder_eqn = ( ZE4L105 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[3])) # (ME2_sop_enable & ((ZE4_address_burst[3]))) ) + ( ZE4L91 );
ZE4L87 = CARRY(ZE4L87_adder_eqn);


--ZE4L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~61
ZE4L62_adder_eqn = ( ZE4L105 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[3])) # (ME2_sop_enable & ((ZE4_address_burst[3]))) ) + ( ZE4L67 );
ZE4L62 = SUM(ZE4L62_adder_eqn);

--ZE4L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~62
ZE4L63_adder_eqn = ( ZE4L105 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[3])) # (ME2_sop_enable & ((ZE4_address_burst[3]))) ) + ( ZE4L67 );
ZE4L63 = CARRY(ZE4L63_adder_eqn);


--BF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1
BF2L2_adder_eqn = ( BF2_int_nxt_addr_reg_dly[2] ) + ( BF2_int_byte_cnt_narrow_reg[2] ) + ( BF2L7 );
BF2L2 = SUM(BF2L2_adder_eqn);


--BF3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1
BF3L2_adder_eqn = ( BF3_int_nxt_addr_reg_dly[3] ) + ( BF3_int_byte_cnt_narrow_reg[3] ) + ( BF3L7 );
BF3L2 = SUM(BF3L2_adder_eqn);


--ME2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~1
ME2L10_adder_eqn = ( ZE4L105 ) + ( VCC ) + ( ME2L15 );
ME2L10 = SUM(ME2L10_adder_eqn);


--ME2L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~1
ME2L26_adder_eqn = ( ME2L46 ) + ( VCC ) + ( ME2L31 );
ME2L26 = SUM(ME2L26_adder_eqn);


--BF3L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5
BF3L6_adder_eqn = ( BF3_int_nxt_addr_reg_dly[2] ) + ( BF3_int_byte_cnt_narrow_reg[2] ) + ( BF3L11 );
BF3L6 = SUM(BF3L6_adder_eqn);

--BF3L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6
BF3L7_adder_eqn = ( BF3_int_nxt_addr_reg_dly[2] ) + ( BF3_int_byte_cnt_narrow_reg[2] ) + ( BF3L11 );
BF3L7 = CARRY(BF3L7_adder_eqn);


--ME2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~5
ME2L14_adder_eqn = ( ZE4L106 ) + ( VCC ) + ( ME2L19 );
ME2L14 = SUM(ME2L14_adder_eqn);

--ME2L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~6
ME2L15_adder_eqn = ( ZE4L106 ) + ( VCC ) + ( ME2L19 );
ME2L15 = CARRY(ME2L15_adder_eqn);


--ME2L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~5
ME2L30_adder_eqn = ( ME2L47 ) + ( VCC ) + ( ME2L35 );
ME2L30 = SUM(ME2L30_adder_eqn);

--ME2L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~6
ME2L31_adder_eqn = ( ME2L47 ) + ( VCC ) + ( ME2L35 );
ME2L31 = CARRY(ME2L31_adder_eqn);


--QE2L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~1
QE2L2_adder_eqn = ( (!QE2_use_reg & ((QE2L52))) # (QE2_use_reg & (QE2_address_reg[2])) ) + ( (QE2L18) # (BF1L61) ) + ( QE2L7 );
QE2L2 = SUM(QE2L2_adder_eqn);


--ZE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~1
ZE1L2_adder_eqn = ( ME1L40 ) + ( (!ME1_sop_enable & (((MC1_h2f_AWADDR[2] & !ZE1L25)))) # (ME1_sop_enable & (ZE1_address_burst[2])) ) + ( ZE1L7 );
ZE1L2 = SUM(ZE1L2_adder_eqn);


--ZE1L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~1
ZE1L14_adder_eqn = ( ME1L40 ) + ( (!ME1_sop_enable & ((MC1_h2f_AWADDR[2]))) # (ME1_sop_enable & (ZE1_address_burst[2])) ) + ( ZE1L19 );
ZE1L14 = SUM(ZE1L14_adder_eqn);


--BF1_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]
--register power-up is low

BF1_int_bytes_remaining_reg[6] = DFFEAS(BF1L14, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L77,  ,  , BF1_new_burst_reg);


--BF1_int_bytes_remaining_reg[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]
--register power-up is low

BF1_int_bytes_remaining_reg[7] = DFFEAS(BF1L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L79,  ,  , BF1_new_burst_reg);


--BF1_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]
--register power-up is low

BF1_int_bytes_remaining_reg[2] = DFFEAS(BF1L22, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L61,  ,  , BF1_new_burst_reg);


--BF1_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]
--register power-up is low

BF1_int_bytes_remaining_reg[3] = DFFEAS(BF1L26, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L65,  ,  , BF1_new_burst_reg);


--BF1_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]
--register power-up is low

BF1_int_bytes_remaining_reg[4] = DFFEAS(BF1L30, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L68,  ,  , BF1_new_burst_reg);


--BF1_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]
--register power-up is low

BF1_int_bytes_remaining_reg[5] = DFFEAS(BF1L34, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L72,  ,  , BF1_new_burst_reg);


--BF1_out_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]
--register power-up is low

BF1_out_burstwrap_reg[2] = DFFEAS(BF1_in_burstwrap_reg[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1L80, LE1L33,  ,  , BF1_new_burst_reg);


--AF1L13 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
AF1L13_adder_eqn = ( AF1L21 ) + ( (!NE1L2 & (((AF1_burst_uncompress_address_offset[1])))) # (NE1L2 & ((!AF1_burst_uncompress_busy & (LD2_mem[0][37])) # (AF1_burst_uncompress_busy & ((AF1_burst_uncompress_address_offset[1]))))) ) + ( AF1L18 );
AF1L13 = SUM(AF1L13_adder_eqn);

--AF1L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
AF1L14_adder_eqn = ( AF1L21 ) + ( (!NE1L2 & (((AF1_burst_uncompress_address_offset[1])))) # (NE1L2 & ((!AF1_burst_uncompress_busy & (LD2_mem[0][37])) # (AF1_burst_uncompress_busy & ((AF1_burst_uncompress_address_offset[1]))))) ) + ( AF1L18 );
AF1L14 = CARRY(AF1L14_adder_eqn);


--BF1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1
BF1L2_adder_eqn = ( BF1_int_nxt_addr_reg_dly[2] ) + ( BF1_int_byte_cnt_narrow_reg[2] ) + ( BF1L7 );
BF1L2 = SUM(BF1L2_adder_eqn);


--ME1L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~1
ME1L11_adder_eqn = ( ME1L40 ) + ( VCC ) + ( ME1L16 );
ME1L11 = SUM(ME1L11_adder_eqn);


--ME1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~1
ME1L23_adder_eqn = ( ME1L43 ) + ( VCC ) + ( ME1L28 );
ME1L23 = SUM(ME1L23_adder_eqn);


--A1L5254 is Mult14~8
A1L5254 = EQUATION NOT SUPPORTED;

--A1L5255 is Mult14~9
A1L5255 = EQUATION NOT SUPPORTED;

--A1L5256 is Mult14~10
A1L5256 = EQUATION NOT SUPPORTED;

--A1L5257 is Mult14~11
A1L5257 = EQUATION NOT SUPPORTED;

--A1L5258 is Mult14~12
A1L5258 = EQUATION NOT SUPPORTED;

--A1L5259 is Mult14~13
A1L5259 = EQUATION NOT SUPPORTED;

--A1L5260 is Mult14~14
A1L5260 = EQUATION NOT SUPPORTED;

--A1L5261 is Mult14~15
A1L5261 = EQUATION NOT SUPPORTED;

--A1L5262 is Mult14~16
A1L5262 = EQUATION NOT SUPPORTED;

--A1L5263 is Mult14~17
A1L5263 = EQUATION NOT SUPPORTED;

--A1L5264 is Mult14~18
A1L5264 = EQUATION NOT SUPPORTED;

--A1L5265 is Mult14~19
A1L5265 = EQUATION NOT SUPPORTED;


--A1L4904 is Mult12~mac
A1L4904 = EQUATION NOT SUPPORTED;

--A1L4889 is Mult12~325
A1L4889 = EQUATION NOT SUPPORTED;

--A1L4890 is Mult12~326
A1L4890 = EQUATION NOT SUPPORTED;

--A1L4891 is Mult12~327
A1L4891 = EQUATION NOT SUPPORTED;

--A1L4892 is Mult12~328
A1L4892 = EQUATION NOT SUPPORTED;

--A1L4893 is Mult12~329
A1L4893 = EQUATION NOT SUPPORTED;

--A1L4894 is Mult12~330
A1L4894 = EQUATION NOT SUPPORTED;

--A1L4895 is Mult12~331
A1L4895 = EQUATION NOT SUPPORTED;

--A1L4896 is Mult12~332
A1L4896 = EQUATION NOT SUPPORTED;

--A1L4897 is Mult12~333
A1L4897 = EQUATION NOT SUPPORTED;

--A1L4898 is Mult12~334
A1L4898 = EQUATION NOT SUPPORTED;

--A1L4899 is Mult12~335
A1L4899 = EQUATION NOT SUPPORTED;

--A1L4900 is Mult12~336
A1L4900 = EQUATION NOT SUPPORTED;

--A1L4901 is Mult12~337
A1L4901 = EQUATION NOT SUPPORTED;

--A1L4902 is Mult12~338
A1L4902 = EQUATION NOT SUPPORTED;

--A1L4903 is Mult12~339
A1L4903 = EQUATION NOT SUPPORTED;


--A1L167 is Add14~38
A1L167_adder_eqn = ( A1L5265 ) + ( A1L4902 ) + ( A1L171 );
A1L167 = CARRY(A1L167_adder_eqn);


--A1L194 is Add15~1
A1L194_adder_eqn = ( A1L5265 ) + ( A1L5244 ) + ( A1L231 );
A1L194 = SUM(A1L194_adder_eqn);


--A1L198 is Add15~5
A1L198_adder_eqn = ( A1L5254 ) + ( A1L5245 ) + ( !VCC );
A1L198 = SUM(A1L198_adder_eqn);

--A1L199 is Add15~6
A1L199_adder_eqn = ( A1L5254 ) + ( A1L5245 ) + ( !VCC );
A1L199 = CARRY(A1L199_adder_eqn);


--A1L202 is Add15~9
A1L202_adder_eqn = ( A1L5255 ) + ( A1L5230 ) + ( A1L199 );
A1L202 = SUM(A1L202_adder_eqn);

--A1L203 is Add15~10
A1L203_adder_eqn = ( A1L5255 ) + ( A1L5230 ) + ( A1L199 );
A1L203 = CARRY(A1L203_adder_eqn);


--A1L206 is Add15~13
A1L206_adder_eqn = ( A1L5256 ) + ( A1L5231 ) + ( A1L203 );
A1L206 = SUM(A1L206_adder_eqn);

--A1L207 is Add15~14
A1L207_adder_eqn = ( A1L5256 ) + ( A1L5231 ) + ( A1L203 );
A1L207 = CARRY(A1L207_adder_eqn);


--A1L210 is Add15~17
A1L210_adder_eqn = ( A1L5257 ) + ( A1L5232 ) + ( A1L207 );
A1L210 = SUM(A1L210_adder_eqn);

--A1L211 is Add15~18
A1L211_adder_eqn = ( A1L5257 ) + ( A1L5232 ) + ( A1L207 );
A1L211 = CARRY(A1L211_adder_eqn);


--A1L214 is Add15~21
A1L214_adder_eqn = ( A1L5258 ) + ( A1L5233 ) + ( A1L211 );
A1L214 = SUM(A1L214_adder_eqn);

--A1L215 is Add15~22
A1L215_adder_eqn = ( A1L5258 ) + ( A1L5233 ) + ( A1L211 );
A1L215 = CARRY(A1L215_adder_eqn);


--A1L218 is Add15~25
A1L218_adder_eqn = ( A1L5259 ) + ( A1L5234 ) + ( A1L215 );
A1L218 = SUM(A1L218_adder_eqn);

--A1L219 is Add15~26
A1L219_adder_eqn = ( A1L5259 ) + ( A1L5234 ) + ( A1L215 );
A1L219 = CARRY(A1L219_adder_eqn);


--A1L222 is Add15~29
A1L222_adder_eqn = ( A1L5260 ) + ( A1L5235 ) + ( A1L219 );
A1L222 = SUM(A1L222_adder_eqn);

--A1L223 is Add15~30
A1L223_adder_eqn = ( A1L5260 ) + ( A1L5235 ) + ( A1L219 );
A1L223 = CARRY(A1L223_adder_eqn);


--A1L226 is Add15~33
A1L226_adder_eqn = ( A1L5261 ) + ( A1L5236 ) + ( A1L223 );
A1L226 = SUM(A1L226_adder_eqn);

--A1L227 is Add15~34
A1L227_adder_eqn = ( A1L5261 ) + ( A1L5236 ) + ( A1L223 );
A1L227 = CARRY(A1L227_adder_eqn);


--XD1_bypass_bit_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]
--register power-up is low

XD1_bypass_bit_counter[6] = DFFEAS(XD1L2, A1L5632,  ,  , XD1L299, XD1_offset[6],  ,  , XD1L301);


--XD1_bypass_bit_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]
--register power-up is low

XD1_bypass_bit_counter[4] = DFFEAS(XD1L6, A1L5632,  ,  , XD1L299, XD1_offset[4],  ,  , XD1L301);


--XD1_bypass_bit_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]
--register power-up is low

XD1_bypass_bit_counter[5] = DFFEAS(XD1L10, A1L5632,  ,  , XD1L299, XD1_offset[5],  ,  , XD1L301);


--XD1_bypass_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]
--register power-up is low

XD1_bypass_bit_counter[2] = DFFEAS(XD1L14, A1L5632,  ,  , XD1L299, XD1_offset[2],  ,  , XD1L301);


--XD1_bypass_bit_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]
--register power-up is low

XD1_bypass_bit_counter[7] = DFFEAS(XD1L18, A1L5632,  ,  , XD1L299, XD1_offset[7],  ,  , XD1L301);


--XD1_bypass_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]
--register power-up is low

XD1_bypass_bit_counter[0] = DFFEAS(XD1L22, A1L5632,  ,  , XD1L299, XD1_offset[0],  ,  , XD1L301);


--XD1_bypass_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]
--register power-up is low

XD1_bypass_bit_counter[3] = DFFEAS(XD1L26, A1L5632,  ,  , XD1L299, XD1_offset[3],  ,  , XD1L301);


--XD1_bypass_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]
--register power-up is low

XD1_bypass_bit_counter[1] = DFFEAS(XD1L30, A1L5632,  ,  , XD1L299, XD1_offset[1],  ,  , XD1L301);


--LD10_mem[2][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][69]
--register power-up is low

LD10_mem[2][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][69],  ,  , LD10_mem_used[3]);


--LD10_mem[2][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][65]
--register power-up is low

LD10_mem[2][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][65],  ,  , LD10_mem_used[3]);


--LD10_mem[2][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][70]
--register power-up is low

LD10_mem[2][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][70],  ,  , LD10_mem_used[3]);


--LD10_mem[2][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][66]
--register power-up is low

LD10_mem[2][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][66],  ,  , LD10_mem_used[3]);


--LD10_mem[2][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][71]
--register power-up is low

LD10_mem[2][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][71],  ,  , LD10_mem_used[3]);


--LD10_mem[2][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][67]
--register power-up is low

LD10_mem[2][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][67],  ,  , LD10_mem_used[3]);


--LD10_mem[2][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][68]
--register power-up is low

LD10_mem[2][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][68],  ,  , LD10_mem_used[3]);


--LD10_mem[2][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][64]
--register power-up is low

LD10_mem[2][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][64],  ,  , LD10_mem_used[3]);


--LD11_mem[2][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][68]
--register power-up is low

LD11_mem[2][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][68],  ,  , LD11_mem_used[3]);


--LD11_mem[2][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][64]
--register power-up is low

LD11_mem[2][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][64],  ,  , LD11_mem_used[3]);


--LD11_mem[2][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][69]
--register power-up is low

LD11_mem[2][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][69],  ,  , LD11_mem_used[3]);


--LD11_mem[2][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][65]
--register power-up is low

LD11_mem[2][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][65],  ,  , LD11_mem_used[3]);


--LD11_mem[2][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][66]
--register power-up is low

LD11_mem[2][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][66],  ,  , LD11_mem_used[3]);


--LD11_mem[2][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][71]
--register power-up is low

LD11_mem[2][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][71],  ,  , LD11_mem_used[3]);


--LD11_mem[2][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][67]
--register power-up is low

LD11_mem[2][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][67],  ,  , LD11_mem_used[3]);


--LD11_mem[2][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][70]
--register power-up is low

LD11_mem[2][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][70],  ,  , LD11_mem_used[3]);


--LD10_mem[2][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][106]
--register power-up is low

LD10_mem[2][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][106],  ,  , LD10_mem_used[3]);


--LD11_mem[2][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][106]
--register power-up is low

LD11_mem[2][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L3, LD11_mem[3][106],  ,  , LD11_mem_used[3]);


--LD10_mem[0][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][15]
--register power-up is low

LD10_mem[0][15] = DFFEAS(QE3L24, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][15],  ,  , LD10_mem_used[1]);


--LD10_mem[0][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][47]
--register power-up is low

LD10_mem[0][47] = DFFEAS(QE3L56, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][47],  ,  , LD10_mem_used[1]);


--LD10_mem[0][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][23]
--register power-up is low

LD10_mem[0][23] = DFFEAS(QE3L32, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][23],  ,  , LD10_mem_used[1]);


--LD10_mem[0][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][55]
--register power-up is low

LD10_mem[0][55] = DFFEAS(QE3L64, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][55],  ,  , LD10_mem_used[1]);


--LD10_mem[0][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][31]
--register power-up is low

LD10_mem[0][31] = DFFEAS(QE3L40, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][31],  ,  , LD10_mem_used[1]);


--LD10_mem[0][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][63]
--register power-up is low

LD10_mem[0][63] = DFFEAS(QE3L72, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][63],  ,  , LD10_mem_used[1]);


--LD10_mem[1][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][7]
--register power-up is low

LD10_mem[1][7] = DFFEAS(QE3L16, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][7],  ,  , LD10_mem_used[2]);


--LD10_mem[1][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][39]
--register power-up is low

LD10_mem[1][39] = DFFEAS(QE3L48, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][39],  ,  , LD10_mem_used[2]);


--LD10_mem[0][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][14]
--register power-up is low

LD10_mem[0][14] = DFFEAS(QE3L23, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][14],  ,  , LD10_mem_used[1]);


--LD10_mem[0][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][46]
--register power-up is low

LD10_mem[0][46] = DFFEAS(QE3L55, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][46],  ,  , LD10_mem_used[1]);


--LD10_mem[0][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][30]
--register power-up is low

LD10_mem[0][30] = DFFEAS(QE3L39, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][30],  ,  , LD10_mem_used[1]);


--LD10_mem[0][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][62]
--register power-up is low

LD10_mem[0][62] = DFFEAS(QE3L71, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][62],  ,  , LD10_mem_used[1]);


--LD10_mem[0][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][22]
--register power-up is low

LD10_mem[0][22] = DFFEAS(QE3L31, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][22],  ,  , LD10_mem_used[1]);


--LD10_mem[0][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][54]
--register power-up is low

LD10_mem[0][54] = DFFEAS(QE3L63, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][54],  ,  , LD10_mem_used[1]);


--LD10_mem[1][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][6]
--register power-up is low

LD10_mem[1][6] = DFFEAS(QE3L15, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][6],  ,  , LD10_mem_used[2]);


--LD10_mem[1][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][38]
--register power-up is low

LD10_mem[1][38] = DFFEAS(QE3L47, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][38],  ,  , LD10_mem_used[2]);


--LD10_mem[0][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][13]
--register power-up is low

LD10_mem[0][13] = DFFEAS(QE3L22, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][13],  ,  , LD10_mem_used[1]);


--LD10_mem[0][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][45]
--register power-up is low

LD10_mem[0][45] = DFFEAS(QE3L54, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][45],  ,  , LD10_mem_used[1]);


--LD10_mem[0][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][29]
--register power-up is low

LD10_mem[0][29] = DFFEAS(QE3L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][29],  ,  , LD10_mem_used[1]);


--LD10_mem[0][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][61]
--register power-up is low

LD10_mem[0][61] = DFFEAS(QE3L70, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][61],  ,  , LD10_mem_used[1]);


--LD10_mem[0][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][21]
--register power-up is low

LD10_mem[0][21] = DFFEAS(QE3L30, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][21],  ,  , LD10_mem_used[1]);


--LD10_mem[0][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][53]
--register power-up is low

LD10_mem[0][53] = DFFEAS(QE3L62, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][53],  ,  , LD10_mem_used[1]);


--LD10_mem[1][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][5]
--register power-up is low

LD10_mem[1][5] = DFFEAS(QE3L14, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][5],  ,  , LD10_mem_used[2]);


--LD10_mem[1][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][37]
--register power-up is low

LD10_mem[1][37] = DFFEAS(QE3L46, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][37],  ,  , LD10_mem_used[2]);


--LD10_mem[0][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][12]
--register power-up is low

LD10_mem[0][12] = DFFEAS(QE3L21, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][12],  ,  , LD10_mem_used[1]);


--LD10_mem[0][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][44]
--register power-up is low

LD10_mem[0][44] = DFFEAS(QE3L53, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][44],  ,  , LD10_mem_used[1]);


--LD10_mem[0][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][28]
--register power-up is low

LD10_mem[0][28] = DFFEAS(QE3L37, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][28],  ,  , LD10_mem_used[1]);


--LD10_mem[0][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][60]
--register power-up is low

LD10_mem[0][60] = DFFEAS(QE3L69, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][60],  ,  , LD10_mem_used[1]);


--LD10_mem[0][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][20]
--register power-up is low

LD10_mem[0][20] = DFFEAS(QE3L29, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][20],  ,  , LD10_mem_used[1]);


--LD10_mem[0][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][52]
--register power-up is low

LD10_mem[0][52] = DFFEAS(QE3L61, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][52],  ,  , LD10_mem_used[1]);


--LD10_mem[1][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][4]
--register power-up is low

LD10_mem[1][4] = DFFEAS(QE3L13, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][4],  ,  , LD10_mem_used[2]);


--LD10_mem[1][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][36]
--register power-up is low

LD10_mem[1][36] = DFFEAS(QE3L45, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][36],  ,  , LD10_mem_used[2]);


--LD10_mem[0][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][11]
--register power-up is low

LD10_mem[0][11] = DFFEAS(QE3L20, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][11],  ,  , LD10_mem_used[1]);


--LD10_mem[0][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][43]
--register power-up is low

LD10_mem[0][43] = DFFEAS(QE3L52, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][43],  ,  , LD10_mem_used[1]);


--LD10_mem[0][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][27]
--register power-up is low

LD10_mem[0][27] = DFFEAS(QE3L36, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][27],  ,  , LD10_mem_used[1]);


--LD10_mem[0][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][59]
--register power-up is low

LD10_mem[0][59] = DFFEAS(QE3L68, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][59],  ,  , LD10_mem_used[1]);


--LD10_mem[0][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][19]
--register power-up is low

LD10_mem[0][19] = DFFEAS(QE3L28, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][19],  ,  , LD10_mem_used[1]);


--LD10_mem[0][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][51]
--register power-up is low

LD10_mem[0][51] = DFFEAS(QE3L60, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][51],  ,  , LD10_mem_used[1]);


--LD10_mem[1][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][3]
--register power-up is low

LD10_mem[1][3] = DFFEAS(QE3L12, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][3],  ,  , LD10_mem_used[2]);


--LD10_mem[1][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][35]
--register power-up is low

LD10_mem[1][35] = DFFEAS(QE3L44, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][35],  ,  , LD10_mem_used[2]);


--LD10_mem[0][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][10]
--register power-up is low

LD10_mem[0][10] = DFFEAS(QE3L19, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][10],  ,  , LD10_mem_used[1]);


--LD10_mem[0][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][42]
--register power-up is low

LD10_mem[0][42] = DFFEAS(QE3L51, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][42],  ,  , LD10_mem_used[1]);


--LD10_mem[0][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][26]
--register power-up is low

LD10_mem[0][26] = DFFEAS(QE3L35, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][26],  ,  , LD10_mem_used[1]);


--LD10_mem[0][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][58]
--register power-up is low

LD10_mem[0][58] = DFFEAS(QE3L67, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][58],  ,  , LD10_mem_used[1]);


--LD10_mem[0][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][18]
--register power-up is low

LD10_mem[0][18] = DFFEAS(QE3L27, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][18],  ,  , LD10_mem_used[1]);


--LD10_mem[0][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][50]
--register power-up is low

LD10_mem[0][50] = DFFEAS(QE3L59, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][50],  ,  , LD10_mem_used[1]);


--LD10_mem[1][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][2]
--register power-up is low

LD10_mem[1][2] = DFFEAS(QE3L11, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][2],  ,  , LD10_mem_used[2]);


--LD10_mem[1][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][34]
--register power-up is low

LD10_mem[1][34] = DFFEAS(QE3L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][34],  ,  , LD10_mem_used[2]);


--LD10_mem[0][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][9]
--register power-up is low

LD10_mem[0][9] = DFFEAS(QE3L18, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][9],  ,  , LD10_mem_used[1]);


--LD10_mem[0][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][41]
--register power-up is low

LD10_mem[0][41] = DFFEAS(QE3L50, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][41],  ,  , LD10_mem_used[1]);


--LD10_mem[0][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][25]
--register power-up is low

LD10_mem[0][25] = DFFEAS(QE3L34, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][25],  ,  , LD10_mem_used[1]);


--LD10_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][57]
--register power-up is low

LD10_mem[0][57] = DFFEAS(QE3L66, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][57],  ,  , LD10_mem_used[1]);


--LD10_mem[0][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][17]
--register power-up is low

LD10_mem[0][17] = DFFEAS(QE3L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][17],  ,  , LD10_mem_used[1]);


--LD10_mem[0][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][49]
--register power-up is low

LD10_mem[0][49] = DFFEAS(QE3L58, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][49],  ,  , LD10_mem_used[1]);


--LD10_mem[1][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][1]
--register power-up is low

LD10_mem[1][1] = DFFEAS(QE3L10, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][1],  ,  , LD10_mem_used[2]);


--LD10_mem[1][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][33]
--register power-up is low

LD10_mem[1][33] = DFFEAS(QE3L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][33],  ,  , LD10_mem_used[2]);


--ZE4L90 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~13
ZE4L90_adder_eqn = ( ZE4L106 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[2])) # (ME2_sop_enable & ((ZE4_address_burst[2]))) ) + ( ZE4L95 );
ZE4L90 = SUM(ZE4L90_adder_eqn);

--ZE4L91 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~14
ZE4L91_adder_eqn = ( ZE4L106 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[2])) # (ME2_sop_enable & ((ZE4_address_burst[2]))) ) + ( ZE4L95 );
ZE4L91 = CARRY(ZE4L91_adder_eqn);


--ZE4L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~65
ZE4L66_adder_eqn = ( ZE4L106 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[2])) # (ME2_sop_enable & ((ZE4_address_burst[2]))) ) + ( ZE4L71 );
ZE4L66 = SUM(ZE4L66_adder_eqn);

--ZE4L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~66
ZE4L67_adder_eqn = ( ZE4L106 ) + ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[2])) # (ME2_sop_enable & ((ZE4_address_burst[2]))) ) + ( ZE4L71 );
ZE4L67 = CARRY(ZE4L67_adder_eqn);


--BF4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1
BF4L2_adder_eqn = ( BF4_int_nxt_addr_reg_dly[3] ) + ( BF4_int_byte_cnt_narrow_reg[3] ) + ( BF4L7 );
BF4L2 = SUM(BF4L2_adder_eqn);


--BF4L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5
BF4L6_adder_eqn = ( BF4_int_nxt_addr_reg_dly[2] ) + ( BF4_int_byte_cnt_narrow_reg[2] ) + ( BF4L11 );
BF4L6 = SUM(BF4L6_adder_eqn);

--BF4L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6
BF4L7_adder_eqn = ( BF4_int_nxt_addr_reg_dly[2] ) + ( BF4_int_byte_cnt_narrow_reg[2] ) + ( BF4L11 );
BF4L7 = CARRY(BF4L7_adder_eqn);


--BF2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5
BF2L6_adder_eqn = ( BF2_int_nxt_addr_reg_dly[1] ) + ( BF2_int_byte_cnt_narrow_reg[1] ) + ( BF2L11 );
BF2L6 = SUM(BF2L6_adder_eqn);

--BF2L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6
BF2L7_adder_eqn = ( BF2_int_nxt_addr_reg_dly[1] ) + ( BF2_int_byte_cnt_narrow_reg[1] ) + ( BF2L11 );
BF2L7 = CARRY(BF2L7_adder_eqn);


--BF3L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9
BF3L10_adder_eqn = ( BF3_int_nxt_addr_reg_dly[1] ) + ( BF3_int_byte_cnt_narrow_reg[1] ) + ( BF3L15 );
BF3L10 = SUM(BF3L10_adder_eqn);

--BF3L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10
BF3L11_adder_eqn = ( BF3_int_nxt_addr_reg_dly[1] ) + ( BF3_int_byte_cnt_narrow_reg[1] ) + ( BF3L15 );
BF3L11 = CARRY(BF3L11_adder_eqn);


--ME2L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~9
ME2L18_adder_eqn = ( ZE4L107 ) + ( VCC ) + ( ME2L23 );
ME2L18 = SUM(ME2L18_adder_eqn);

--ME2L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~10
ME2L19_adder_eqn = ( ZE4L107 ) + ( VCC ) + ( ME2L23 );
ME2L19 = CARRY(ME2L19_adder_eqn);


--ME2L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~9
ME2L34_adder_eqn = ( ME2L48 ) + ( VCC ) + ( ME2L39 );
ME2L34 = SUM(ME2L34_adder_eqn);

--ME2L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~10
ME2L35_adder_eqn = ( ME2L48 ) + ( VCC ) + ( ME2L39 );
ME2L35 = CARRY(ME2L35_adder_eqn);


--QE2L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~5
QE2L6_adder_eqn = ( QE2L60 ) + ( (!QE2L20 & (!QE2L21 & (QE2L22 & !QE2L24))) ) + ( QE2L11 );
QE2L6 = SUM(QE2L6_adder_eqn);

--QE2L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~6
QE2L7_adder_eqn = ( QE2L60 ) + ( (!QE2L20 & (!QE2L21 & (QE2L22 & !QE2L24))) ) + ( QE2L11 );
QE2L7 = CARRY(QE2L7_adder_eqn);


--ZE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~5
ZE1L6_adder_eqn = ( ME1L41 ) + ( (!ME1_sop_enable & ((ZE1_aligned_address_bits[1]))) # (ME1_sop_enable & (ZE1_address_burst[1])) ) + ( ZE1L11 );
ZE1L6 = SUM(ZE1L6_adder_eqn);

--ZE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~6
ZE1L7_adder_eqn = ( ME1L41 ) + ( (!ME1_sop_enable & ((ZE1_aligned_address_bits[1]))) # (ME1_sop_enable & (ZE1_address_burst[1])) ) + ( ZE1L11 );
ZE1L7 = CARRY(ZE1L7_adder_eqn);


--ZE1L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~5
ZE1L18_adder_eqn = ( ME1L41 ) + ( (!ME1_sop_enable & ((MC1_h2f_AWADDR[1]))) # (ME1_sop_enable & (ZE1_address_burst[1])) ) + ( ZE1L23 );
ZE1L18 = SUM(ZE1L18_adder_eqn);

--ZE1L19 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~6
ZE1L19_adder_eqn = ( ME1L41 ) + ( (!ME1_sop_enable & ((MC1_h2f_AWADDR[1]))) # (ME1_sop_enable & (ZE1_address_burst[1])) ) + ( ZE1L23 );
ZE1L19 = CARRY(ZE1L19_adder_eqn);


--AF1L17 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~9
AF1L17_adder_eqn = ( AF1L22 ) + ( (!NE1L2 & (((AF1_burst_uncompress_address_offset[0])))) # (NE1L2 & ((!AF1_burst_uncompress_busy & (LD2_mem[0][36])) # (AF1_burst_uncompress_busy & ((AF1_burst_uncompress_address_offset[0]))))) ) + ( !VCC );
AF1L17 = SUM(AF1L17_adder_eqn);

--AF1L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~10
AF1L18_adder_eqn = ( AF1L22 ) + ( (!NE1L2 & (((AF1_burst_uncompress_address_offset[0])))) # (NE1L2 & ((!AF1_burst_uncompress_busy & (LD2_mem[0][36])) # (AF1_burst_uncompress_busy & ((AF1_burst_uncompress_address_offset[0]))))) ) + ( !VCC );
AF1L18 = CARRY(AF1L18_adder_eqn);


--BF1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5
BF1L6_adder_eqn = ( BF1_int_nxt_addr_reg_dly[1] ) + ( BF1_int_byte_cnt_narrow_reg[1] ) + ( BF1L11 );
BF1L6 = SUM(BF1L6_adder_eqn);

--BF1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6
BF1L7_adder_eqn = ( BF1_int_nxt_addr_reg_dly[1] ) + ( BF1_int_byte_cnt_narrow_reg[1] ) + ( BF1L11 );
BF1L7 = CARRY(BF1L7_adder_eqn);


--ME1L15 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~5
ME1L15_adder_eqn = ( ME1L41 ) + ( VCC ) + ( ME1L20 );
ME1L15 = SUM(ME1L15_adder_eqn);

--ME1L16 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~6
ME1L16_adder_eqn = ( ME1L41 ) + ( VCC ) + ( ME1L20 );
ME1L16 = CARRY(ME1L16_adder_eqn);


--ME1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~5
ME1L27_adder_eqn = ( ME1L44 ) + ( VCC ) + ( ME1L32 );
ME1L27 = SUM(ME1L27_adder_eqn);

--ME1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~6
ME1L28_adder_eqn = ( ME1L44 ) + ( VCC ) + ( ME1L32 );
ME1L28 = CARRY(ME1L28_adder_eqn);


--line_buffer[2][2][0] is line_buffer[2][2][0]
--register power-up is low

line_buffer[2][2][0] = DFFEAS(HC1_data_out[0], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][2][1] is line_buffer[2][2][1]
--register power-up is low

line_buffer[2][2][1] = DFFEAS(HC1_data_out[1], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][2][2] is line_buffer[2][2][2]
--register power-up is low

line_buffer[2][2][2] = DFFEAS(HC1_data_out[2], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][2][3] is line_buffer[2][2][3]
--register power-up is low

line_buffer[2][2][3] = DFFEAS(HC1_data_out[3], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][2][4] is line_buffer[2][2][4]
--register power-up is low

line_buffer[2][2][4] = DFFEAS(HC1_data_out[4], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][2][5] is line_buffer[2][2][5]
--register power-up is low

line_buffer[2][2][5] = DFFEAS(HC1_data_out[5], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][2][6] is line_buffer[2][2][6]
--register power-up is low

line_buffer[2][2][6] = DFFEAS(HC1_data_out[6], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][2][7] is line_buffer[2][2][7]
--register power-up is low

line_buffer[2][2][7] = DFFEAS(HC1_data_out[7], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][0] is line_buffer[2][1][0]
--register power-up is low

line_buffer[2][1][0] = DFFEAS(line_buffer[2][2][0], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][1] is line_buffer[2][1][1]
--register power-up is low

line_buffer[2][1][1] = DFFEAS(line_buffer[2][2][1], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][2] is line_buffer[2][1][2]
--register power-up is low

line_buffer[2][1][2] = DFFEAS(line_buffer[2][2][2], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][3] is line_buffer[2][1][3]
--register power-up is low

line_buffer[2][1][3] = DFFEAS(line_buffer[2][2][3], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][4] is line_buffer[2][1][4]
--register power-up is low

line_buffer[2][1][4] = DFFEAS(line_buffer[2][2][4], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][5] is line_buffer[2][1][5]
--register power-up is low

line_buffer[2][1][5] = DFFEAS(line_buffer[2][2][5], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][6] is line_buffer[2][1][6]
--register power-up is low

line_buffer[2][1][6] = DFFEAS(line_buffer[2][2][6], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][1][7] is line_buffer[2][1][7]
--register power-up is low

line_buffer[2][1][7] = DFFEAS(line_buffer[2][2][7], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L4222 is Mult10~mac
A1L4222 = EQUATION NOT SUPPORTED;

--A1L4207 is Mult10~325
A1L4207 = EQUATION NOT SUPPORTED;

--A1L4208 is Mult10~326
A1L4208 = EQUATION NOT SUPPORTED;

--A1L4209 is Mult10~327
A1L4209 = EQUATION NOT SUPPORTED;

--A1L4210 is Mult10~328
A1L4210 = EQUATION NOT SUPPORTED;

--A1L4211 is Mult10~329
A1L4211 = EQUATION NOT SUPPORTED;

--A1L4212 is Mult10~330
A1L4212 = EQUATION NOT SUPPORTED;

--A1L4213 is Mult10~331
A1L4213 = EQUATION NOT SUPPORTED;

--A1L4214 is Mult10~332
A1L4214 = EQUATION NOT SUPPORTED;

--A1L4215 is Mult10~333
A1L4215 = EQUATION NOT SUPPORTED;

--A1L4216 is Mult10~334
A1L4216 = EQUATION NOT SUPPORTED;

--A1L4217 is Mult10~335
A1L4217 = EQUATION NOT SUPPORTED;

--A1L4218 is Mult10~336
A1L4218 = EQUATION NOT SUPPORTED;

--A1L4219 is Mult10~337
A1L4219 = EQUATION NOT SUPPORTED;

--A1L4220 is Mult10~338
A1L4220 = EQUATION NOT SUPPORTED;

--A1L4221 is Mult10~339
A1L4221 = EQUATION NOT SUPPORTED;


--A1L171 is Add14~42
A1L171_adder_eqn = ( A1L5265 ) + ( A1L4901 ) + ( A1L175 );
A1L171 = CARRY(A1L171_adder_eqn);


--A1L5245 is Mult13~mac
A1L5245 = EQUATION NOT SUPPORTED;

--A1L5230 is Mult13~325
A1L5230 = EQUATION NOT SUPPORTED;

--A1L5231 is Mult13~326
A1L5231 = EQUATION NOT SUPPORTED;

--A1L5232 is Mult13~327
A1L5232 = EQUATION NOT SUPPORTED;

--A1L5233 is Mult13~328
A1L5233 = EQUATION NOT SUPPORTED;

--A1L5234 is Mult13~329
A1L5234 = EQUATION NOT SUPPORTED;

--A1L5235 is Mult13~330
A1L5235 = EQUATION NOT SUPPORTED;

--A1L5236 is Mult13~331
A1L5236 = EQUATION NOT SUPPORTED;

--A1L5237 is Mult13~332
A1L5237 = EQUATION NOT SUPPORTED;

--A1L5238 is Mult13~333
A1L5238 = EQUATION NOT SUPPORTED;

--A1L5239 is Mult13~334
A1L5239 = EQUATION NOT SUPPORTED;

--A1L5240 is Mult13~335
A1L5240 = EQUATION NOT SUPPORTED;

--A1L5241 is Mult13~336
A1L5241 = EQUATION NOT SUPPORTED;

--A1L5242 is Mult13~337
A1L5242 = EQUATION NOT SUPPORTED;

--A1L5243 is Mult13~338
A1L5243 = EQUATION NOT SUPPORTED;

--A1L5244 is Mult13~339
A1L5244 = EQUATION NOT SUPPORTED;


--A1L231 is Add15~38
A1L231_adder_eqn = ( A1L5265 ) + ( A1L5243 ) + ( A1L235 );
A1L231 = CARRY(A1L231_adder_eqn);


--XD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~1
XD1L2_adder_eqn = ( XD1_bypass_bit_counter[6] ) + ( VCC ) + ( XD1L11 );
XD1L2 = SUM(XD1L2_adder_eqn);

--XD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~2
XD1L3_adder_eqn = ( XD1_bypass_bit_counter[6] ) + ( VCC ) + ( XD1L11 );
XD1L3 = CARRY(XD1L3_adder_eqn);


--XD1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~5
XD1L6_adder_eqn = ( XD1_bypass_bit_counter[4] ) + ( VCC ) + ( XD1L27 );
XD1L6 = SUM(XD1L6_adder_eqn);

--XD1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~6
XD1L7_adder_eqn = ( XD1_bypass_bit_counter[4] ) + ( VCC ) + ( XD1L27 );
XD1L7 = CARRY(XD1L7_adder_eqn);


--XD1L10 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~9
XD1L10_adder_eqn = ( XD1_bypass_bit_counter[5] ) + ( VCC ) + ( XD1L7 );
XD1L10 = SUM(XD1L10_adder_eqn);

--XD1L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~10
XD1L11_adder_eqn = ( XD1_bypass_bit_counter[5] ) + ( VCC ) + ( XD1L7 );
XD1L11 = CARRY(XD1L11_adder_eqn);


--XD1L14 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~13
XD1L14_adder_eqn = ( XD1_bypass_bit_counter[2] ) + ( VCC ) + ( XD1L31 );
XD1L14 = SUM(XD1L14_adder_eqn);

--XD1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~14
XD1L15_adder_eqn = ( XD1_bypass_bit_counter[2] ) + ( VCC ) + ( XD1L31 );
XD1L15 = CARRY(XD1L15_adder_eqn);


--XD1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~17
XD1L18_adder_eqn = ( XD1_bypass_bit_counter[7] ) + ( VCC ) + ( XD1L3 );
XD1L18 = SUM(XD1L18_adder_eqn);


--XD1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~21
XD1L22_adder_eqn = ( XD1_bypass_bit_counter[0] ) + ( VCC ) + ( !VCC );
XD1L22 = SUM(XD1L22_adder_eqn);

--XD1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~22
XD1L23_adder_eqn = ( XD1_bypass_bit_counter[0] ) + ( VCC ) + ( !VCC );
XD1L23 = CARRY(XD1L23_adder_eqn);


--XD1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~25
XD1L26_adder_eqn = ( XD1_bypass_bit_counter[3] ) + ( VCC ) + ( XD1L15 );
XD1L26 = SUM(XD1L26_adder_eqn);

--XD1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~26
XD1L27_adder_eqn = ( XD1_bypass_bit_counter[3] ) + ( VCC ) + ( XD1L15 );
XD1L27 = CARRY(XD1L27_adder_eqn);


--XD1L30 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~29
XD1L30_adder_eqn = ( XD1_bypass_bit_counter[1] ) + ( VCC ) + ( XD1L23 );
XD1L30 = SUM(XD1L30_adder_eqn);

--XD1L31 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~30
XD1L31_adder_eqn = ( XD1_bypass_bit_counter[1] ) + ( VCC ) + ( XD1L23 );
XD1L31 = CARRY(XD1L31_adder_eqn);


--LD10_mem[3][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][69]
--register power-up is low

LD10_mem[3][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][69],  ,  , LD10_mem_used[4]);


--LD10_mem[3][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][65]
--register power-up is low

LD10_mem[3][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][65],  ,  , LD10_mem_used[4]);


--LD10_mem[3][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][70]
--register power-up is low

LD10_mem[3][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][70],  ,  , LD10_mem_used[4]);


--LD10_mem[3][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][66]
--register power-up is low

LD10_mem[3][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][66],  ,  , LD10_mem_used[4]);


--LD10_mem[3][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][71]
--register power-up is low

LD10_mem[3][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][71],  ,  , LD10_mem_used[4]);


--LD10_mem[3][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][67]
--register power-up is low

LD10_mem[3][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][67],  ,  , LD10_mem_used[4]);


--LD10_mem[3][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][68]
--register power-up is low

LD10_mem[3][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][68],  ,  , LD10_mem_used[4]);


--LD10_mem[3][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][64]
--register power-up is low

LD10_mem[3][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][64],  ,  , LD10_mem_used[4]);


--LD11_mem[3][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][68]
--register power-up is low

LD11_mem[3][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][68],  ,  , LD11_mem_used[4]);


--LD11_mem[3][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][64]
--register power-up is low

LD11_mem[3][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][64],  ,  , LD11_mem_used[4]);


--LD11_mem[3][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][69]
--register power-up is low

LD11_mem[3][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][69],  ,  , LD11_mem_used[4]);


--LD11_mem[3][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][65]
--register power-up is low

LD11_mem[3][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][65],  ,  , LD11_mem_used[4]);


--LD11_mem[3][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][66]
--register power-up is low

LD11_mem[3][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][66],  ,  , LD11_mem_used[4]);


--LD11_mem[3][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][71]
--register power-up is low

LD11_mem[3][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][71],  ,  , LD11_mem_used[4]);


--LD11_mem[3][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][67]
--register power-up is low

LD11_mem[3][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][67],  ,  , LD11_mem_used[4]);


--LD11_mem[3][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][70]
--register power-up is low

LD11_mem[3][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][70],  ,  , LD11_mem_used[4]);


--LD10_mem[3][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][106]
--register power-up is low

LD10_mem[3][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][106],  ,  , LD10_mem_used[4]);


--LD11_mem[3][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][106]
--register power-up is low

LD11_mem[3][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L4, LD11_mem[4][106],  ,  , LD11_mem_used[4]);


--LD10_mem[1][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][15]
--register power-up is low

LD10_mem[1][15] = DFFEAS(QE3L24, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][15],  ,  , LD10_mem_used[2]);


--LD10_mem[1][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][47]
--register power-up is low

LD10_mem[1][47] = DFFEAS(QE3L56, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][47],  ,  , LD10_mem_used[2]);


--LD10_mem[1][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][23]
--register power-up is low

LD10_mem[1][23] = DFFEAS(QE3L32, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][23],  ,  , LD10_mem_used[2]);


--LD10_mem[1][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][55]
--register power-up is low

LD10_mem[1][55] = DFFEAS(QE3L64, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][55],  ,  , LD10_mem_used[2]);


--LD10_mem[1][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][31]
--register power-up is low

LD10_mem[1][31] = DFFEAS(QE3L40, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][31],  ,  , LD10_mem_used[2]);


--LD10_mem[1][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][63]
--register power-up is low

LD10_mem[1][63] = DFFEAS(QE3L72, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][63],  ,  , LD10_mem_used[2]);


--LD10_mem[2][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][7]
--register power-up is low

LD10_mem[2][7] = DFFEAS(QE3L16, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][7],  ,  , LD10_mem_used[3]);


--LD10_mem[2][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][39]
--register power-up is low

LD10_mem[2][39] = DFFEAS(QE3L48, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][39],  ,  , LD10_mem_used[3]);


--LD10_mem[1][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][14]
--register power-up is low

LD10_mem[1][14] = DFFEAS(QE3L23, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][14],  ,  , LD10_mem_used[2]);


--LD10_mem[1][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][46]
--register power-up is low

LD10_mem[1][46] = DFFEAS(QE3L55, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][46],  ,  , LD10_mem_used[2]);


--LD10_mem[1][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][30]
--register power-up is low

LD10_mem[1][30] = DFFEAS(QE3L39, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][30],  ,  , LD10_mem_used[2]);


--LD10_mem[1][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][62]
--register power-up is low

LD10_mem[1][62] = DFFEAS(QE3L71, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][62],  ,  , LD10_mem_used[2]);


--LD10_mem[1][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][22]
--register power-up is low

LD10_mem[1][22] = DFFEAS(QE3L31, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][22],  ,  , LD10_mem_used[2]);


--LD10_mem[1][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][54]
--register power-up is low

LD10_mem[1][54] = DFFEAS(QE3L63, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][54],  ,  , LD10_mem_used[2]);


--LD10_mem[2][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][6]
--register power-up is low

LD10_mem[2][6] = DFFEAS(QE3L15, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][6],  ,  , LD10_mem_used[3]);


--LD10_mem[2][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][38]
--register power-up is low

LD10_mem[2][38] = DFFEAS(QE3L47, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][38],  ,  , LD10_mem_used[3]);


--LD10_mem[1][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][13]
--register power-up is low

LD10_mem[1][13] = DFFEAS(QE3L22, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][13],  ,  , LD10_mem_used[2]);


--LD10_mem[1][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][45]
--register power-up is low

LD10_mem[1][45] = DFFEAS(QE3L54, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][45],  ,  , LD10_mem_used[2]);


--LD10_mem[1][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][29]
--register power-up is low

LD10_mem[1][29] = DFFEAS(QE3L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][29],  ,  , LD10_mem_used[2]);


--LD10_mem[1][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][61]
--register power-up is low

LD10_mem[1][61] = DFFEAS(QE3L70, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][61],  ,  , LD10_mem_used[2]);


--LD10_mem[1][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][21]
--register power-up is low

LD10_mem[1][21] = DFFEAS(QE3L30, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][21],  ,  , LD10_mem_used[2]);


--LD10_mem[1][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][53]
--register power-up is low

LD10_mem[1][53] = DFFEAS(QE3L62, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][53],  ,  , LD10_mem_used[2]);


--LD10_mem[2][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][5]
--register power-up is low

LD10_mem[2][5] = DFFEAS(QE3L14, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][5],  ,  , LD10_mem_used[3]);


--LD10_mem[2][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][37]
--register power-up is low

LD10_mem[2][37] = DFFEAS(QE3L46, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][37],  ,  , LD10_mem_used[3]);


--LD10_mem[1][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][12]
--register power-up is low

LD10_mem[1][12] = DFFEAS(QE3L21, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][12],  ,  , LD10_mem_used[2]);


--LD10_mem[1][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][44]
--register power-up is low

LD10_mem[1][44] = DFFEAS(QE3L53, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][44],  ,  , LD10_mem_used[2]);


--LD10_mem[1][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][28]
--register power-up is low

LD10_mem[1][28] = DFFEAS(QE3L37, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][28],  ,  , LD10_mem_used[2]);


--LD10_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][60]
--register power-up is low

LD10_mem[1][60] = DFFEAS(QE3L69, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][60],  ,  , LD10_mem_used[2]);


--LD10_mem[1][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][20]
--register power-up is low

LD10_mem[1][20] = DFFEAS(QE3L29, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][20],  ,  , LD10_mem_used[2]);


--LD10_mem[1][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][52]
--register power-up is low

LD10_mem[1][52] = DFFEAS(QE3L61, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][52],  ,  , LD10_mem_used[2]);


--LD10_mem[2][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][4]
--register power-up is low

LD10_mem[2][4] = DFFEAS(QE3L13, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][4],  ,  , LD10_mem_used[3]);


--LD10_mem[2][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][36]
--register power-up is low

LD10_mem[2][36] = DFFEAS(QE3L45, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][36],  ,  , LD10_mem_used[3]);


--LD10_mem[1][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][11]
--register power-up is low

LD10_mem[1][11] = DFFEAS(QE3L20, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][11],  ,  , LD10_mem_used[2]);


--LD10_mem[1][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][43]
--register power-up is low

LD10_mem[1][43] = DFFEAS(QE3L52, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][43],  ,  , LD10_mem_used[2]);


--LD10_mem[1][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][27]
--register power-up is low

LD10_mem[1][27] = DFFEAS(QE3L36, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][27],  ,  , LD10_mem_used[2]);


--LD10_mem[1][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][59]
--register power-up is low

LD10_mem[1][59] = DFFEAS(QE3L68, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][59],  ,  , LD10_mem_used[2]);


--LD10_mem[1][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][19]
--register power-up is low

LD10_mem[1][19] = DFFEAS(QE3L28, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][19],  ,  , LD10_mem_used[2]);


--LD10_mem[1][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][51]
--register power-up is low

LD10_mem[1][51] = DFFEAS(QE3L60, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][51],  ,  , LD10_mem_used[2]);


--LD10_mem[2][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][3]
--register power-up is low

LD10_mem[2][3] = DFFEAS(QE3L12, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][3],  ,  , LD10_mem_used[3]);


--LD10_mem[2][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][35]
--register power-up is low

LD10_mem[2][35] = DFFEAS(QE3L44, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][35],  ,  , LD10_mem_used[3]);


--LD10_mem[1][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][10]
--register power-up is low

LD10_mem[1][10] = DFFEAS(QE3L19, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][10],  ,  , LD10_mem_used[2]);


--LD10_mem[1][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][42]
--register power-up is low

LD10_mem[1][42] = DFFEAS(QE3L51, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][42],  ,  , LD10_mem_used[2]);


--LD10_mem[1][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][26]
--register power-up is low

LD10_mem[1][26] = DFFEAS(QE3L35, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][26],  ,  , LD10_mem_used[2]);


--LD10_mem[1][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][58]
--register power-up is low

LD10_mem[1][58] = DFFEAS(QE3L67, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][58],  ,  , LD10_mem_used[2]);


--LD10_mem[1][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][18]
--register power-up is low

LD10_mem[1][18] = DFFEAS(QE3L27, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][18],  ,  , LD10_mem_used[2]);


--LD10_mem[1][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][50]
--register power-up is low

LD10_mem[1][50] = DFFEAS(QE3L59, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][50],  ,  , LD10_mem_used[2]);


--LD10_mem[2][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][2]
--register power-up is low

LD10_mem[2][2] = DFFEAS(QE3L11, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][2],  ,  , LD10_mem_used[3]);


--LD10_mem[2][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][34]
--register power-up is low

LD10_mem[2][34] = DFFEAS(QE3L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][34],  ,  , LD10_mem_used[3]);


--LD10_mem[1][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][9]
--register power-up is low

LD10_mem[1][9] = DFFEAS(QE3L18, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][9],  ,  , LD10_mem_used[2]);


--LD10_mem[1][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][41]
--register power-up is low

LD10_mem[1][41] = DFFEAS(QE3L50, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][41],  ,  , LD10_mem_used[2]);


--LD10_mem[1][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][25]
--register power-up is low

LD10_mem[1][25] = DFFEAS(QE3L34, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][25],  ,  , LD10_mem_used[2]);


--LD10_mem[1][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][57]
--register power-up is low

LD10_mem[1][57] = DFFEAS(QE3L66, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][57],  ,  , LD10_mem_used[2]);


--LD10_mem[1][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][17]
--register power-up is low

LD10_mem[1][17] = DFFEAS(QE3L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][17],  ,  , LD10_mem_used[2]);


--LD10_mem[1][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][49]
--register power-up is low

LD10_mem[1][49] = DFFEAS(QE3L58, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][49],  ,  , LD10_mem_used[2]);


--LD10_mem[2][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][1]
--register power-up is low

LD10_mem[2][1] = DFFEAS(QE3L10, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][1],  ,  , LD10_mem_used[3]);


--LD10_mem[2][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][33]
--register power-up is low

LD10_mem[2][33] = DFFEAS(QE3L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][33],  ,  , LD10_mem_used[3]);


--ZE4L94 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~17
ZE4L94_adder_eqn = ( ZE4L107 ) + ( (!ME2_sop_enable & ((MC1_h2f_lw_AWADDR[1]))) # (ME2_sop_enable & (ZE4_address_burst[1])) ) + ( ZE4L99 );
ZE4L94 = SUM(ZE4L94_adder_eqn);

--ZE4L95 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~18
ZE4L95_adder_eqn = ( ZE4L107 ) + ( (!ME2_sop_enable & ((MC1_h2f_lw_AWADDR[1]))) # (ME2_sop_enable & (ZE4_address_burst[1])) ) + ( ZE4L99 );
ZE4L95 = CARRY(ZE4L95_adder_eqn);


--ZE4L70 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~69
ZE4L70_adder_eqn = ( ZE4L107 ) + ( (!ME2_sop_enable & ((ZE4_aligned_address_bits[1]))) # (ME2_sop_enable & (ZE4_address_burst[1])) ) + ( ZE4L75 );
ZE4L70 = SUM(ZE4L70_adder_eqn);

--ZE4L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~70
ZE4L71_adder_eqn = ( ZE4L107 ) + ( (!ME2_sop_enable & ((ZE4_aligned_address_bits[1]))) # (ME2_sop_enable & (ZE4_address_burst[1])) ) + ( ZE4L75 );
ZE4L71 = CARRY(ZE4L71_adder_eqn);


--BF4L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9
BF4L10_adder_eqn = ( BF4_int_nxt_addr_reg_dly[1] ) + ( BF4_int_byte_cnt_narrow_reg[1] ) + ( BF4L15 );
BF4L10 = SUM(BF4L10_adder_eqn);

--BF4L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10
BF4L11_adder_eqn = ( BF4_int_nxt_addr_reg_dly[1] ) + ( BF4_int_byte_cnt_narrow_reg[1] ) + ( BF4L15 );
BF4L11 = CARRY(BF4L11_adder_eqn);


--BF2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9
BF2L10_adder_eqn = ( BF2_int_nxt_addr_reg_dly[0] ) + ( BF2_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF2L10 = SUM(BF2L10_adder_eqn);

--BF2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10
BF2L11_adder_eqn = ( BF2_int_nxt_addr_reg_dly[0] ) + ( BF2_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF2L11 = CARRY(BF2L11_adder_eqn);


--BF3L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13
BF3L14_adder_eqn = ( BF3_int_nxt_addr_reg_dly[0] ) + ( BF3_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF3L14 = SUM(BF3L14_adder_eqn);

--BF3L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14
BF3L15_adder_eqn = ( BF3_int_nxt_addr_reg_dly[0] ) + ( BF3_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF3L15 = CARRY(BF3L15_adder_eqn);


--ME2L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~13
ME2L22_adder_eqn = ( ZE4L108 ) + ( VCC ) + ( !VCC );
ME2L22 = SUM(ME2L22_adder_eqn);

--ME2L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~14
ME2L23_adder_eqn = ( ZE4L108 ) + ( VCC ) + ( !VCC );
ME2L23 = CARRY(ME2L23_adder_eqn);


--ME2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~13
ME2L38_adder_eqn = ( ME2L49 ) + ( VCC ) + ( !VCC );
ME2L38 = SUM(ME2L38_adder_eqn);

--ME2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~14
ME2L39_adder_eqn = ( ME2L49 ) + ( VCC ) + ( !VCC );
ME2L39 = CARRY(ME2L39_adder_eqn);


--QE2L10 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~9
QE2L10_adder_eqn = ( QE2L58 ) + ( (!QE2L20 & (!QE2L21 & (QE2L23 & !QE2L24))) ) + ( !VCC );
QE2L10 = SUM(QE2L10_adder_eqn);

--QE2L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~10
QE2L11_adder_eqn = ( QE2L58 ) + ( (!QE2L20 & (!QE2L21 & (QE2L23 & !QE2L24))) ) + ( !VCC );
QE2L11 = CARRY(QE2L11_adder_eqn);


--ZE1L10 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~9
ZE1L10_adder_eqn = ( ME1L42 ) + ( (!ME1_sop_enable & (((MC1_h2f_AWADDR[0] & ME1L42)))) # (ME1_sop_enable & (ZE1_address_burst[0])) ) + ( !VCC );
ZE1L10 = SUM(ZE1L10_adder_eqn);

--ZE1L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~10
ZE1L11_adder_eqn = ( ME1L42 ) + ( (!ME1_sop_enable & (((MC1_h2f_AWADDR[0] & ME1L42)))) # (ME1_sop_enable & (ZE1_address_burst[0])) ) + ( !VCC );
ZE1L11 = CARRY(ZE1L11_adder_eqn);


--ZE1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~9
ZE1L22_adder_eqn = ( ME1L42 ) + ( (!ME1_sop_enable & ((MC1_h2f_AWADDR[0]))) # (ME1_sop_enable & (ZE1_address_burst[0])) ) + ( !VCC );
ZE1L22 = SUM(ZE1L22_adder_eqn);

--ZE1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~10
ZE1L23_adder_eqn = ( ME1L42 ) + ( (!ME1_sop_enable & ((MC1_h2f_AWADDR[0]))) # (ME1_sop_enable & (ZE1_address_burst[0])) ) + ( !VCC );
ZE1L23 = CARRY(ZE1L23_adder_eqn);


--BF1_out_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]
--register power-up is low

BF1_out_addr_reg[1] = DFFEAS(BF1_int_nxt_addr_with_offset[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L60,  ,  , BF1_new_burst_reg);


--BF1_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]
--register power-up is low

BF1_int_nxt_addr_reg_dly[1] = DFFEAS(BF1_int_nxt_addr_with_offset[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, ZE2_out_data[1],  ,  , BF1_new_burst_reg);


--BF1L10 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9
BF1L10_adder_eqn = ( BF1_int_nxt_addr_reg_dly[0] ) + ( BF1_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF1L10 = SUM(BF1L10_adder_eqn);

--BF1L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10
BF1L11_adder_eqn = ( BF1_int_nxt_addr_reg_dly[0] ) + ( BF1_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF1L11 = CARRY(BF1L11_adder_eqn);


--ME1L19 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~9
ME1L19_adder_eqn = ( ME1L42 ) + ( VCC ) + ( !VCC );
ME1L19 = SUM(ME1L19_adder_eqn);

--ME1L20 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~10
ME1L20_adder_eqn = ( ME1L42 ) + ( VCC ) + ( !VCC );
ME1L20 = CARRY(ME1L20_adder_eqn);


--ME1L31 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~9
ME1L31_adder_eqn = ( ME1L45 ) + ( VCC ) + ( !VCC );
ME1L31 = SUM(ME1L31_adder_eqn);

--ME1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~10
ME1L32_adder_eqn = ( ME1L45 ) + ( VCC ) + ( !VCC );
ME1L32 = CARRY(ME1L32_adder_eqn);


--line_buffer[2][0][0] is line_buffer[2][0][0]
--register power-up is low

line_buffer[2][0][0] = DFFEAS(line_buffer[2][1][0], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][0][1] is line_buffer[2][0][1]
--register power-up is low

line_buffer[2][0][1] = DFFEAS(line_buffer[2][1][1], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][0][2] is line_buffer[2][0][2]
--register power-up is low

line_buffer[2][0][2] = DFFEAS(line_buffer[2][1][2], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][0][3] is line_buffer[2][0][3]
--register power-up is low

line_buffer[2][0][3] = DFFEAS(line_buffer[2][1][3], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][0][4] is line_buffer[2][0][4]
--register power-up is low

line_buffer[2][0][4] = DFFEAS(line_buffer[2][1][4], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][0][5] is line_buffer[2][0][5]
--register power-up is low

line_buffer[2][0][5] = DFFEAS(line_buffer[2][1][5], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][0][6] is line_buffer[2][0][6]
--register power-up is low

line_buffer[2][0][6] = DFFEAS(line_buffer[2][1][6], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[2][0][7] is line_buffer[2][0][7]
--register power-up is low

line_buffer[2][0][7] = DFFEAS(line_buffer[2][1][7], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L3540 is Mult8~mac
A1L3540 = EQUATION NOT SUPPORTED;

--A1L3525 is Mult8~325
A1L3525 = EQUATION NOT SUPPORTED;

--A1L3526 is Mult8~326
A1L3526 = EQUATION NOT SUPPORTED;

--A1L3527 is Mult8~327
A1L3527 = EQUATION NOT SUPPORTED;

--A1L3528 is Mult8~328
A1L3528 = EQUATION NOT SUPPORTED;

--A1L3529 is Mult8~329
A1L3529 = EQUATION NOT SUPPORTED;

--A1L3530 is Mult8~330
A1L3530 = EQUATION NOT SUPPORTED;

--A1L3531 is Mult8~331
A1L3531 = EQUATION NOT SUPPORTED;

--A1L3532 is Mult8~332
A1L3532 = EQUATION NOT SUPPORTED;

--A1L3533 is Mult8~333
A1L3533 = EQUATION NOT SUPPORTED;

--A1L3534 is Mult8~334
A1L3534 = EQUATION NOT SUPPORTED;

--A1L3535 is Mult8~335
A1L3535 = EQUATION NOT SUPPORTED;

--A1L3536 is Mult8~336
A1L3536 = EQUATION NOT SUPPORTED;

--A1L3537 is Mult8~337
A1L3537 = EQUATION NOT SUPPORTED;

--A1L3538 is Mult8~338
A1L3538 = EQUATION NOT SUPPORTED;

--A1L3539 is Mult8~339
A1L3539 = EQUATION NOT SUPPORTED;


--A1L175 is Add14~46
A1L175_adder_eqn = ( A1L5265 ) + ( A1L4900 ) + ( A1L179 );
A1L175 = CARRY(A1L175_adder_eqn);


--A1L4563 is Mult11~mac
A1L4563 = EQUATION NOT SUPPORTED;

--A1L4548 is Mult11~325
A1L4548 = EQUATION NOT SUPPORTED;

--A1L4549 is Mult11~326
A1L4549 = EQUATION NOT SUPPORTED;

--A1L4550 is Mult11~327
A1L4550 = EQUATION NOT SUPPORTED;

--A1L4551 is Mult11~328
A1L4551 = EQUATION NOT SUPPORTED;

--A1L4552 is Mult11~329
A1L4552 = EQUATION NOT SUPPORTED;

--A1L4553 is Mult11~330
A1L4553 = EQUATION NOT SUPPORTED;

--A1L4554 is Mult11~331
A1L4554 = EQUATION NOT SUPPORTED;

--A1L4555 is Mult11~332
A1L4555 = EQUATION NOT SUPPORTED;

--A1L4556 is Mult11~333
A1L4556 = EQUATION NOT SUPPORTED;

--A1L4557 is Mult11~334
A1L4557 = EQUATION NOT SUPPORTED;

--A1L4558 is Mult11~335
A1L4558 = EQUATION NOT SUPPORTED;

--A1L4559 is Mult11~336
A1L4559 = EQUATION NOT SUPPORTED;

--A1L4560 is Mult11~337
A1L4560 = EQUATION NOT SUPPORTED;

--A1L4561 is Mult11~338
A1L4561 = EQUATION NOT SUPPORTED;

--A1L4562 is Mult11~339
A1L4562 = EQUATION NOT SUPPORTED;


--A1L235 is Add15~42
A1L235_adder_eqn = ( A1L5265 ) + ( A1L5242 ) + ( A1L239 );
A1L235 = CARRY(A1L235_adder_eqn);


--LD10_mem[4][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][69]
--register power-up is low

LD10_mem[4][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][69],  ,  , LD10_mem_used[5]);


--LD10_mem[4][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][65]
--register power-up is low

LD10_mem[4][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][65],  ,  , LD10_mem_used[5]);


--LD10_mem[4][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][70]
--register power-up is low

LD10_mem[4][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][70],  ,  , LD10_mem_used[5]);


--LD10_mem[4][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][66]
--register power-up is low

LD10_mem[4][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][66],  ,  , LD10_mem_used[5]);


--LD10_mem[4][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][71]
--register power-up is low

LD10_mem[4][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][71],  ,  , LD10_mem_used[5]);


--LD10_mem[4][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][67]
--register power-up is low

LD10_mem[4][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][67],  ,  , LD10_mem_used[5]);


--LD10_mem[4][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][68]
--register power-up is low

LD10_mem[4][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][68],  ,  , LD10_mem_used[5]);


--LD10_mem[4][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][64]
--register power-up is low

LD10_mem[4][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][64],  ,  , LD10_mem_used[5]);


--LD11_mem[4][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][68]
--register power-up is low

LD11_mem[4][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][68],  ,  , LD11_mem_used[5]);


--LD11_mem[4][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][64]
--register power-up is low

LD11_mem[4][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][64],  ,  , LD11_mem_used[5]);


--LD11_mem[4][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][69]
--register power-up is low

LD11_mem[4][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][69],  ,  , LD11_mem_used[5]);


--LD11_mem[4][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][65]
--register power-up is low

LD11_mem[4][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][65],  ,  , LD11_mem_used[5]);


--LD11_mem[4][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][66]
--register power-up is low

LD11_mem[4][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][66],  ,  , LD11_mem_used[5]);


--LD11_mem[4][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][71]
--register power-up is low

LD11_mem[4][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][71],  ,  , LD11_mem_used[5]);


--LD11_mem[4][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][67]
--register power-up is low

LD11_mem[4][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][67],  ,  , LD11_mem_used[5]);


--LD11_mem[4][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][70]
--register power-up is low

LD11_mem[4][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][70],  ,  , LD11_mem_used[5]);


--LD10_mem[4][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][106]
--register power-up is low

LD10_mem[4][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][106],  ,  , LD10_mem_used[5]);


--LD11_mem[4][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][106]
--register power-up is low

LD11_mem[4][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L5, LD11_mem[5][106],  ,  , LD11_mem_used[5]);


--LD10_mem[2][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][15]
--register power-up is low

LD10_mem[2][15] = DFFEAS(QE3L24, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][15],  ,  , LD10_mem_used[3]);


--LD10_mem[2][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][47]
--register power-up is low

LD10_mem[2][47] = DFFEAS(QE3L56, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][47],  ,  , LD10_mem_used[3]);


--LD10_mem[2][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][23]
--register power-up is low

LD10_mem[2][23] = DFFEAS(QE3L32, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][23],  ,  , LD10_mem_used[3]);


--LD10_mem[2][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][55]
--register power-up is low

LD10_mem[2][55] = DFFEAS(QE3L64, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][55],  ,  , LD10_mem_used[3]);


--LD10_mem[2][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][31]
--register power-up is low

LD10_mem[2][31] = DFFEAS(QE3L40, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][31],  ,  , LD10_mem_used[3]);


--LD10_mem[2][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][63]
--register power-up is low

LD10_mem[2][63] = DFFEAS(QE3L72, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][63],  ,  , LD10_mem_used[3]);


--LD10_mem[3][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][7]
--register power-up is low

LD10_mem[3][7] = DFFEAS(QE3L16, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][7],  ,  , LD10_mem_used[4]);


--LD10_mem[3][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][39]
--register power-up is low

LD10_mem[3][39] = DFFEAS(QE3L48, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][39],  ,  , LD10_mem_used[4]);


--LD10_mem[2][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][14]
--register power-up is low

LD10_mem[2][14] = DFFEAS(QE3L23, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][14],  ,  , LD10_mem_used[3]);


--LD10_mem[2][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][46]
--register power-up is low

LD10_mem[2][46] = DFFEAS(QE3L55, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][46],  ,  , LD10_mem_used[3]);


--LD10_mem[2][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][30]
--register power-up is low

LD10_mem[2][30] = DFFEAS(QE3L39, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][30],  ,  , LD10_mem_used[3]);


--LD10_mem[2][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][62]
--register power-up is low

LD10_mem[2][62] = DFFEAS(QE3L71, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][62],  ,  , LD10_mem_used[3]);


--LD10_mem[2][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][22]
--register power-up is low

LD10_mem[2][22] = DFFEAS(QE3L31, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][22],  ,  , LD10_mem_used[3]);


--LD10_mem[2][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][54]
--register power-up is low

LD10_mem[2][54] = DFFEAS(QE3L63, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][54],  ,  , LD10_mem_used[3]);


--LD10_mem[3][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][6]
--register power-up is low

LD10_mem[3][6] = DFFEAS(QE3L15, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][6],  ,  , LD10_mem_used[4]);


--LD10_mem[3][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][38]
--register power-up is low

LD10_mem[3][38] = DFFEAS(QE3L47, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][38],  ,  , LD10_mem_used[4]);


--LD10_mem[2][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][13]
--register power-up is low

LD10_mem[2][13] = DFFEAS(QE3L22, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][13],  ,  , LD10_mem_used[3]);


--LD10_mem[2][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][45]
--register power-up is low

LD10_mem[2][45] = DFFEAS(QE3L54, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][45],  ,  , LD10_mem_used[3]);


--LD10_mem[2][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][29]
--register power-up is low

LD10_mem[2][29] = DFFEAS(QE3L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][29],  ,  , LD10_mem_used[3]);


--LD10_mem[2][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][61]
--register power-up is low

LD10_mem[2][61] = DFFEAS(QE3L70, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][61],  ,  , LD10_mem_used[3]);


--LD10_mem[2][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][21]
--register power-up is low

LD10_mem[2][21] = DFFEAS(QE3L30, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][21],  ,  , LD10_mem_used[3]);


--LD10_mem[2][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][53]
--register power-up is low

LD10_mem[2][53] = DFFEAS(QE3L62, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][53],  ,  , LD10_mem_used[3]);


--LD10_mem[3][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][5]
--register power-up is low

LD10_mem[3][5] = DFFEAS(QE3L14, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][5],  ,  , LD10_mem_used[4]);


--LD10_mem[3][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][37]
--register power-up is low

LD10_mem[3][37] = DFFEAS(QE3L46, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][37],  ,  , LD10_mem_used[4]);


--LD10_mem[2][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][12]
--register power-up is low

LD10_mem[2][12] = DFFEAS(QE3L21, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][12],  ,  , LD10_mem_used[3]);


--LD10_mem[2][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][44]
--register power-up is low

LD10_mem[2][44] = DFFEAS(QE3L53, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][44],  ,  , LD10_mem_used[3]);


--LD10_mem[2][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][28]
--register power-up is low

LD10_mem[2][28] = DFFEAS(QE3L37, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][28],  ,  , LD10_mem_used[3]);


--LD10_mem[2][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][60]
--register power-up is low

LD10_mem[2][60] = DFFEAS(QE3L69, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][60],  ,  , LD10_mem_used[3]);


--LD10_mem[2][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][20]
--register power-up is low

LD10_mem[2][20] = DFFEAS(QE3L29, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][20],  ,  , LD10_mem_used[3]);


--LD10_mem[2][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][52]
--register power-up is low

LD10_mem[2][52] = DFFEAS(QE3L61, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][52],  ,  , LD10_mem_used[3]);


--LD10_mem[3][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][4]
--register power-up is low

LD10_mem[3][4] = DFFEAS(QE3L13, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][4],  ,  , LD10_mem_used[4]);


--LD10_mem[3][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][36]
--register power-up is low

LD10_mem[3][36] = DFFEAS(QE3L45, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][36],  ,  , LD10_mem_used[4]);


--LD10_mem[2][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][11]
--register power-up is low

LD10_mem[2][11] = DFFEAS(QE3L20, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][11],  ,  , LD10_mem_used[3]);


--LD10_mem[2][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][43]
--register power-up is low

LD10_mem[2][43] = DFFEAS(QE3L52, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][43],  ,  , LD10_mem_used[3]);


--LD10_mem[2][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][27]
--register power-up is low

LD10_mem[2][27] = DFFEAS(QE3L36, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][27],  ,  , LD10_mem_used[3]);


--LD10_mem[2][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][59]
--register power-up is low

LD10_mem[2][59] = DFFEAS(QE3L68, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][59],  ,  , LD10_mem_used[3]);


--LD10_mem[2][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][19]
--register power-up is low

LD10_mem[2][19] = DFFEAS(QE3L28, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][19],  ,  , LD10_mem_used[3]);


--LD10_mem[2][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][51]
--register power-up is low

LD10_mem[2][51] = DFFEAS(QE3L60, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][51],  ,  , LD10_mem_used[3]);


--LD10_mem[3][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][3]
--register power-up is low

LD10_mem[3][3] = DFFEAS(QE3L12, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][3],  ,  , LD10_mem_used[4]);


--LD10_mem[3][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][35]
--register power-up is low

LD10_mem[3][35] = DFFEAS(QE3L44, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][35],  ,  , LD10_mem_used[4]);


--LD10_mem[2][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][10]
--register power-up is low

LD10_mem[2][10] = DFFEAS(QE3L19, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][10],  ,  , LD10_mem_used[3]);


--LD10_mem[2][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][42]
--register power-up is low

LD10_mem[2][42] = DFFEAS(QE3L51, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][42],  ,  , LD10_mem_used[3]);


--LD10_mem[2][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][26]
--register power-up is low

LD10_mem[2][26] = DFFEAS(QE3L35, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][26],  ,  , LD10_mem_used[3]);


--LD10_mem[2][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][58]
--register power-up is low

LD10_mem[2][58] = DFFEAS(QE3L67, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][58],  ,  , LD10_mem_used[3]);


--LD10_mem[2][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][18]
--register power-up is low

LD10_mem[2][18] = DFFEAS(QE3L27, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][18],  ,  , LD10_mem_used[3]);


--LD10_mem[2][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][50]
--register power-up is low

LD10_mem[2][50] = DFFEAS(QE3L59, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][50],  ,  , LD10_mem_used[3]);


--LD10_mem[3][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][2]
--register power-up is low

LD10_mem[3][2] = DFFEAS(QE3L11, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][2],  ,  , LD10_mem_used[4]);


--LD10_mem[3][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][34]
--register power-up is low

LD10_mem[3][34] = DFFEAS(QE3L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][34],  ,  , LD10_mem_used[4]);


--LD10_mem[2][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][9]
--register power-up is low

LD10_mem[2][9] = DFFEAS(QE3L18, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][9],  ,  , LD10_mem_used[3]);


--LD10_mem[2][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][41]
--register power-up is low

LD10_mem[2][41] = DFFEAS(QE3L50, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][41],  ,  , LD10_mem_used[3]);


--LD10_mem[2][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][25]
--register power-up is low

LD10_mem[2][25] = DFFEAS(QE3L34, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][25],  ,  , LD10_mem_used[3]);


--LD10_mem[2][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][57]
--register power-up is low

LD10_mem[2][57] = DFFEAS(QE3L66, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][57],  ,  , LD10_mem_used[3]);


--LD10_mem[2][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][17]
--register power-up is low

LD10_mem[2][17] = DFFEAS(QE3L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][17],  ,  , LD10_mem_used[3]);


--LD10_mem[2][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][49]
--register power-up is low

LD10_mem[2][49] = DFFEAS(QE3L58, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][49],  ,  , LD10_mem_used[3]);


--LD10_mem[3][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][1]
--register power-up is low

LD10_mem[3][1] = DFFEAS(QE3L10, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][1],  ,  , LD10_mem_used[4]);


--LD10_mem[3][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][33]
--register power-up is low

LD10_mem[3][33] = DFFEAS(QE3L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][33],  ,  , LD10_mem_used[4]);


--ZE4L98 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~21
ZE4L98_adder_eqn = ( ZE4L108 ) + ( (!ME2_sop_enable & ((MC1_h2f_lw_AWADDR[0]))) # (ME2_sop_enable & (ZE4_address_burst[0])) ) + ( !VCC );
ZE4L98 = SUM(ZE4L98_adder_eqn);

--ZE4L99 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~22
ZE4L99_adder_eqn = ( ZE4L108 ) + ( (!ME2_sop_enable & ((MC1_h2f_lw_AWADDR[0]))) # (ME2_sop_enable & (ZE4_address_burst[0])) ) + ( !VCC );
ZE4L99 = CARRY(ZE4L99_adder_eqn);


--ZE4L74 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~73
ZE4L74_adder_eqn = ( ZE4L108 ) + ( (!ME2_sop_enable & (((MC1_h2f_lw_AWADDR[0] & ZE4L108)))) # (ME2_sop_enable & (ZE4_address_burst[0])) ) + ( !VCC );
ZE4L74 = SUM(ZE4L74_adder_eqn);

--ZE4L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~74
ZE4L75_adder_eqn = ( ZE4L108 ) + ( (!ME2_sop_enable & (((MC1_h2f_lw_AWADDR[0] & ZE4L108)))) # (ME2_sop_enable & (ZE4_address_burst[0])) ) + ( !VCC );
ZE4L75 = CARRY(ZE4L75_adder_eqn);


--BF4L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13
BF4L14_adder_eqn = ( BF4_int_nxt_addr_reg_dly[0] ) + ( BF4_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF4L14 = SUM(BF4L14_adder_eqn);

--BF4L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14
BF4L15_adder_eqn = ( BF4_int_nxt_addr_reg_dly[0] ) + ( BF4_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
BF4L15 = CARRY(BF4L15_adder_eqn);


--BF1_out_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]
--register power-up is low

BF1_out_burstwrap_reg[1] = DFFEAS(BF1_in_burstwrap_reg[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1L80, LE1L27,  ,  , BF1_new_burst_reg);


--BF1_out_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]
--register power-up is low

BF1_out_addr_reg[0] = DFFEAS(BF1_int_nxt_addr_with_offset[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, QE2L58,  ,  , BF1_new_burst_reg);


--BF1_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]
--register power-up is low

BF1_int_nxt_addr_reg_dly[0] = DFFEAS(BF1_int_nxt_addr_with_offset[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd, ZE2_out_data[0],  ,  , BF1_new_burst_reg);


--line_buffer[1][2][0] is line_buffer[1][2][0]
--register power-up is low

line_buffer[1][2][0] = DFFEAS(HC1_data_out[8], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][2][1] is line_buffer[1][2][1]
--register power-up is low

line_buffer[1][2][1] = DFFEAS(HC1_data_out[9], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][2][2] is line_buffer[1][2][2]
--register power-up is low

line_buffer[1][2][2] = DFFEAS(HC1_data_out[10], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][2][3] is line_buffer[1][2][3]
--register power-up is low

line_buffer[1][2][3] = DFFEAS(HC1_data_out[11], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][2][4] is line_buffer[1][2][4]
--register power-up is low

line_buffer[1][2][4] = DFFEAS(HC1_data_out[12], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][2][5] is line_buffer[1][2][5]
--register power-up is low

line_buffer[1][2][5] = DFFEAS(HC1_data_out[13], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][2][6] is line_buffer[1][2][6]
--register power-up is low

line_buffer[1][2][6] = DFFEAS(HC1_data_out[14], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][2][7] is line_buffer[1][2][7]
--register power-up is low

line_buffer[1][2][7] = DFFEAS(HC1_data_out[15], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L2 is Add6~1
A1L2_adder_eqn = ( A1L2867 ) + ( A1L2517 ) + ( !VCC );
A1L2 = SUM(A1L2_adder_eqn);

--A1L3 is Add6~2
A1L3_adder_eqn = ( A1L2867 ) + ( A1L2517 ) + ( !VCC );
A1L3 = CARRY(A1L3_adder_eqn);


--A1L6 is Add6~5
A1L6_adder_eqn = ( A1L2868 ) + ( A1L2502 ) + ( A1L3 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add6~6
A1L7_adder_eqn = ( A1L2868 ) + ( A1L2502 ) + ( A1L3 );
A1L7 = CARRY(A1L7_adder_eqn);


--A1L10 is Add6~9
A1L10_adder_eqn = ( A1L2869 ) + ( A1L2503 ) + ( A1L7 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add6~10
A1L11_adder_eqn = ( A1L2869 ) + ( A1L2503 ) + ( A1L7 );
A1L11 = CARRY(A1L11_adder_eqn);


--A1L14 is Add6~13
A1L14_adder_eqn = ( A1L2870 ) + ( A1L2504 ) + ( A1L11 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add6~14
A1L15_adder_eqn = ( A1L2870 ) + ( A1L2504 ) + ( A1L11 );
A1L15 = CARRY(A1L15_adder_eqn);


--A1L18 is Add6~17
A1L18_adder_eqn = ( A1L2871 ) + ( A1L2505 ) + ( A1L15 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add6~18
A1L19_adder_eqn = ( A1L2871 ) + ( A1L2505 ) + ( A1L15 );
A1L19 = CARRY(A1L19_adder_eqn);


--A1L22 is Add6~21
A1L22_adder_eqn = ( A1L2872 ) + ( A1L2506 ) + ( A1L19 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add6~22
A1L23_adder_eqn = ( A1L2872 ) + ( A1L2506 ) + ( A1L19 );
A1L23 = CARRY(A1L23_adder_eqn);


--A1L26 is Add6~25
A1L26_adder_eqn = ( A1L2873 ) + ( A1L2507 ) + ( A1L23 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add6~26
A1L27_adder_eqn = ( A1L2873 ) + ( A1L2507 ) + ( A1L23 );
A1L27 = CARRY(A1L27_adder_eqn);


--A1L30 is Add6~29
A1L30_adder_eqn = ( A1L2874 ) + ( A1L2508 ) + ( A1L27 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add6~30
A1L31_adder_eqn = ( A1L2874 ) + ( A1L2508 ) + ( A1L27 );
A1L31 = CARRY(A1L31_adder_eqn);


--A1L34 is Add6~33
A1L34_adder_eqn = ( A1L2875 ) + ( A1L2509 ) + ( A1L31 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add6~34
A1L35_adder_eqn = ( A1L2875 ) + ( A1L2509 ) + ( A1L31 );
A1L35 = CARRY(A1L35_adder_eqn);


--A1L38 is Add6~37
A1L38_adder_eqn = ( A1L2876 ) + ( A1L2510 ) + ( A1L35 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add6~38
A1L39_adder_eqn = ( A1L2876 ) + ( A1L2510 ) + ( A1L35 );
A1L39 = CARRY(A1L39_adder_eqn);


--A1L42 is Add6~41
A1L42_adder_eqn = ( A1L2877 ) + ( A1L2511 ) + ( A1L39 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add6~42
A1L43_adder_eqn = ( A1L2877 ) + ( A1L2511 ) + ( A1L39 );
A1L43 = CARRY(A1L43_adder_eqn);


--A1L46 is Add6~45
A1L46_adder_eqn = ( GND ) + ( A1L2512 ) + ( A1L43 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add6~46
A1L47_adder_eqn = ( GND ) + ( A1L2512 ) + ( A1L43 );
A1L47 = CARRY(A1L47_adder_eqn);


--A1L50 is Add6~49
A1L50_adder_eqn = ( GND ) + ( A1L2513 ) + ( A1L47 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add6~50
A1L51_adder_eqn = ( GND ) + ( A1L2513 ) + ( A1L47 );
A1L51 = CARRY(A1L51_adder_eqn);


--A1L54 is Add6~53
A1L54_adder_eqn = ( GND ) + ( A1L2514 ) + ( A1L51 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add6~54
A1L55_adder_eqn = ( GND ) + ( A1L2514 ) + ( A1L51 );
A1L55 = CARRY(A1L55_adder_eqn);


--A1L58 is Add6~57
A1L58_adder_eqn = ( GND ) + ( A1L2515 ) + ( A1L55 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add6~58
A1L59_adder_eqn = ( GND ) + ( A1L2515 ) + ( A1L55 );
A1L59 = CARRY(A1L59_adder_eqn);


--A1L62 is Add6~61
A1L62_adder_eqn = ( GND ) + ( A1L2516 ) + ( A1L59 );
A1L62 = SUM(A1L62_adder_eqn);


--A1L179 is Add14~50
A1L179_adder_eqn = ( A1L5265 ) + ( A1L4899 ) + ( A1L183 );
A1L179 = CARRY(A1L179_adder_eqn);


--A1L3881 is Mult9~mac
A1L3881 = EQUATION NOT SUPPORTED;

--A1L3866 is Mult9~325
A1L3866 = EQUATION NOT SUPPORTED;

--A1L3867 is Mult9~326
A1L3867 = EQUATION NOT SUPPORTED;

--A1L3868 is Mult9~327
A1L3868 = EQUATION NOT SUPPORTED;

--A1L3869 is Mult9~328
A1L3869 = EQUATION NOT SUPPORTED;

--A1L3870 is Mult9~329
A1L3870 = EQUATION NOT SUPPORTED;

--A1L3871 is Mult9~330
A1L3871 = EQUATION NOT SUPPORTED;

--A1L3872 is Mult9~331
A1L3872 = EQUATION NOT SUPPORTED;

--A1L3873 is Mult9~332
A1L3873 = EQUATION NOT SUPPORTED;

--A1L3874 is Mult9~333
A1L3874 = EQUATION NOT SUPPORTED;

--A1L3875 is Mult9~334
A1L3875 = EQUATION NOT SUPPORTED;

--A1L3876 is Mult9~335
A1L3876 = EQUATION NOT SUPPORTED;

--A1L3877 is Mult9~336
A1L3877 = EQUATION NOT SUPPORTED;

--A1L3878 is Mult9~337
A1L3878 = EQUATION NOT SUPPORTED;

--A1L3879 is Mult9~338
A1L3879 = EQUATION NOT SUPPORTED;

--A1L3880 is Mult9~339
A1L3880 = EQUATION NOT SUPPORTED;


--A1L239 is Add15~46
A1L239_adder_eqn = ( A1L5265 ) + ( A1L5241 ) + ( A1L243 );
A1L239 = CARRY(A1L239_adder_eqn);


--LD10_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]
--register power-up is low

LD10_mem[0][0] = DFFEAS(QE3L9, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][0],  ,  , LD10_mem_used[1]);


--LD10_mem[0][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][32]
--register power-up is low

LD10_mem[0][32] = DFFEAS(QE3L41, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][32],  ,  , LD10_mem_used[1]);


--LD10_mem[5][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][69]
--register power-up is low

LD10_mem[5][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][69],  ,  , LD10_mem_used[6]);


--LD10_mem[5][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][65]
--register power-up is low

LD10_mem[5][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][65],  ,  , LD10_mem_used[6]);


--LD10_mem[5][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][70]
--register power-up is low

LD10_mem[5][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][70],  ,  , LD10_mem_used[6]);


--LD10_mem[5][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][66]
--register power-up is low

LD10_mem[5][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][66],  ,  , LD10_mem_used[6]);


--LD10_mem[5][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][71]
--register power-up is low

LD10_mem[5][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][71],  ,  , LD10_mem_used[6]);


--LD10_mem[5][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][67]
--register power-up is low

LD10_mem[5][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][67],  ,  , LD10_mem_used[6]);


--LD10_mem[5][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][68]
--register power-up is low

LD10_mem[5][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][68],  ,  , LD10_mem_used[6]);


--LD10_mem[5][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][64]
--register power-up is low

LD10_mem[5][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][64],  ,  , LD10_mem_used[6]);


--LD11_mem[5][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][68]
--register power-up is low

LD11_mem[5][68] = DFFEAS(QE3L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][68],  ,  , LD11_mem_used[6]);


--LD11_mem[5][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][64]
--register power-up is low

LD11_mem[5][64] = DFFEAS(QE3L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][64],  ,  , LD11_mem_used[6]);


--LD11_mem[5][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][69]
--register power-up is low

LD11_mem[5][69] = DFFEAS(QE3L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][69],  ,  , LD11_mem_used[6]);


--LD11_mem[5][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][65]
--register power-up is low

LD11_mem[5][65] = DFFEAS(QE3L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][65],  ,  , LD11_mem_used[6]);


--LD11_mem[5][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][66]
--register power-up is low

LD11_mem[5][66] = DFFEAS(QE3L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][66],  ,  , LD11_mem_used[6]);


--LD11_mem[5][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][71]
--register power-up is low

LD11_mem[5][71] = DFFEAS(QE3L8, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][71],  ,  , LD11_mem_used[6]);


--LD11_mem[5][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][67]
--register power-up is low

LD11_mem[5][67] = DFFEAS(QE3L4, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][67],  ,  , LD11_mem_used[6]);


--LD11_mem[5][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][70]
--register power-up is low

LD11_mem[5][70] = DFFEAS(QE3L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][70],  ,  , LD11_mem_used[6]);


--LD10_mem[5][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][106]
--register power-up is low

LD10_mem[5][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][106],  ,  , LD10_mem_used[6]);


--LD11_mem[5][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][106]
--register power-up is low

LD11_mem[5][106] = DFFEAS(HE1_write, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L6, LD11_mem[6][106],  ,  , LD11_mem_used[6]);


--LD10_mem[3][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][15]
--register power-up is low

LD10_mem[3][15] = DFFEAS(QE3L24, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][15],  ,  , LD10_mem_used[4]);


--LD10_mem[3][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][47]
--register power-up is low

LD10_mem[3][47] = DFFEAS(QE3L56, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][47],  ,  , LD10_mem_used[4]);


--LD10_mem[3][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][23]
--register power-up is low

LD10_mem[3][23] = DFFEAS(QE3L32, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][23],  ,  , LD10_mem_used[4]);


--LD10_mem[3][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][55]
--register power-up is low

LD10_mem[3][55] = DFFEAS(QE3L64, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][55],  ,  , LD10_mem_used[4]);


--LD10_mem[3][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][31]
--register power-up is low

LD10_mem[3][31] = DFFEAS(QE3L40, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][31],  ,  , LD10_mem_used[4]);


--LD10_mem[3][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][63]
--register power-up is low

LD10_mem[3][63] = DFFEAS(QE3L72, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][63],  ,  , LD10_mem_used[4]);


--LD10_mem[4][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][7]
--register power-up is low

LD10_mem[4][7] = DFFEAS(QE3L16, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][7],  ,  , LD10_mem_used[5]);


--LD10_mem[4][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][39]
--register power-up is low

LD10_mem[4][39] = DFFEAS(QE3L48, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][39],  ,  , LD10_mem_used[5]);


--LD10_mem[3][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][14]
--register power-up is low

LD10_mem[3][14] = DFFEAS(QE3L23, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][14],  ,  , LD10_mem_used[4]);


--LD10_mem[3][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][46]
--register power-up is low

LD10_mem[3][46] = DFFEAS(QE3L55, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][46],  ,  , LD10_mem_used[4]);


--LD10_mem[3][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][30]
--register power-up is low

LD10_mem[3][30] = DFFEAS(QE3L39, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][30],  ,  , LD10_mem_used[4]);


--LD10_mem[3][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][62]
--register power-up is low

LD10_mem[3][62] = DFFEAS(QE3L71, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][62],  ,  , LD10_mem_used[4]);


--LD10_mem[3][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][22]
--register power-up is low

LD10_mem[3][22] = DFFEAS(QE3L31, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][22],  ,  , LD10_mem_used[4]);


--LD10_mem[3][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][54]
--register power-up is low

LD10_mem[3][54] = DFFEAS(QE3L63, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][54],  ,  , LD10_mem_used[4]);


--LD10_mem[4][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][6]
--register power-up is low

LD10_mem[4][6] = DFFEAS(QE3L15, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][6],  ,  , LD10_mem_used[5]);


--LD10_mem[4][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][38]
--register power-up is low

LD10_mem[4][38] = DFFEAS(QE3L47, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][38],  ,  , LD10_mem_used[5]);


--LD10_mem[3][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][13]
--register power-up is low

LD10_mem[3][13] = DFFEAS(QE3L22, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][13],  ,  , LD10_mem_used[4]);


--LD10_mem[3][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][45]
--register power-up is low

LD10_mem[3][45] = DFFEAS(QE3L54, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][45],  ,  , LD10_mem_used[4]);


--LD10_mem[3][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][29]
--register power-up is low

LD10_mem[3][29] = DFFEAS(QE3L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][29],  ,  , LD10_mem_used[4]);


--LD10_mem[3][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][61]
--register power-up is low

LD10_mem[3][61] = DFFEAS(QE3L70, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][61],  ,  , LD10_mem_used[4]);


--LD10_mem[3][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][21]
--register power-up is low

LD10_mem[3][21] = DFFEAS(QE3L30, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][21],  ,  , LD10_mem_used[4]);


--LD10_mem[3][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][53]
--register power-up is low

LD10_mem[3][53] = DFFEAS(QE3L62, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][53],  ,  , LD10_mem_used[4]);


--LD10_mem[4][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][5]
--register power-up is low

LD10_mem[4][5] = DFFEAS(QE3L14, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][5],  ,  , LD10_mem_used[5]);


--LD10_mem[4][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][37]
--register power-up is low

LD10_mem[4][37] = DFFEAS(QE3L46, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][37],  ,  , LD10_mem_used[5]);


--LD10_mem[3][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][12]
--register power-up is low

LD10_mem[3][12] = DFFEAS(QE3L21, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][12],  ,  , LD10_mem_used[4]);


--LD10_mem[3][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][44]
--register power-up is low

LD10_mem[3][44] = DFFEAS(QE3L53, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][44],  ,  , LD10_mem_used[4]);


--LD10_mem[3][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][28]
--register power-up is low

LD10_mem[3][28] = DFFEAS(QE3L37, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][28],  ,  , LD10_mem_used[4]);


--LD10_mem[3][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][60]
--register power-up is low

LD10_mem[3][60] = DFFEAS(QE3L69, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][60],  ,  , LD10_mem_used[4]);


--LD10_mem[3][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][20]
--register power-up is low

LD10_mem[3][20] = DFFEAS(QE3L29, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][20],  ,  , LD10_mem_used[4]);


--LD10_mem[3][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][52]
--register power-up is low

LD10_mem[3][52] = DFFEAS(QE3L61, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][52],  ,  , LD10_mem_used[4]);


--LD10_mem[4][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][4]
--register power-up is low

LD10_mem[4][4] = DFFEAS(QE3L13, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][4],  ,  , LD10_mem_used[5]);


--LD10_mem[4][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][36]
--register power-up is low

LD10_mem[4][36] = DFFEAS(QE3L45, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][36],  ,  , LD10_mem_used[5]);


--LD10_mem[3][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][11]
--register power-up is low

LD10_mem[3][11] = DFFEAS(QE3L20, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][11],  ,  , LD10_mem_used[4]);


--LD10_mem[3][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][43]
--register power-up is low

LD10_mem[3][43] = DFFEAS(QE3L52, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][43],  ,  , LD10_mem_used[4]);


--LD10_mem[3][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][27]
--register power-up is low

LD10_mem[3][27] = DFFEAS(QE3L36, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][27],  ,  , LD10_mem_used[4]);


--LD10_mem[3][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][59]
--register power-up is low

LD10_mem[3][59] = DFFEAS(QE3L68, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][59],  ,  , LD10_mem_used[4]);


--LD10_mem[3][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][19]
--register power-up is low

LD10_mem[3][19] = DFFEAS(QE3L28, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][19],  ,  , LD10_mem_used[4]);


--LD10_mem[3][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][51]
--register power-up is low

LD10_mem[3][51] = DFFEAS(QE3L60, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][51],  ,  , LD10_mem_used[4]);


--LD10_mem[4][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][3]
--register power-up is low

LD10_mem[4][3] = DFFEAS(QE3L12, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][3],  ,  , LD10_mem_used[5]);


--LD10_mem[4][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][35]
--register power-up is low

LD10_mem[4][35] = DFFEAS(QE3L44, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][35],  ,  , LD10_mem_used[5]);


--LD10_mem[3][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][10]
--register power-up is low

LD10_mem[3][10] = DFFEAS(QE3L19, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][10],  ,  , LD10_mem_used[4]);


--LD10_mem[3][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][42]
--register power-up is low

LD10_mem[3][42] = DFFEAS(QE3L51, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][42],  ,  , LD10_mem_used[4]);


--LD10_mem[3][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][26]
--register power-up is low

LD10_mem[3][26] = DFFEAS(QE3L35, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][26],  ,  , LD10_mem_used[4]);


--LD10_mem[3][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][58]
--register power-up is low

LD10_mem[3][58] = DFFEAS(QE3L67, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][58],  ,  , LD10_mem_used[4]);


--LD10_mem[3][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][18]
--register power-up is low

LD10_mem[3][18] = DFFEAS(QE3L27, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][18],  ,  , LD10_mem_used[4]);


--LD10_mem[3][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][50]
--register power-up is low

LD10_mem[3][50] = DFFEAS(QE3L59, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][50],  ,  , LD10_mem_used[4]);


--LD10_mem[4][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][2]
--register power-up is low

LD10_mem[4][2] = DFFEAS(QE3L11, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][2],  ,  , LD10_mem_used[5]);


--LD10_mem[4][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][34]
--register power-up is low

LD10_mem[4][34] = DFFEAS(QE3L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][34],  ,  , LD10_mem_used[5]);


--LD10_mem[3][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][9]
--register power-up is low

LD10_mem[3][9] = DFFEAS(QE3L18, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][9],  ,  , LD10_mem_used[4]);


--LD10_mem[3][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][41]
--register power-up is low

LD10_mem[3][41] = DFFEAS(QE3L50, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][41],  ,  , LD10_mem_used[4]);


--LD10_mem[3][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][25]
--register power-up is low

LD10_mem[3][25] = DFFEAS(QE3L34, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][25],  ,  , LD10_mem_used[4]);


--LD10_mem[3][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][57]
--register power-up is low

LD10_mem[3][57] = DFFEAS(QE3L66, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][57],  ,  , LD10_mem_used[4]);


--LD10_mem[3][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][17]
--register power-up is low

LD10_mem[3][17] = DFFEAS(QE3L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][17],  ,  , LD10_mem_used[4]);


--LD10_mem[3][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][49]
--register power-up is low

LD10_mem[3][49] = DFFEAS(QE3L58, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][49],  ,  , LD10_mem_used[4]);


--LD10_mem[4][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][1]
--register power-up is low

LD10_mem[4][1] = DFFEAS(QE3L10, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][1],  ,  , LD10_mem_used[5]);


--LD10_mem[4][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][33]
--register power-up is low

LD10_mem[4][33] = DFFEAS(QE3L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][33],  ,  , LD10_mem_used[5]);


--BF1_out_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]
--register power-up is low

BF1_out_burstwrap_reg[0] = DFFEAS(BF1_in_burstwrap_reg[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1L80, LE1L22,  ,  , BF1_new_burst_reg);


--A1L2867 is Mult7~8
A1L2867 = EQUATION NOT SUPPORTED;

--A1L2868 is Mult7~9
A1L2868 = EQUATION NOT SUPPORTED;

--A1L2869 is Mult7~10
A1L2869 = EQUATION NOT SUPPORTED;

--A1L2870 is Mult7~11
A1L2870 = EQUATION NOT SUPPORTED;

--A1L2871 is Mult7~12
A1L2871 = EQUATION NOT SUPPORTED;

--A1L2872 is Mult7~13
A1L2872 = EQUATION NOT SUPPORTED;

--A1L2873 is Mult7~14
A1L2873 = EQUATION NOT SUPPORTED;

--A1L2874 is Mult7~15
A1L2874 = EQUATION NOT SUPPORTED;

--A1L2875 is Mult7~16
A1L2875 = EQUATION NOT SUPPORTED;

--A1L2876 is Mult7~17
A1L2876 = EQUATION NOT SUPPORTED;

--A1L2877 is Mult7~18
A1L2877 = EQUATION NOT SUPPORTED;


--A1L2517 is Mult5~mac
A1L2517 = EQUATION NOT SUPPORTED;

--A1L2502 is Mult5~325
A1L2502 = EQUATION NOT SUPPORTED;

--A1L2503 is Mult5~326
A1L2503 = EQUATION NOT SUPPORTED;

--A1L2504 is Mult5~327
A1L2504 = EQUATION NOT SUPPORTED;

--A1L2505 is Mult5~328
A1L2505 = EQUATION NOT SUPPORTED;

--A1L2506 is Mult5~329
A1L2506 = EQUATION NOT SUPPORTED;

--A1L2507 is Mult5~330
A1L2507 = EQUATION NOT SUPPORTED;

--A1L2508 is Mult5~331
A1L2508 = EQUATION NOT SUPPORTED;

--A1L2509 is Mult5~332
A1L2509 = EQUATION NOT SUPPORTED;

--A1L2510 is Mult5~333
A1L2510 = EQUATION NOT SUPPORTED;

--A1L2511 is Mult5~334
A1L2511 = EQUATION NOT SUPPORTED;

--A1L2512 is Mult5~335
A1L2512 = EQUATION NOT SUPPORTED;

--A1L2513 is Mult5~336
A1L2513 = EQUATION NOT SUPPORTED;

--A1L2514 is Mult5~337
A1L2514 = EQUATION NOT SUPPORTED;

--A1L2515 is Mult5~338
A1L2515 = EQUATION NOT SUPPORTED;

--A1L2516 is Mult5~339
A1L2516 = EQUATION NOT SUPPORTED;


--A1L183 is Add14~54
A1L183_adder_eqn = ( A1L5264 ) + ( A1L4898 ) + ( A1L187 );
A1L183 = CARRY(A1L183_adder_eqn);


--A1L66 is Add7~1
A1L66_adder_eqn = ( A1L2867 ) + ( A1L2858 ) + ( !VCC );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add7~2
A1L67_adder_eqn = ( A1L2867 ) + ( A1L2858 ) + ( !VCC );
A1L67 = CARRY(A1L67_adder_eqn);


--A1L70 is Add7~5
A1L70_adder_eqn = ( A1L2868 ) + ( A1L2843 ) + ( A1L67 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add7~6
A1L71_adder_eqn = ( A1L2868 ) + ( A1L2843 ) + ( A1L67 );
A1L71 = CARRY(A1L71_adder_eqn);


--A1L74 is Add7~9
A1L74_adder_eqn = ( A1L2869 ) + ( A1L2844 ) + ( A1L71 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add7~10
A1L75_adder_eqn = ( A1L2869 ) + ( A1L2844 ) + ( A1L71 );
A1L75 = CARRY(A1L75_adder_eqn);


--A1L78 is Add7~13
A1L78_adder_eqn = ( A1L2870 ) + ( A1L2845 ) + ( A1L75 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add7~14
A1L79_adder_eqn = ( A1L2870 ) + ( A1L2845 ) + ( A1L75 );
A1L79 = CARRY(A1L79_adder_eqn);


--A1L82 is Add7~17
A1L82_adder_eqn = ( A1L2871 ) + ( A1L2846 ) + ( A1L79 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add7~18
A1L83_adder_eqn = ( A1L2871 ) + ( A1L2846 ) + ( A1L79 );
A1L83 = CARRY(A1L83_adder_eqn);


--A1L86 is Add7~21
A1L86_adder_eqn = ( A1L2872 ) + ( A1L2847 ) + ( A1L83 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add7~22
A1L87_adder_eqn = ( A1L2872 ) + ( A1L2847 ) + ( A1L83 );
A1L87 = CARRY(A1L87_adder_eqn);


--A1L90 is Add7~25
A1L90_adder_eqn = ( A1L2873 ) + ( A1L2848 ) + ( A1L87 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add7~26
A1L91_adder_eqn = ( A1L2873 ) + ( A1L2848 ) + ( A1L87 );
A1L91 = CARRY(A1L91_adder_eqn);


--A1L94 is Add7~29
A1L94_adder_eqn = ( A1L2874 ) + ( A1L2849 ) + ( A1L91 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add7~30
A1L95_adder_eqn = ( A1L2874 ) + ( A1L2849 ) + ( A1L91 );
A1L95 = CARRY(A1L95_adder_eqn);


--A1L98 is Add7~33
A1L98_adder_eqn = ( A1L2875 ) + ( A1L2850 ) + ( A1L95 );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add7~34
A1L99_adder_eqn = ( A1L2875 ) + ( A1L2850 ) + ( A1L95 );
A1L99 = CARRY(A1L99_adder_eqn);


--A1L102 is Add7~37
A1L102_adder_eqn = ( A1L2876 ) + ( A1L2851 ) + ( A1L99 );
A1L102 = SUM(A1L102_adder_eqn);

--A1L103 is Add7~38
A1L103_adder_eqn = ( A1L2876 ) + ( A1L2851 ) + ( A1L99 );
A1L103 = CARRY(A1L103_adder_eqn);


--A1L106 is Add7~41
A1L106_adder_eqn = ( A1L2877 ) + ( A1L2852 ) + ( A1L103 );
A1L106 = SUM(A1L106_adder_eqn);

--A1L107 is Add7~42
A1L107_adder_eqn = ( A1L2877 ) + ( A1L2852 ) + ( A1L103 );
A1L107 = CARRY(A1L107_adder_eqn);


--A1L110 is Add7~45
A1L110_adder_eqn = ( GND ) + ( A1L2853 ) + ( A1L107 );
A1L110 = SUM(A1L110_adder_eqn);

--A1L111 is Add7~46
A1L111_adder_eqn = ( GND ) + ( A1L2853 ) + ( A1L107 );
A1L111 = CARRY(A1L111_adder_eqn);


--A1L114 is Add7~49
A1L114_adder_eqn = ( GND ) + ( A1L2854 ) + ( A1L111 );
A1L114 = SUM(A1L114_adder_eqn);

--A1L115 is Add7~50
A1L115_adder_eqn = ( GND ) + ( A1L2854 ) + ( A1L111 );
A1L115 = CARRY(A1L115_adder_eqn);


--A1L118 is Add7~53
A1L118_adder_eqn = ( GND ) + ( A1L2855 ) + ( A1L115 );
A1L118 = SUM(A1L118_adder_eqn);

--A1L119 is Add7~54
A1L119_adder_eqn = ( GND ) + ( A1L2855 ) + ( A1L115 );
A1L119 = CARRY(A1L119_adder_eqn);


--A1L122 is Add7~57
A1L122_adder_eqn = ( GND ) + ( A1L2856 ) + ( A1L119 );
A1L122 = SUM(A1L122_adder_eqn);

--A1L123 is Add7~58
A1L123_adder_eqn = ( GND ) + ( A1L2856 ) + ( A1L119 );
A1L123 = CARRY(A1L123_adder_eqn);


--A1L126 is Add7~61
A1L126_adder_eqn = ( GND ) + ( A1L2857 ) + ( A1L123 );
A1L126 = SUM(A1L126_adder_eqn);


--A1L243 is Add15~50
A1L243_adder_eqn = ( A1L5265 ) + ( A1L5240 ) + ( A1L247 );
A1L243 = CARRY(A1L243_adder_eqn);


--LD10_mem[0][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][8]
--register power-up is low

LD10_mem[0][8] = DFFEAS(QE3L17, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][8],  ,  , LD10_mem_used[1]);


--LD10_mem[0][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][40]
--register power-up is low

LD10_mem[0][40] = DFFEAS(QE3L49, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][40],  ,  , LD10_mem_used[1]);


--LD10_mem[0][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][24]
--register power-up is low

LD10_mem[0][24] = DFFEAS(QE3L33, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][24],  ,  , LD10_mem_used[1]);


--LD10_mem[0][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][56]
--register power-up is low

LD10_mem[0][56] = DFFEAS(QE3L65, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][56],  ,  , LD10_mem_used[1]);


--LD10_mem[0][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][16]
--register power-up is low

LD10_mem[0][16] = DFFEAS(QE3L25, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][16],  ,  , LD10_mem_used[1]);


--LD10_mem[0][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][48]
--register power-up is low

LD10_mem[0][48] = DFFEAS(QE3L57, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L1, LD10_mem[1][48],  ,  , LD10_mem_used[1]);


--LD10_mem[1][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]
--register power-up is low

LD10_mem[1][0] = DFFEAS(QE3L9, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][0],  ,  , LD10_mem_used[2]);


--LD10_mem[1][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][32]
--register power-up is low

LD10_mem[1][32] = DFFEAS(QE3L41, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][32],  ,  , LD10_mem_used[2]);


--XD1_valid_write_data_length_byte_counter[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]
--register power-up is low

XD1_valid_write_data_length_byte_counter[17] = DFFEAS(XD1L604, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]
--register power-up is low

XD1_valid_write_data_length_byte_counter[8] = DFFEAS(XD1L605, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]
--register power-up is low

XD1_valid_write_data_length_byte_counter[9] = DFFEAS(XD1L612, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]
--register power-up is low

XD1_valid_write_data_length_byte_counter[10] = DFFEAS(XD1L613, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]
--register power-up is low

XD1_valid_write_data_length_byte_counter[7] = DFFEAS(XD1L614, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]
--register power-up is low

XD1_valid_write_data_length_byte_counter[18] = DFFEAS(XD1L615, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]
--register power-up is low

XD1_valid_write_data_length_byte_counter[16] = DFFEAS(XD1L616, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]
--register power-up is low

XD1_valid_write_data_length_byte_counter[11] = DFFEAS(XD1L617, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]
--register power-up is low

XD1_valid_write_data_length_byte_counter[12] = DFFEAS(XD1L618, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]
--register power-up is low

XD1_valid_write_data_length_byte_counter[13] = DFFEAS(XD1L619, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]
--register power-up is low

XD1_valid_write_data_length_byte_counter[14] = DFFEAS(XD1L620, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--XD1_valid_write_data_length_byte_counter[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]
--register power-up is low

XD1_valid_write_data_length_byte_counter[15] = DFFEAS(XD1L621, A1L5632,  ,  , XD1L582,  ,  , XD1L583,  );


--LD10_mem[4][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][15]
--register power-up is low

LD10_mem[4][15] = DFFEAS(QE3L24, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][15],  ,  , LD10_mem_used[5]);


--LD10_mem[4][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][47]
--register power-up is low

LD10_mem[4][47] = DFFEAS(QE3L56, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][47],  ,  , LD10_mem_used[5]);


--LD10_mem[4][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][23]
--register power-up is low

LD10_mem[4][23] = DFFEAS(QE3L32, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][23],  ,  , LD10_mem_used[5]);


--LD10_mem[4][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][55]
--register power-up is low

LD10_mem[4][55] = DFFEAS(QE3L64, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][55],  ,  , LD10_mem_used[5]);


--LD10_mem[4][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][31]
--register power-up is low

LD10_mem[4][31] = DFFEAS(QE3L40, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][31],  ,  , LD10_mem_used[5]);


--LD10_mem[4][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][63]
--register power-up is low

LD10_mem[4][63] = DFFEAS(QE3L72, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][63],  ,  , LD10_mem_used[5]);


--LD10_mem[5][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][7]
--register power-up is low

LD10_mem[5][7] = DFFEAS(QE3L16, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][7],  ,  , LD10_mem_used[6]);


--LD10_mem[5][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][39]
--register power-up is low

LD10_mem[5][39] = DFFEAS(QE3L48, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][39],  ,  , LD10_mem_used[6]);


--LD10_mem[4][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][14]
--register power-up is low

LD10_mem[4][14] = DFFEAS(QE3L23, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][14],  ,  , LD10_mem_used[5]);


--LD10_mem[4][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][46]
--register power-up is low

LD10_mem[4][46] = DFFEAS(QE3L55, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][46],  ,  , LD10_mem_used[5]);


--LD10_mem[4][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][30]
--register power-up is low

LD10_mem[4][30] = DFFEAS(QE3L39, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][30],  ,  , LD10_mem_used[5]);


--LD10_mem[4][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][62]
--register power-up is low

LD10_mem[4][62] = DFFEAS(QE3L71, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][62],  ,  , LD10_mem_used[5]);


--LD10_mem[4][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][22]
--register power-up is low

LD10_mem[4][22] = DFFEAS(QE3L31, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][22],  ,  , LD10_mem_used[5]);


--LD10_mem[4][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][54]
--register power-up is low

LD10_mem[4][54] = DFFEAS(QE3L63, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][54],  ,  , LD10_mem_used[5]);


--LD10_mem[5][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][6]
--register power-up is low

LD10_mem[5][6] = DFFEAS(QE3L15, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][6],  ,  , LD10_mem_used[6]);


--LD10_mem[5][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][38]
--register power-up is low

LD10_mem[5][38] = DFFEAS(QE3L47, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][38],  ,  , LD10_mem_used[6]);


--LD10_mem[4][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][13]
--register power-up is low

LD10_mem[4][13] = DFFEAS(QE3L22, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][13],  ,  , LD10_mem_used[5]);


--LD10_mem[4][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][45]
--register power-up is low

LD10_mem[4][45] = DFFEAS(QE3L54, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][45],  ,  , LD10_mem_used[5]);


--LD10_mem[4][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][29]
--register power-up is low

LD10_mem[4][29] = DFFEAS(QE3L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][29],  ,  , LD10_mem_used[5]);


--LD10_mem[4][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][61]
--register power-up is low

LD10_mem[4][61] = DFFEAS(QE3L70, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][61],  ,  , LD10_mem_used[5]);


--LD10_mem[4][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][21]
--register power-up is low

LD10_mem[4][21] = DFFEAS(QE3L30, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][21],  ,  , LD10_mem_used[5]);


--LD10_mem[4][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][53]
--register power-up is low

LD10_mem[4][53] = DFFEAS(QE3L62, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][53],  ,  , LD10_mem_used[5]);


--LD10_mem[5][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][5]
--register power-up is low

LD10_mem[5][5] = DFFEAS(QE3L14, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][5],  ,  , LD10_mem_used[6]);


--LD10_mem[5][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][37]
--register power-up is low

LD10_mem[5][37] = DFFEAS(QE3L46, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][37],  ,  , LD10_mem_used[6]);


--LD10_mem[4][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][12]
--register power-up is low

LD10_mem[4][12] = DFFEAS(QE3L21, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][12],  ,  , LD10_mem_used[5]);


--LD10_mem[4][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][44]
--register power-up is low

LD10_mem[4][44] = DFFEAS(QE3L53, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][44],  ,  , LD10_mem_used[5]);


--LD10_mem[4][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][28]
--register power-up is low

LD10_mem[4][28] = DFFEAS(QE3L37, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][28],  ,  , LD10_mem_used[5]);


--LD10_mem[4][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][60]
--register power-up is low

LD10_mem[4][60] = DFFEAS(QE3L69, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][60],  ,  , LD10_mem_used[5]);


--LD10_mem[4][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][20]
--register power-up is low

LD10_mem[4][20] = DFFEAS(QE3L29, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][20],  ,  , LD10_mem_used[5]);


--LD10_mem[4][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][52]
--register power-up is low

LD10_mem[4][52] = DFFEAS(QE3L61, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][52],  ,  , LD10_mem_used[5]);


--LD10_mem[5][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][4]
--register power-up is low

LD10_mem[5][4] = DFFEAS(QE3L13, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][4],  ,  , LD10_mem_used[6]);


--LD10_mem[5][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][36]
--register power-up is low

LD10_mem[5][36] = DFFEAS(QE3L45, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][36],  ,  , LD10_mem_used[6]);


--LD10_mem[4][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][11]
--register power-up is low

LD10_mem[4][11] = DFFEAS(QE3L20, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][11],  ,  , LD10_mem_used[5]);


--LD10_mem[4][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][43]
--register power-up is low

LD10_mem[4][43] = DFFEAS(QE3L52, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][43],  ,  , LD10_mem_used[5]);


--LD10_mem[4][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][27]
--register power-up is low

LD10_mem[4][27] = DFFEAS(QE3L36, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][27],  ,  , LD10_mem_used[5]);


--LD10_mem[4][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][59]
--register power-up is low

LD10_mem[4][59] = DFFEAS(QE3L68, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][59],  ,  , LD10_mem_used[5]);


--LD10_mem[4][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][19]
--register power-up is low

LD10_mem[4][19] = DFFEAS(QE3L28, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][19],  ,  , LD10_mem_used[5]);


--LD10_mem[4][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][51]
--register power-up is low

LD10_mem[4][51] = DFFEAS(QE3L60, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][51],  ,  , LD10_mem_used[5]);


--LD10_mem[5][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][3]
--register power-up is low

LD10_mem[5][3] = DFFEAS(QE3L12, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][3],  ,  , LD10_mem_used[6]);


--LD10_mem[5][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][35]
--register power-up is low

LD10_mem[5][35] = DFFEAS(QE3L44, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][35],  ,  , LD10_mem_used[6]);


--LD10_mem[4][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][10]
--register power-up is low

LD10_mem[4][10] = DFFEAS(QE3L19, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][10],  ,  , LD10_mem_used[5]);


--LD10_mem[4][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][42]
--register power-up is low

LD10_mem[4][42] = DFFEAS(QE3L51, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][42],  ,  , LD10_mem_used[5]);


--LD10_mem[4][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][26]
--register power-up is low

LD10_mem[4][26] = DFFEAS(QE3L35, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][26],  ,  , LD10_mem_used[5]);


--LD10_mem[4][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][58]
--register power-up is low

LD10_mem[4][58] = DFFEAS(QE3L67, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][58],  ,  , LD10_mem_used[5]);


--LD10_mem[4][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][18]
--register power-up is low

LD10_mem[4][18] = DFFEAS(QE3L27, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][18],  ,  , LD10_mem_used[5]);


--LD10_mem[4][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][50]
--register power-up is low

LD10_mem[4][50] = DFFEAS(QE3L59, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][50],  ,  , LD10_mem_used[5]);


--LD10_mem[5][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][2]
--register power-up is low

LD10_mem[5][2] = DFFEAS(QE3L11, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][2],  ,  , LD10_mem_used[6]);


--LD10_mem[5][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][34]
--register power-up is low

LD10_mem[5][34] = DFFEAS(QE3L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][34],  ,  , LD10_mem_used[6]);


--LD10_mem[4][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][9]
--register power-up is low

LD10_mem[4][9] = DFFEAS(QE3L18, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][9],  ,  , LD10_mem_used[5]);


--LD10_mem[4][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][41]
--register power-up is low

LD10_mem[4][41] = DFFEAS(QE3L50, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][41],  ,  , LD10_mem_used[5]);


--LD10_mem[4][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][25]
--register power-up is low

LD10_mem[4][25] = DFFEAS(QE3L34, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][25],  ,  , LD10_mem_used[5]);


--LD10_mem[4][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][57]
--register power-up is low

LD10_mem[4][57] = DFFEAS(QE3L66, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][57],  ,  , LD10_mem_used[5]);


--LD10_mem[4][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][17]
--register power-up is low

LD10_mem[4][17] = DFFEAS(QE3L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][17],  ,  , LD10_mem_used[5]);


--LD10_mem[4][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][49]
--register power-up is low

LD10_mem[4][49] = DFFEAS(QE3L58, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][49],  ,  , LD10_mem_used[5]);


--LD10_mem[5][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][1]
--register power-up is low

LD10_mem[5][1] = DFFEAS(QE3L10, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][1],  ,  , LD10_mem_used[6]);


--LD10_mem[5][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][33]
--register power-up is low

LD10_mem[5][33] = DFFEAS(QE3L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][33],  ,  , LD10_mem_used[6]);


--line_buffer[1][1][0] is line_buffer[1][1][0]
--register power-up is low

line_buffer[1][1][0] = DFFEAS(line_buffer[1][2][0], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][1][1] is line_buffer[1][1][1]
--register power-up is low

line_buffer[1][1][1] = DFFEAS(line_buffer[1][2][1], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][1][2] is line_buffer[1][1][2]
--register power-up is low

line_buffer[1][1][2] = DFFEAS(line_buffer[1][2][2], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][1][3] is line_buffer[1][1][3]
--register power-up is low

line_buffer[1][1][3] = DFFEAS(line_buffer[1][2][3], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][1][4] is line_buffer[1][1][4]
--register power-up is low

line_buffer[1][1][4] = DFFEAS(line_buffer[1][2][4], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][1][5] is line_buffer[1][1][5]
--register power-up is low

line_buffer[1][1][5] = DFFEAS(line_buffer[1][2][5], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][1][6] is line_buffer[1][1][6]
--register power-up is low

line_buffer[1][1][6] = DFFEAS(line_buffer[1][2][6], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][1][7] is line_buffer[1][1][7]
--register power-up is low

line_buffer[1][1][7] = DFFEAS(line_buffer[1][2][7], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][0] is line_buffer[1][0][0]
--register power-up is low

line_buffer[1][0][0] = DFFEAS(line_buffer[1][1][0], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][1] is line_buffer[1][0][1]
--register power-up is low

line_buffer[1][0][1] = DFFEAS(line_buffer[1][1][1], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][2] is line_buffer[1][0][2]
--register power-up is low

line_buffer[1][0][2] = DFFEAS(line_buffer[1][1][2], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][3] is line_buffer[1][0][3]
--register power-up is low

line_buffer[1][0][3] = DFFEAS(line_buffer[1][1][3], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][4] is line_buffer[1][0][4]
--register power-up is low

line_buffer[1][0][4] = DFFEAS(line_buffer[1][1][4], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][5] is line_buffer[1][0][5]
--register power-up is low

line_buffer[1][0][5] = DFFEAS(line_buffer[1][1][5], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][6] is line_buffer[1][0][6]
--register power-up is low

line_buffer[1][0][6] = DFFEAS(line_buffer[1][1][6], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[1][0][7] is line_buffer[1][0][7]
--register power-up is low

line_buffer[1][0][7] = DFFEAS(line_buffer[1][1][7], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L1835 is Mult3~mac
A1L1835 = EQUATION NOT SUPPORTED;

--A1L1820 is Mult3~325
A1L1820 = EQUATION NOT SUPPORTED;

--A1L1821 is Mult3~326
A1L1821 = EQUATION NOT SUPPORTED;

--A1L1822 is Mult3~327
A1L1822 = EQUATION NOT SUPPORTED;

--A1L1823 is Mult3~328
A1L1823 = EQUATION NOT SUPPORTED;

--A1L1824 is Mult3~329
A1L1824 = EQUATION NOT SUPPORTED;

--A1L1825 is Mult3~330
A1L1825 = EQUATION NOT SUPPORTED;

--A1L1826 is Mult3~331
A1L1826 = EQUATION NOT SUPPORTED;

--A1L1827 is Mult3~332
A1L1827 = EQUATION NOT SUPPORTED;

--A1L1828 is Mult3~333
A1L1828 = EQUATION NOT SUPPORTED;

--A1L1829 is Mult3~334
A1L1829 = EQUATION NOT SUPPORTED;

--A1L1830 is Mult3~335
A1L1830 = EQUATION NOT SUPPORTED;

--A1L1831 is Mult3~336
A1L1831 = EQUATION NOT SUPPORTED;

--A1L1832 is Mult3~337
A1L1832 = EQUATION NOT SUPPORTED;

--A1L1833 is Mult3~338
A1L1833 = EQUATION NOT SUPPORTED;

--A1L1834 is Mult3~339
A1L1834 = EQUATION NOT SUPPORTED;


--A1L187 is Add14~58
A1L187_adder_eqn = ( A1L5263 ) + ( A1L4897 ) + ( A1L191 );
A1L187 = CARRY(A1L187_adder_eqn);


--A1L2858 is Mult6~mac
A1L2858 = EQUATION NOT SUPPORTED;

--A1L2843 is Mult6~325
A1L2843 = EQUATION NOT SUPPORTED;

--A1L2844 is Mult6~326
A1L2844 = EQUATION NOT SUPPORTED;

--A1L2845 is Mult6~327
A1L2845 = EQUATION NOT SUPPORTED;

--A1L2846 is Mult6~328
A1L2846 = EQUATION NOT SUPPORTED;

--A1L2847 is Mult6~329
A1L2847 = EQUATION NOT SUPPORTED;

--A1L2848 is Mult6~330
A1L2848 = EQUATION NOT SUPPORTED;

--A1L2849 is Mult6~331
A1L2849 = EQUATION NOT SUPPORTED;

--A1L2850 is Mult6~332
A1L2850 = EQUATION NOT SUPPORTED;

--A1L2851 is Mult6~333
A1L2851 = EQUATION NOT SUPPORTED;

--A1L2852 is Mult6~334
A1L2852 = EQUATION NOT SUPPORTED;

--A1L2853 is Mult6~335
A1L2853 = EQUATION NOT SUPPORTED;

--A1L2854 is Mult6~336
A1L2854 = EQUATION NOT SUPPORTED;

--A1L2855 is Mult6~337
A1L2855 = EQUATION NOT SUPPORTED;

--A1L2856 is Mult6~338
A1L2856 = EQUATION NOT SUPPORTED;

--A1L2857 is Mult6~339
A1L2857 = EQUATION NOT SUPPORTED;


--A1L247 is Add15~54
A1L247_adder_eqn = ( A1L5264 ) + ( A1L5239 ) + ( A1L251 );
A1L247 = CARRY(A1L247_adder_eqn);


--LD10_mem[1][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][8]
--register power-up is low

LD10_mem[1][8] = DFFEAS(QE3L17, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][8],  ,  , LD10_mem_used[2]);


--LD10_mem[1][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][40]
--register power-up is low

LD10_mem[1][40] = DFFEAS(QE3L49, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][40],  ,  , LD10_mem_used[2]);


--LD10_mem[1][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][24]
--register power-up is low

LD10_mem[1][24] = DFFEAS(QE3L33, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][24],  ,  , LD10_mem_used[2]);


--LD10_mem[1][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][56]
--register power-up is low

LD10_mem[1][56] = DFFEAS(QE3L65, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][56],  ,  , LD10_mem_used[2]);


--LD10_mem[1][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][16]
--register power-up is low

LD10_mem[1][16] = DFFEAS(QE3L25, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][16],  ,  , LD10_mem_used[2]);


--LD10_mem[1][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][48]
--register power-up is low

LD10_mem[1][48] = DFFEAS(QE3L57, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L2, LD10_mem[2][48],  ,  , LD10_mem_used[2]);


--LD10_mem[2][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]
--register power-up is low

LD10_mem[2][0] = DFFEAS(QE3L9, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][0],  ,  , LD10_mem_used[3]);


--LD10_mem[2][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][32]
--register power-up is low

LD10_mem[2][32] = DFFEAS(QE3L41, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][32],  ,  , LD10_mem_used[3]);


--XD1L77 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~1
XD1L77_adder_eqn = ( XD1_valid_write_data_length_byte_counter[5] ) + ( VCC ) + ( XD1L106 );
XD1L77 = SUM(XD1L77_adder_eqn);

--XD1L78 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~2
XD1L78_adder_eqn = ( XD1_valid_write_data_length_byte_counter[5] ) + ( VCC ) + ( XD1L106 );
XD1L78 = CARRY(XD1L78_adder_eqn);


--XD1L81 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~5
XD1L81_adder_eqn = ( XD1_valid_write_data_length_byte_counter[17] ) + ( VCC ) + ( XD1L130 );
XD1L81 = SUM(XD1L81_adder_eqn);

--XD1L82 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~6
XD1L82_adder_eqn = ( XD1_valid_write_data_length_byte_counter[17] ) + ( VCC ) + ( XD1L130 );
XD1L82 = CARRY(XD1L82_adder_eqn);


--XD1L36 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~1
XD1L36_adder_eqn = ( XD1_scan_length[9] ) + ( GND ) + ( XD1L53 );
XD1L36 = SUM(XD1L36_adder_eqn);

--XD1L37 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~2
XD1L37_adder_eqn = ( XD1_scan_length[9] ) + ( GND ) + ( XD1L53 );
XD1L37 = CARRY(XD1L37_adder_eqn);


--XD1L85 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~9
XD1L85_adder_eqn = ( XD1_valid_write_data_length_byte_counter[8] ) + ( VCC ) + ( XD1L122 );
XD1L85 = SUM(XD1L85_adder_eqn);

--XD1L86 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~10
XD1L86_adder_eqn = ( XD1_valid_write_data_length_byte_counter[8] ) + ( VCC ) + ( XD1L122 );
XD1L86 = CARRY(XD1L86_adder_eqn);


--XD1L89 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~13
XD1L89_adder_eqn = ( XD1_valid_write_data_length_byte_counter[0] ) + ( VCC ) + ( !VCC );
XD1L89 = SUM(XD1L89_adder_eqn);

--XD1L90 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~14
XD1L90_adder_eqn = ( XD1_valid_write_data_length_byte_counter[0] ) + ( VCC ) + ( !VCC );
XD1L90 = CARRY(XD1L90_adder_eqn);


--XD1L93 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~17
XD1L93_adder_eqn = ( XD1_valid_write_data_length_byte_counter[1] ) + ( VCC ) + ( XD1L90 );
XD1L93 = SUM(XD1L93_adder_eqn);

--XD1L94 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~18
XD1L94_adder_eqn = ( XD1_valid_write_data_length_byte_counter[1] ) + ( VCC ) + ( XD1L90 );
XD1L94 = CARRY(XD1L94_adder_eqn);


--XD1L97 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~21
XD1L97_adder_eqn = ( XD1_valid_write_data_length_byte_counter[2] ) + ( VCC ) + ( XD1L94 );
XD1L97 = SUM(XD1L97_adder_eqn);

--XD1L98 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~22
XD1L98_adder_eqn = ( XD1_valid_write_data_length_byte_counter[2] ) + ( VCC ) + ( XD1L94 );
XD1L98 = CARRY(XD1L98_adder_eqn);


--XD1L101 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~25
XD1L101_adder_eqn = ( XD1_valid_write_data_length_byte_counter[3] ) + ( VCC ) + ( XD1L98 );
XD1L101 = SUM(XD1L101_adder_eqn);

--XD1L102 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~26
XD1L102_adder_eqn = ( XD1_valid_write_data_length_byte_counter[3] ) + ( VCC ) + ( XD1L98 );
XD1L102 = CARRY(XD1L102_adder_eqn);


--XD1L105 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~29
XD1L105_adder_eqn = ( XD1_valid_write_data_length_byte_counter[4] ) + ( VCC ) + ( XD1L102 );
XD1L105 = SUM(XD1L105_adder_eqn);

--XD1L106 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~30
XD1L106_adder_eqn = ( XD1_valid_write_data_length_byte_counter[4] ) + ( VCC ) + ( XD1L102 );
XD1L106 = CARRY(XD1L106_adder_eqn);


--XD1L109 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~33
XD1L109_adder_eqn = ( XD1_valid_write_data_length_byte_counter[6] ) + ( VCC ) + ( XD1L78 );
XD1L109 = SUM(XD1L109_adder_eqn);

--XD1L110 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~34
XD1L110_adder_eqn = ( XD1_valid_write_data_length_byte_counter[6] ) + ( VCC ) + ( XD1L78 );
XD1L110 = CARRY(XD1L110_adder_eqn);


--XD1L113 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~37
XD1L113_adder_eqn = ( XD1_valid_write_data_length_byte_counter[9] ) + ( VCC ) + ( XD1L86 );
XD1L113 = SUM(XD1L113_adder_eqn);

--XD1L114 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~38
XD1L114_adder_eqn = ( XD1_valid_write_data_length_byte_counter[9] ) + ( VCC ) + ( XD1L86 );
XD1L114 = CARRY(XD1L114_adder_eqn);


--XD1L40 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~5
XD1L40_adder_eqn = ( XD1_scan_length[1] ) + ( XD1_scan_length[0] ) + ( !VCC );
XD1L40 = SUM(XD1L40_adder_eqn);

--XD1L41 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~6
XD1L41_adder_eqn = ( XD1_scan_length[1] ) + ( XD1_scan_length[0] ) + ( !VCC );
XD1L41 = CARRY(XD1L41_adder_eqn);


--XD1L117 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~41
XD1L117_adder_eqn = ( XD1_valid_write_data_length_byte_counter[10] ) + ( VCC ) + ( XD1L114 );
XD1L117 = SUM(XD1L117_adder_eqn);

--XD1L118 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~42
XD1L118_adder_eqn = ( XD1_valid_write_data_length_byte_counter[10] ) + ( VCC ) + ( XD1L114 );
XD1L118 = CARRY(XD1L118_adder_eqn);


--XD1L44 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~9
XD1L44_adder_eqn = ( XD1_scan_length[2] ) + ( GND ) + ( XD1L41 );
XD1L44 = SUM(XD1L44_adder_eqn);

--XD1L45 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~10
XD1L45_adder_eqn = ( XD1_scan_length[2] ) + ( GND ) + ( XD1L41 );
XD1L45 = CARRY(XD1L45_adder_eqn);


--XD1L121 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~45
XD1L121_adder_eqn = ( XD1_valid_write_data_length_byte_counter[7] ) + ( VCC ) + ( XD1L110 );
XD1L121 = SUM(XD1L121_adder_eqn);

--XD1L122 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~46
XD1L122_adder_eqn = ( XD1_valid_write_data_length_byte_counter[7] ) + ( VCC ) + ( XD1L110 );
XD1L122 = CARRY(XD1L122_adder_eqn);


--XD1L125 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~49
XD1L125_adder_eqn = ( XD1_valid_write_data_length_byte_counter[18] ) + ( VCC ) + ( XD1L82 );
XD1L125 = SUM(XD1L125_adder_eqn);


--XD1L48 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~13
XD1L48_adder_eqn = ( GND ) + ( GND ) + ( XD1L37 );
XD1L48 = SUM(XD1L48_adder_eqn);


--XD1L129 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~53
XD1L129_adder_eqn = ( XD1_valid_write_data_length_byte_counter[16] ) + ( VCC ) + ( XD1L150 );
XD1L129 = SUM(XD1L129_adder_eqn);

--XD1L130 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~54
XD1L130_adder_eqn = ( XD1_valid_write_data_length_byte_counter[16] ) + ( VCC ) + ( XD1L150 );
XD1L130 = CARRY(XD1L130_adder_eqn);


--XD1L52 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~17
XD1L52_adder_eqn = ( XD1_scan_length[8] ) + ( GND ) + ( XD1L73 );
XD1L52 = SUM(XD1L52_adder_eqn);

--XD1L53 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~18
XD1L53_adder_eqn = ( XD1_scan_length[8] ) + ( GND ) + ( XD1L73 );
XD1L53 = CARRY(XD1L53_adder_eqn);


--XD1L133 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~57
XD1L133_adder_eqn = ( XD1_valid_write_data_length_byte_counter[11] ) + ( VCC ) + ( XD1L118 );
XD1L133 = SUM(XD1L133_adder_eqn);

--XD1L134 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~58
XD1L134_adder_eqn = ( XD1_valid_write_data_length_byte_counter[11] ) + ( VCC ) + ( XD1L118 );
XD1L134 = CARRY(XD1L134_adder_eqn);


--XD1L56 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~21
XD1L56_adder_eqn = ( XD1_scan_length[3] ) + ( GND ) + ( XD1L45 );
XD1L56 = SUM(XD1L56_adder_eqn);

--XD1L57 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~22
XD1L57_adder_eqn = ( XD1_scan_length[3] ) + ( GND ) + ( XD1L45 );
XD1L57 = CARRY(XD1L57_adder_eqn);


--XD1L137 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~61
XD1L137_adder_eqn = ( XD1_valid_write_data_length_byte_counter[12] ) + ( VCC ) + ( XD1L134 );
XD1L137 = SUM(XD1L137_adder_eqn);

--XD1L138 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~62
XD1L138_adder_eqn = ( XD1_valid_write_data_length_byte_counter[12] ) + ( VCC ) + ( XD1L134 );
XD1L138 = CARRY(XD1L138_adder_eqn);


--XD1L60 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~25
XD1L60_adder_eqn = ( XD1_scan_length[4] ) + ( GND ) + ( XD1L57 );
XD1L60 = SUM(XD1L60_adder_eqn);

--XD1L61 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~26
XD1L61_adder_eqn = ( XD1_scan_length[4] ) + ( GND ) + ( XD1L57 );
XD1L61 = CARRY(XD1L61_adder_eqn);


--XD1L141 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~65
XD1L141_adder_eqn = ( XD1_valid_write_data_length_byte_counter[13] ) + ( VCC ) + ( XD1L138 );
XD1L141 = SUM(XD1L141_adder_eqn);

--XD1L142 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~66
XD1L142_adder_eqn = ( XD1_valid_write_data_length_byte_counter[13] ) + ( VCC ) + ( XD1L138 );
XD1L142 = CARRY(XD1L142_adder_eqn);


--XD1L64 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~29
XD1L64_adder_eqn = ( XD1_scan_length[5] ) + ( GND ) + ( XD1L61 );
XD1L64 = SUM(XD1L64_adder_eqn);

--XD1L65 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~30
XD1L65_adder_eqn = ( XD1_scan_length[5] ) + ( GND ) + ( XD1L61 );
XD1L65 = CARRY(XD1L65_adder_eqn);


--XD1L145 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~69
XD1L145_adder_eqn = ( XD1_valid_write_data_length_byte_counter[14] ) + ( VCC ) + ( XD1L142 );
XD1L145 = SUM(XD1L145_adder_eqn);

--XD1L146 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~70
XD1L146_adder_eqn = ( XD1_valid_write_data_length_byte_counter[14] ) + ( VCC ) + ( XD1L142 );
XD1L146 = CARRY(XD1L146_adder_eqn);


--XD1L68 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~33
XD1L68_adder_eqn = ( XD1_scan_length[6] ) + ( GND ) + ( XD1L65 );
XD1L68 = SUM(XD1L68_adder_eqn);

--XD1L69 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~34
XD1L69_adder_eqn = ( XD1_scan_length[6] ) + ( GND ) + ( XD1L65 );
XD1L69 = CARRY(XD1L69_adder_eqn);


--XD1L149 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~73
XD1L149_adder_eqn = ( XD1_valid_write_data_length_byte_counter[15] ) + ( VCC ) + ( XD1L146 );
XD1L149 = SUM(XD1L149_adder_eqn);

--XD1L150 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~74
XD1L150_adder_eqn = ( XD1_valid_write_data_length_byte_counter[15] ) + ( VCC ) + ( XD1L146 );
XD1L150 = CARRY(XD1L150_adder_eqn);


--XD1L72 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~37
XD1L72_adder_eqn = ( XD1_scan_length[7] ) + ( GND ) + ( XD1L69 );
XD1L72 = SUM(XD1L72_adder_eqn);

--XD1L73 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~38
XD1L73_adder_eqn = ( XD1_scan_length[7] ) + ( GND ) + ( XD1L69 );
XD1L73 = CARRY(XD1L73_adder_eqn);


--LD10_mem[5][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][15]
--register power-up is low

LD10_mem[5][15] = DFFEAS(QE3L24, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][15],  ,  , LD10_mem_used[6]);


--LD10_mem[5][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][47]
--register power-up is low

LD10_mem[5][47] = DFFEAS(QE3L56, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][47],  ,  , LD10_mem_used[6]);


--LD10_mem[5][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][23]
--register power-up is low

LD10_mem[5][23] = DFFEAS(QE3L32, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][23],  ,  , LD10_mem_used[6]);


--LD10_mem[5][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][55]
--register power-up is low

LD10_mem[5][55] = DFFEAS(QE3L64, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][55],  ,  , LD10_mem_used[6]);


--LD10_mem[5][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][31]
--register power-up is low

LD10_mem[5][31] = DFFEAS(QE3L40, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][31],  ,  , LD10_mem_used[6]);


--LD10_mem[5][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][63]
--register power-up is low

LD10_mem[5][63] = DFFEAS(QE3L72, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][63],  ,  , LD10_mem_used[6]);


--LD10_mem[5][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][14]
--register power-up is low

LD10_mem[5][14] = DFFEAS(QE3L23, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][14],  ,  , LD10_mem_used[6]);


--LD10_mem[5][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][46]
--register power-up is low

LD10_mem[5][46] = DFFEAS(QE3L55, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][46],  ,  , LD10_mem_used[6]);


--LD10_mem[5][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][30]
--register power-up is low

LD10_mem[5][30] = DFFEAS(QE3L39, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][30],  ,  , LD10_mem_used[6]);


--LD10_mem[5][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][62]
--register power-up is low

LD10_mem[5][62] = DFFEAS(QE3L71, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][62],  ,  , LD10_mem_used[6]);


--LD10_mem[5][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][22]
--register power-up is low

LD10_mem[5][22] = DFFEAS(QE3L31, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][22],  ,  , LD10_mem_used[6]);


--LD10_mem[5][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][54]
--register power-up is low

LD10_mem[5][54] = DFFEAS(QE3L63, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][54],  ,  , LD10_mem_used[6]);


--LD10_mem[5][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][13]
--register power-up is low

LD10_mem[5][13] = DFFEAS(QE3L22, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][13],  ,  , LD10_mem_used[6]);


--LD10_mem[5][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][45]
--register power-up is low

LD10_mem[5][45] = DFFEAS(QE3L54, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][45],  ,  , LD10_mem_used[6]);


--LD10_mem[5][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][29]
--register power-up is low

LD10_mem[5][29] = DFFEAS(QE3L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][29],  ,  , LD10_mem_used[6]);


--LD10_mem[5][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][61]
--register power-up is low

LD10_mem[5][61] = DFFEAS(QE3L70, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][61],  ,  , LD10_mem_used[6]);


--LD10_mem[5][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][21]
--register power-up is low

LD10_mem[5][21] = DFFEAS(QE3L30, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][21],  ,  , LD10_mem_used[6]);


--LD10_mem[5][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][53]
--register power-up is low

LD10_mem[5][53] = DFFEAS(QE3L62, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][53],  ,  , LD10_mem_used[6]);


--LD10_mem[5][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][12]
--register power-up is low

LD10_mem[5][12] = DFFEAS(QE3L21, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][12],  ,  , LD10_mem_used[6]);


--LD10_mem[5][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][44]
--register power-up is low

LD10_mem[5][44] = DFFEAS(QE3L53, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][44],  ,  , LD10_mem_used[6]);


--LD10_mem[5][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][28]
--register power-up is low

LD10_mem[5][28] = DFFEAS(QE3L37, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][28],  ,  , LD10_mem_used[6]);


--LD10_mem[5][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][60]
--register power-up is low

LD10_mem[5][60] = DFFEAS(QE3L69, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][60],  ,  , LD10_mem_used[6]);


--LD10_mem[5][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][20]
--register power-up is low

LD10_mem[5][20] = DFFEAS(QE3L29, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][20],  ,  , LD10_mem_used[6]);


--LD10_mem[5][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][52]
--register power-up is low

LD10_mem[5][52] = DFFEAS(QE3L61, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][52],  ,  , LD10_mem_used[6]);


--LD10_mem[5][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][11]
--register power-up is low

LD10_mem[5][11] = DFFEAS(QE3L20, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][11],  ,  , LD10_mem_used[6]);


--LD10_mem[5][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][43]
--register power-up is low

LD10_mem[5][43] = DFFEAS(QE3L52, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][43],  ,  , LD10_mem_used[6]);


--LD10_mem[5][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][27]
--register power-up is low

LD10_mem[5][27] = DFFEAS(QE3L36, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][27],  ,  , LD10_mem_used[6]);


--LD10_mem[5][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][59]
--register power-up is low

LD10_mem[5][59] = DFFEAS(QE3L68, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][59],  ,  , LD10_mem_used[6]);


--LD10_mem[5][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][19]
--register power-up is low

LD10_mem[5][19] = DFFEAS(QE3L28, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][19],  ,  , LD10_mem_used[6]);


--LD10_mem[5][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][51]
--register power-up is low

LD10_mem[5][51] = DFFEAS(QE3L60, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][51],  ,  , LD10_mem_used[6]);


--LD10_mem[5][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][10]
--register power-up is low

LD10_mem[5][10] = DFFEAS(QE3L19, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][10],  ,  , LD10_mem_used[6]);


--LD10_mem[5][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][42]
--register power-up is low

LD10_mem[5][42] = DFFEAS(QE3L51, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][42],  ,  , LD10_mem_used[6]);


--LD10_mem[5][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][26]
--register power-up is low

LD10_mem[5][26] = DFFEAS(QE3L35, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][26],  ,  , LD10_mem_used[6]);


--LD10_mem[5][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][58]
--register power-up is low

LD10_mem[5][58] = DFFEAS(QE3L67, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][58],  ,  , LD10_mem_used[6]);


--LD10_mem[5][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][18]
--register power-up is low

LD10_mem[5][18] = DFFEAS(QE3L27, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][18],  ,  , LD10_mem_used[6]);


--LD10_mem[5][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][50]
--register power-up is low

LD10_mem[5][50] = DFFEAS(QE3L59, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][50],  ,  , LD10_mem_used[6]);


--LD10_mem[5][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][9]
--register power-up is low

LD10_mem[5][9] = DFFEAS(QE3L18, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][9],  ,  , LD10_mem_used[6]);


--LD10_mem[5][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][41]
--register power-up is low

LD10_mem[5][41] = DFFEAS(QE3L50, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][41],  ,  , LD10_mem_used[6]);


--LD10_mem[5][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][25]
--register power-up is low

LD10_mem[5][25] = DFFEAS(QE3L34, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][25],  ,  , LD10_mem_used[6]);


--LD10_mem[5][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][57]
--register power-up is low

LD10_mem[5][57] = DFFEAS(QE3L66, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][57],  ,  , LD10_mem_used[6]);


--LD10_mem[5][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][17]
--register power-up is low

LD10_mem[5][17] = DFFEAS(QE3L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][17],  ,  , LD10_mem_used[6]);


--LD10_mem[5][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][49]
--register power-up is low

LD10_mem[5][49] = DFFEAS(QE3L58, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][49],  ,  , LD10_mem_used[6]);


--line_buffer[0][2][0] is line_buffer[0][2][0]
--register power-up is low

line_buffer[0][2][0] = DFFEAS(HC1_data_out[16], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][2][1] is line_buffer[0][2][1]
--register power-up is low

line_buffer[0][2][1] = DFFEAS(HC1_data_out[17], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][2][2] is line_buffer[0][2][2]
--register power-up is low

line_buffer[0][2][2] = DFFEAS(HC1_data_out[18], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][2][3] is line_buffer[0][2][3]
--register power-up is low

line_buffer[0][2][3] = DFFEAS(HC1_data_out[19], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][2][4] is line_buffer[0][2][4]
--register power-up is low

line_buffer[0][2][4] = DFFEAS(HC1_data_out[20], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][2][5] is line_buffer[0][2][5]
--register power-up is low

line_buffer[0][2][5] = DFFEAS(HC1_data_out[21], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][2][6] is line_buffer[0][2][6]
--register power-up is low

line_buffer[0][2][6] = DFFEAS(HC1_data_out[22], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][2][7] is line_buffer[0][2][7]
--register power-up is low

line_buffer[0][2][7] = DFFEAS(HC1_data_out[23], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L1153 is Mult1~mac
A1L1153 = EQUATION NOT SUPPORTED;

--A1L1138 is Mult1~325
A1L1138 = EQUATION NOT SUPPORTED;

--A1L1139 is Mult1~326
A1L1139 = EQUATION NOT SUPPORTED;

--A1L1140 is Mult1~327
A1L1140 = EQUATION NOT SUPPORTED;

--A1L1141 is Mult1~328
A1L1141 = EQUATION NOT SUPPORTED;

--A1L1142 is Mult1~329
A1L1142 = EQUATION NOT SUPPORTED;

--A1L1143 is Mult1~330
A1L1143 = EQUATION NOT SUPPORTED;

--A1L1144 is Mult1~331
A1L1144 = EQUATION NOT SUPPORTED;

--A1L1145 is Mult1~332
A1L1145 = EQUATION NOT SUPPORTED;

--A1L1146 is Mult1~333
A1L1146 = EQUATION NOT SUPPORTED;

--A1L1147 is Mult1~334
A1L1147 = EQUATION NOT SUPPORTED;

--A1L1148 is Mult1~335
A1L1148 = EQUATION NOT SUPPORTED;

--A1L1149 is Mult1~336
A1L1149 = EQUATION NOT SUPPORTED;

--A1L1150 is Mult1~337
A1L1150 = EQUATION NOT SUPPORTED;

--A1L1151 is Mult1~338
A1L1151 = EQUATION NOT SUPPORTED;

--A1L1152 is Mult1~339
A1L1152 = EQUATION NOT SUPPORTED;


--A1L191 is Add14~62
A1L191_adder_eqn = ( A1L5262 ) + ( A1L4896 ) + ( A1L163 );
A1L191 = CARRY(A1L191_adder_eqn);


--A1L2176 is Mult4~mac
A1L2176 = EQUATION NOT SUPPORTED;

--A1L2161 is Mult4~325
A1L2161 = EQUATION NOT SUPPORTED;

--A1L2162 is Mult4~326
A1L2162 = EQUATION NOT SUPPORTED;

--A1L2163 is Mult4~327
A1L2163 = EQUATION NOT SUPPORTED;

--A1L2164 is Mult4~328
A1L2164 = EQUATION NOT SUPPORTED;

--A1L2165 is Mult4~329
A1L2165 = EQUATION NOT SUPPORTED;

--A1L2166 is Mult4~330
A1L2166 = EQUATION NOT SUPPORTED;

--A1L2167 is Mult4~331
A1L2167 = EQUATION NOT SUPPORTED;

--A1L2168 is Mult4~332
A1L2168 = EQUATION NOT SUPPORTED;

--A1L2169 is Mult4~333
A1L2169 = EQUATION NOT SUPPORTED;

--A1L2170 is Mult4~334
A1L2170 = EQUATION NOT SUPPORTED;

--A1L2171 is Mult4~335
A1L2171 = EQUATION NOT SUPPORTED;

--A1L2172 is Mult4~336
A1L2172 = EQUATION NOT SUPPORTED;

--A1L2173 is Mult4~337
A1L2173 = EQUATION NOT SUPPORTED;

--A1L2174 is Mult4~338
A1L2174 = EQUATION NOT SUPPORTED;

--A1L2175 is Mult4~339
A1L2175 = EQUATION NOT SUPPORTED;


--A1L251 is Add15~58
A1L251_adder_eqn = ( A1L5263 ) + ( A1L5238 ) + ( A1L255 );
A1L251 = CARRY(A1L251_adder_eqn);


--LD10_mem[2][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][8]
--register power-up is low

LD10_mem[2][8] = DFFEAS(QE3L17, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][8],  ,  , LD10_mem_used[3]);


--LD10_mem[2][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][40]
--register power-up is low

LD10_mem[2][40] = DFFEAS(QE3L49, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][40],  ,  , LD10_mem_used[3]);


--LD10_mem[2][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][24]
--register power-up is low

LD10_mem[2][24] = DFFEAS(QE3L33, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][24],  ,  , LD10_mem_used[3]);


--LD10_mem[2][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][56]
--register power-up is low

LD10_mem[2][56] = DFFEAS(QE3L65, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][56],  ,  , LD10_mem_used[3]);


--LD10_mem[2][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][16]
--register power-up is low

LD10_mem[2][16] = DFFEAS(QE3L25, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][16],  ,  , LD10_mem_used[3]);


--LD10_mem[2][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][48]
--register power-up is low

LD10_mem[2][48] = DFFEAS(QE3L57, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L3, LD10_mem[3][48],  ,  , LD10_mem_used[3]);


--LD10_mem[3][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]
--register power-up is low

LD10_mem[3][0] = DFFEAS(QE3L9, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][0],  ,  , LD10_mem_used[4]);


--LD10_mem[3][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][32]
--register power-up is low

LD10_mem[3][32] = DFFEAS(QE3L41, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][32],  ,  , LD10_mem_used[4]);


--line_buffer[0][1][0] is line_buffer[0][1][0]
--register power-up is low

line_buffer[0][1][0] = DFFEAS(line_buffer[0][2][0], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][1][1] is line_buffer[0][1][1]
--register power-up is low

line_buffer[0][1][1] = DFFEAS(line_buffer[0][2][1], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][1][2] is line_buffer[0][1][2]
--register power-up is low

line_buffer[0][1][2] = DFFEAS(line_buffer[0][2][2], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][1][3] is line_buffer[0][1][3]
--register power-up is low

line_buffer[0][1][3] = DFFEAS(line_buffer[0][2][3], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][1][4] is line_buffer[0][1][4]
--register power-up is low

line_buffer[0][1][4] = DFFEAS(line_buffer[0][2][4], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][1][5] is line_buffer[0][1][5]
--register power-up is low

line_buffer[0][1][5] = DFFEAS(line_buffer[0][2][5], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][1][6] is line_buffer[0][1][6]
--register power-up is low

line_buffer[0][1][6] = DFFEAS(line_buffer[0][2][6], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][1][7] is line_buffer[0][1][7]
--register power-up is low

line_buffer[0][1][7] = DFFEAS(line_buffer[0][2][7], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--A1L480 is Mult0~8
A1L480 = EQUATION NOT SUPPORTED;

--A1L481 is Mult0~9
A1L481 = EQUATION NOT SUPPORTED;

--A1L482 is Mult0~10
A1L482 = EQUATION NOT SUPPORTED;

--A1L483 is Mult0~11
A1L483 = EQUATION NOT SUPPORTED;

--A1L484 is Mult0~12
A1L484 = EQUATION NOT SUPPORTED;

--A1L485 is Mult0~13
A1L485 = EQUATION NOT SUPPORTED;

--A1L486 is Mult0~14
A1L486 = EQUATION NOT SUPPORTED;

--A1L487 is Mult0~15
A1L487 = EQUATION NOT SUPPORTED;

--A1L488 is Mult0~16
A1L488 = EQUATION NOT SUPPORTED;

--A1L489 is Mult0~17
A1L489 = EQUATION NOT SUPPORTED;

--A1L490 is Mult0~18
A1L490 = EQUATION NOT SUPPORTED;


--A1L1494 is Mult2~mac
A1L1494 = EQUATION NOT SUPPORTED;

--A1L1479 is Mult2~325
A1L1479 = EQUATION NOT SUPPORTED;

--A1L1480 is Mult2~326
A1L1480 = EQUATION NOT SUPPORTED;

--A1L1481 is Mult2~327
A1L1481 = EQUATION NOT SUPPORTED;

--A1L1482 is Mult2~328
A1L1482 = EQUATION NOT SUPPORTED;

--A1L1483 is Mult2~329
A1L1483 = EQUATION NOT SUPPORTED;

--A1L1484 is Mult2~330
A1L1484 = EQUATION NOT SUPPORTED;

--A1L1485 is Mult2~331
A1L1485 = EQUATION NOT SUPPORTED;

--A1L1486 is Mult2~332
A1L1486 = EQUATION NOT SUPPORTED;

--A1L1487 is Mult2~333
A1L1487 = EQUATION NOT SUPPORTED;

--A1L1488 is Mult2~334
A1L1488 = EQUATION NOT SUPPORTED;

--A1L1489 is Mult2~335
A1L1489 = EQUATION NOT SUPPORTED;

--A1L1490 is Mult2~336
A1L1490 = EQUATION NOT SUPPORTED;

--A1L1491 is Mult2~337
A1L1491 = EQUATION NOT SUPPORTED;

--A1L1492 is Mult2~338
A1L1492 = EQUATION NOT SUPPORTED;

--A1L1493 is Mult2~339
A1L1493 = EQUATION NOT SUPPORTED;


--A1L255 is Add15~62
A1L255_adder_eqn = ( A1L5262 ) + ( A1L5237 ) + ( A1L227 );
A1L255 = CARRY(A1L255_adder_eqn);


--LD10_mem[3][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][8]
--register power-up is low

LD10_mem[3][8] = DFFEAS(QE3L17, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][8],  ,  , LD10_mem_used[4]);


--LD10_mem[3][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][40]
--register power-up is low

LD10_mem[3][40] = DFFEAS(QE3L49, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][40],  ,  , LD10_mem_used[4]);


--LD10_mem[3][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][24]
--register power-up is low

LD10_mem[3][24] = DFFEAS(QE3L33, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][24],  ,  , LD10_mem_used[4]);


--LD10_mem[3][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][56]
--register power-up is low

LD10_mem[3][56] = DFFEAS(QE3L65, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][56],  ,  , LD10_mem_used[4]);


--LD10_mem[3][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][16]
--register power-up is low

LD10_mem[3][16] = DFFEAS(QE3L25, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][16],  ,  , LD10_mem_used[4]);


--LD10_mem[3][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][48]
--register power-up is low

LD10_mem[3][48] = DFFEAS(QE3L57, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L4, LD10_mem[4][48],  ,  , LD10_mem_used[4]);


--LD10_mem[4][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]
--register power-up is low

LD10_mem[4][0] = DFFEAS(QE3L9, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][0],  ,  , LD10_mem_used[5]);


--LD10_mem[4][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][32]
--register power-up is low

LD10_mem[4][32] = DFFEAS(QE3L41, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][32],  ,  , LD10_mem_used[5]);


--line_buffer[0][0][0] is line_buffer[0][0][0]
--register power-up is low

line_buffer[0][0][0] = DFFEAS(line_buffer[0][1][0], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][0][1] is line_buffer[0][0][1]
--register power-up is low

line_buffer[0][0][1] = DFFEAS(line_buffer[0][1][1], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][0][2] is line_buffer[0][0][2]
--register power-up is low

line_buffer[0][0][2] = DFFEAS(line_buffer[0][1][2], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][0][3] is line_buffer[0][0][3]
--register power-up is low

line_buffer[0][0][3] = DFFEAS(line_buffer[0][1][3], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][0][4] is line_buffer[0][0][4]
--register power-up is low

line_buffer[0][0][4] = DFFEAS(line_buffer[0][1][4], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][0][5] is line_buffer[0][0][5]
--register power-up is low

line_buffer[0][0][5] = DFFEAS(line_buffer[0][1][5], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][0][6] is line_buffer[0][0][6]
--register power-up is low

line_buffer[0][0][6] = DFFEAS(line_buffer[0][1][6], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--line_buffer[0][0][7] is line_buffer[0][0][7]
--register power-up is low

line_buffer[0][0][7] = DFFEAS(line_buffer[0][1][7], CLOCK_50,  ,  ,  ,  ,  , !rst,  );


--LD10_mem[4][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][8]
--register power-up is low

LD10_mem[4][8] = DFFEAS(QE3L17, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][8],  ,  , LD10_mem_used[5]);


--LD10_mem[4][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][40]
--register power-up is low

LD10_mem[4][40] = DFFEAS(QE3L49, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][40],  ,  , LD10_mem_used[5]);


--LD10_mem[4][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][24]
--register power-up is low

LD10_mem[4][24] = DFFEAS(QE3L33, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][24],  ,  , LD10_mem_used[5]);


--LD10_mem[4][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][56]
--register power-up is low

LD10_mem[4][56] = DFFEAS(QE3L65, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][56],  ,  , LD10_mem_used[5]);


--LD10_mem[4][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][16]
--register power-up is low

LD10_mem[4][16] = DFFEAS(QE3L25, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][16],  ,  , LD10_mem_used[5]);


--LD10_mem[4][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][48]
--register power-up is low

LD10_mem[4][48] = DFFEAS(QE3L57, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L5, LD10_mem[5][48],  ,  , LD10_mem_used[5]);


--LD10_mem[5][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]
--register power-up is low

LD10_mem[5][0] = DFFEAS(QE3L9, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][0],  ,  , LD10_mem_used[6]);


--LD10_mem[5][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][32]
--register power-up is low

LD10_mem[5][32] = DFFEAS(QE3L41, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][32],  ,  , LD10_mem_used[6]);


--LD10_mem[5][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][8]
--register power-up is low

LD10_mem[5][8] = DFFEAS(QE3L17, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][8],  ,  , LD10_mem_used[6]);


--LD10_mem[5][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][40]
--register power-up is low

LD10_mem[5][40] = DFFEAS(QE3L49, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][40],  ,  , LD10_mem_used[6]);


--LD10_mem[5][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][24]
--register power-up is low

LD10_mem[5][24] = DFFEAS(QE3L33, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][24],  ,  , LD10_mem_used[6]);


--LD10_mem[5][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][56]
--register power-up is low

LD10_mem[5][56] = DFFEAS(QE3L65, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][56],  ,  , LD10_mem_used[6]);


--LD10_mem[5][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][16]
--register power-up is low

LD10_mem[5][16] = DFFEAS(QE3L25, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][16],  ,  , LD10_mem_used[6]);


--LD10_mem[5][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][48]
--register power-up is low

LD10_mem[5][48] = DFFEAS(QE3L57, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L6, LD10_mem[6][48],  ,  , LD10_mem_used[6]);


--BF4L126 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0
BF4L126 = ( !BF4_new_burst_reg & ( (((!BF4_in_burstwrap_reg[0] & ((BF4L61))))) ) ) # ( BF4_new_burst_reg & ( (BF4L61 & ((!ME2L56 & ((!ME2L63) # ((!KF3_saved_grant[1])))) # (ME2L56 & (!KF3_saved_grant[0] & ((!ME2L63) # (!KF3_saved_grant[1])))))) ) );


--BF3L153 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0
BF3L153 = ( !BF3_new_burst_reg & ( (((!BF3_in_burstwrap_reg[0] & ((BF3L56))))) ) ) # ( BF3_new_burst_reg & ( (BF3L56 & ((!ME2L56 & ((!ME2L63) # ((!KF2_saved_grant[1])))) # (ME2L56 & (!KF2_saved_grant[0] & ((!ME2L63) # (!KF2_saved_grant[1])))))) ) );


--ZE7L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0
ZE7L1 = ( !BF4_new_burst_reg & ( ((((BF4_in_size_reg[0])) # (BF4_in_size_reg[2]))) # (BF4_in_size_reg[1]) ) ) # ( BF4_new_burst_reg & ( ((((KF3_src_data[77])) # (KF3_src_data[79])) # (KF3_src_data[78])) ) );


--BF4L130 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4
BF4L130 = ( !BF4_new_burst_reg & ( (((!BF4_in_burstwrap_reg[1] & ((BF4L62))))) ) ) # ( BF4_new_burst_reg & ( (BF4L62 & ((!ME2L61 & ((!ME2L55) # ((!KF3_saved_grant[0])))) # (ME2L61 & (!KF3_saved_grant[1] & ((!ME2L55) # (!KF3_saved_grant[0])))))) ) );


--ZE4L116 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector20~0
ZE4L116 = ( !MC1_h2f_lw_AWBURST[0] & ( (!MC1_h2f_lw_AWBURST[1] & (((ZE4L144)))) # (MC1_h2f_lw_AWBURST[1] & ((!ME2L2 & ((!ME2L54 & ((ZE4L98))) # (ME2L54 & (ZE4L144)))) # (ME2L2 & (((ZE4L98)))))) ) ) # ( MC1_h2f_lw_AWBURST[0] & ( (((ZE4L74))) ) );


--XD1L377 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~27
XD1L377 = ( !XD1L353 & ( (A1L5625 & (A1L5609 & (!A1L5636 & ((!XD1L376) # (XD1_dr_data_out[7]))))) ) ) # ( XD1L353 & ( (A1L5625 & (A1L5609 & (!A1L5636 & ((!XD1L376) # (EE1_data1[6]))))) ) );


--ZE6L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0
ZE6L1 = ( !BF3_new_burst_reg & ( ((((BF3_in_size_reg[0])) # (BF3_in_size_reg[1]))) # (BF3_in_size_reg[2]) ) ) # ( BF3_new_burst_reg & ( ((((KF2_src_data[77])) # (KF2_src_data[79])) # (KF2_src_data[78])) ) );


--BF3L157 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4
BF3L157 = ( !BF3_new_burst_reg & ( (((!BF3_in_burstwrap_reg[1] & ((BF3L57))))) ) ) # ( BF3_new_burst_reg & ( (BF3L57 & ((!ME2L61 & ((!ME2L55) # ((!KF2_saved_grant[0])))) # (ME2L61 & (!KF2_saved_grant[1] & ((!ME2L55) # (!KF2_saved_grant[0])))))) ) );


--KF1L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~15
KF1L24 = ( !MC1_h2f_lw_ARBURST[1] & ( (((KF1_saved_grant[1] & ((MC1_h2f_lw_ARBURST[0]) # (ME2L34))))) ) ) # ( MC1_h2f_lw_ARBURST[1] & ( (KF1_saved_grant[1] & ((((MC1_h2f_lw_ARBURST[0]) # (ME2L6)) # (ME2L7)) # (ME2L8))) ) );


--BF2L94 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~3
BF2L94 = ( !MC1_h2f_lw_ARBURST[1] & ( (BF2L93 & (BF2L40 & ((!BF2_new_burst_reg) # ((!KF1_saved_grant[1]) # (!ME2L34))))) ) ) # ( MC1_h2f_lw_ARBURST[1] & ( (BF2L93 & (BF2L40 & ((!BF2_new_burst_reg) # ((!KF1_saved_grant[1]) # (ME2L57))))) ) );


--ZE1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector28~1
ZE1L28 = ( !ME1_sop_enable & ( (!MC1_h2f_AWBURST[0] & ((!ZE1L27 & (((MC1_h2f_AWADDR[1])))) # (ZE1L27 & (ZE1L18)))) # (MC1_h2f_AWBURST[0] & ((((ZE1L6))))) ) ) # ( ME1_sop_enable & ( (!MC1_h2f_AWBURST[0] & ((!ZE1L27 & (((ZE1_address_burst[1])))) # (ZE1L27 & (ZE1L18)))) # (MC1_h2f_AWBURST[0] & ((((ZE1L6))))) ) );


--BF2L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2
BF2L25 = ( !BF2_new_burst_reg & ( (!BF2_in_size_reg[1] & (((!BF2_in_size_reg[2] & (BF2_in_size_reg[0]))))) ) ) # ( BF2_new_burst_reg & ( ((!KF1L21 & (!KF1L22 & ((KF1L23))))) ) );


--BF2L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3
BF2L40 = ( !BF2_new_burst_reg & ( ((BF2L6 & (BF2_in_burstwrap_reg[1]))) # (BF2_int_nxt_addr_reg[1]) ) ) # ( BF2_new_burst_reg & ( (((KF1_saved_grant[1] & (ME2L45 & MC1_h2f_lw_ARADDR[1])))) ) );


--XD1L381 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~31
XD1L381 = ( !XD1L353 & ( (XD1L376 & (A1L5625 & (XD1_dr_data_out[5] & (A1L5609 & !A1L5636)))) ) ) # ( XD1L353 & ( (XD1L376 & (A1L5625 & (EE1_data1[4] & (A1L5609 & !A1L5636)))) ) );


--BF4L134 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8
BF4L134 = ( !BF4_new_burst_reg & ( (((!BF4_in_burstwrap_reg[2] & ((BF4L64))))) ) ) # ( BF4_new_burst_reg & ( (BF4L64 & ((!ME2L60 & ((!ME2L53) # ((!KF3_saved_grant[0])))) # (ME2L60 & (!KF3_saved_grant[1] & ((!ME2L53) # (!KF3_saved_grant[0])))))) ) );


--BF4L138 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12
BF4L138 = ( !BF4_new_burst_reg & ( (((!BF4_in_burstwrap_reg[3] & ((BF4L66))))) ) ) # ( BF4_new_burst_reg & ( (BF4L66 & ((!ME2L58 & ((!ME2L52) # ((!KF3_saved_grant[0])))) # (ME2L58 & (!KF3_saved_grant[1] & ((!ME2L52) # (!KF3_saved_grant[0])))))) ) );


--XD1L385 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~35
XD1L385 = ( !XD1L353 & ( (A1L5625 & (A1L5609 & (!A1L5636 & ((!XD1L376) # (XD1_dr_data_out[4]))))) ) ) # ( XD1L353 & ( (A1L5625 & (A1L5609 & (!A1L5636 & ((!XD1L376) # (EE1_data1[3]))))) ) );


--BF3L161 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8
BF3L161 = ( !BF3_new_burst_reg & ( (((!BF3_in_burstwrap_reg[2] & ((BF3L59))))) ) ) # ( BF3_new_burst_reg & ( (BF3L59 & ((!ME2L60 & ((!ME2L53) # ((!KF2_saved_grant[0])))) # (ME2L60 & (!KF2_saved_grant[1] & ((!ME2L53) # (!KF2_saved_grant[0])))))) ) );


--BF3L165 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12
BF3L165 = ( !BF3_new_burst_reg & ( (((!BF3_in_burstwrap_reg[3] & ((BF3L61))))) ) ) # ( BF3_new_burst_reg & ( (BF3L61 & ((!ME2L58 & ((!ME2L52) # ((!KF2_saved_grant[0])))) # (ME2L58 & (!KF2_saved_grant[1] & ((!ME2L52) # (!KF2_saved_grant[0])))))) ) );


--BF2L105 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~1
BF2L105 = ( !MC1_h2f_lw_ARBURST[1] & ( (((KF1_saved_grant[1] & ((MC1_h2f_lw_ARBURST[0]) # (ME2L30))))) ) ) # ( MC1_h2f_lw_ARBURST[1] & ( (KF1_saved_grant[1] & ((((MC1_h2f_lw_ARBURST[0]) # (ME2L6)) # (ME2L7)) # (ME2L59))) ) );


--BF4L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0
BF4L23 = ( !BF4_state.ST_IDLE & ( (BF1_in_ready_hold & ((!KF3_saved_grant[0] & (KF3_saved_grant[1] & ((KF3L32) # (KF3L33)))) # (KF3_saved_grant[0] & (((KF3L32)) # (KF3L33))))) ) ) # ( BF4_state.ST_IDLE & ( ((!BF4L145) # ((BF1_in_ready_hold & ((KF3L32) # (KF3L33))))) ) );


--HE1L521 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~77
HE1L521 = ( !HE1_enable & ( (HE1L512 & ((!HE1_state.0000) # (((!HE1L510) # (HE1L511)) # (HE1_state.GET_WRITE_DATA)))) ) ) # ( HE1_enable & ( ((HE1L512 & ((!HE1_state.0000) # ((HE1_state.GET_WRITE_DATA))))) # (JD1_out_startofpacket) ) );


--HE1L438 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~2
HE1L438 = ( !HE1_state.RETURN_PACKET & ( (!HE1_state.READ_SEND_ISSUE & (HE1L443 & (HE1L344))) # (HE1_state.READ_SEND_ISSUE & ((((!HE1_current_byte[0] & !HE1_current_byte[1]))))) ) ) # ( HE1_state.RETURN_PACKET & ( ((!ND1_in_ready) # ((!HE1_current_byte[0] & (HE1_state.READ_SEND_ISSUE & !HE1_current_byte[1])) # (HE1_current_byte[0] & ((HE1_current_byte[1]))))) ) );


--HE1L298 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~5
HE1L298 = ( !HE1_state.RETURN_PACKET & ( (((!HE1L344) # ((!HE1_state.READ_SEND_ISSUE & HE1L443)))) ) ) # ( HE1_state.RETURN_PACKET & ( (!ND1_in_ready) # (((!HE1L344) # ((HE1_current_byte[0] & HE1_current_byte[1])))) ) );


--HE1L339 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector82~0
HE1L339 = ( !HE1_state.READ_SEND_ISSUE & ( (!ND1_in_ready & ((((HE1_out_endofpacket))))) # (ND1_in_ready & (HE1_state.RETURN_PACKET & (!HE1_current_byte[0] & (HE1_current_byte[1])))) ) ) # ( HE1_state.READ_SEND_ISSUE & ( (((HE1L252))) ) );


--HE1L525 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~81
HE1L525 = ( !HE1_state.READ_ASSERT & ( (HE1L499 & (HE1L498 & ((!HE1_state.0000) # ((!HE1L497 & !HE1L496))))) ) ) # ( HE1_state.READ_ASSERT & ( (HE1L499 & (((!HE1_state.READ_CMD_WAIT)) # (HE1L498))) ) );


--LD2L107 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~32
LD2L107 = ( !LD2_mem_used[1] & ( (BF1_out_valid_reg & ((!NE1L1 & (((BF1_in_data_reg[68] & BF1L152)) # (BF1_in_data_reg[69]))) # (NE1L1 & (BF1_in_data_reg[68] & ((BF1L152)))))) ) ) # ( LD2_mem_used[1] & ( (((LD2_mem[1][123]))) ) );


--QE2L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[74]~19
QE2L61 = ( !QE2_use_reg & ( (!LE1_src_data[126] & (((QE2L66 & ((QE2L25) # (QE2L26)))) # (QE2L28))) ) ) # ( QE2_use_reg & ( (((QE2_byte_cnt_reg[2]))) ) );


--QE2L72 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~23
QE2L72 = ( !QE2_use_reg & ( (!LE1_src_data[126] & ((((QE2L66 & QE2L69)) # (QE2L70)) # (QE2L71))) # (LE1_src_data[126] & (QE2L66 & (((QE2L69))))) ) ) # ( QE2_use_reg & ( (((QE2_byte_cnt_reg[5]))) ) );


--QE2L29 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4
QE2L29 = ( !QE2L66 & ( (!QE2L19 & ((!LE1_src_data[124] & (((LE1L13)))) # (LE1_src_data[124] & (LE1_src_data[111])))) # (QE2L19 & ((((LE1L13))))) ) ) # ( QE2L66 & ( (!QE2L19 & ((!LE1_src_data[124] & (((LE1_src_data[114])))) # (LE1_src_data[124] & (LE1_src_data[113])))) # (QE2L19 & ((((LE1_src_data[114]))))) ) );


--LE1L13 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[112]~16
LE1L13 = ( !ME1_sop_enable & ( (!ME1L6 & (LE1_saved_grant[0] & (!MC1_h2f_AWLEN[0] $ ((!MC1_h2f_AWLEN[1]))))) # (ME1L6 & (((LE1_saved_grant[0] & (!MC1_h2f_AWLEN[0] $ (!MC1_h2f_AWLEN[1])))) # (LE1_saved_grant[1]))) ) ) # ( ME1_sop_enable & ( ((!ME1L6 & (ME1_burst_bytecount[4] & (LE1_saved_grant[0]))) # (ME1L6 & (((ME1_burst_bytecount[4] & LE1_saved_grant[0])) # (LE1_saved_grant[1])))) ) );


--BF1L64 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0
BF1L64 = ( !BF1_state.ST_COMP_TRANS & ( (BF1_in_valid & (LE1_saved_grant[1] & ((!BF1_state.ST_IDLE) # ((!BF1L148 & BF1L152))))) ) ) # ( BF1_state.ST_COMP_TRANS & ( ((!BF1L152) # ((BF1_in_valid & ((!LE1_saved_grant[0]) # (LE1_saved_grant[1]))))) ) );


--LD8L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~20
LD8L71 = ( !LD8_mem_used[1] & ( (BF4_out_valid_reg & ((!NE4L1 & (((BF4_in_data_reg[59] & BF4L145)) # (BF4_in_data_reg[60]))) # (NE4L1 & (((BF4_in_data_reg[59] & BF4L145)))))) ) ) # ( LD8_mem_used[1] & ( (((LD8_mem[1][114]))) ) );


--LD6L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~20
LD6L71 = ( !LD6_mem_used[1] & ( (BF3_out_valid_reg & ((!NE3L1 & (((BF3_in_data_reg[59] & BF3L175)) # (BF3_in_data_reg[60]))) # (NE3L1 & (((BF3_in_data_reg[59] & BF3L175)))))) ) ) # ( LD6_mem_used[1] & ( (((LD6_mem[1][114]))) ) );


--BF3L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3
BF3L27 = ( !BF3_state.ST_COMP_TRANS & ( (BF3_in_valid & (KF2_saved_grant[1] & ((!BF3_state.ST_IDLE) # ((!BF3L169 & BF3L175))))) ) ) # ( BF3_state.ST_COMP_TRANS & ( ((!BF3L175) # ((BF3_in_valid & ((!KF2_saved_grant[0]) # (KF2_saved_grant[1]))))) ) );


--BF4L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2
BF4L37 = ( !BF4_state.ST_UNCOMP_TRANS & ( (!BF4L36 & (!BF4L145 & (BF4_state.ST_UNCOMP_WR_SUBBURST & (!BF4_WideOr0)))) # (BF4L36 & ((!KF3_saved_grant[1]) # ((!BF4L145 & (BF4_state.ST_UNCOMP_WR_SUBBURST & !BF4_WideOr0))))) ) ) # ( BF4_state.ST_UNCOMP_TRANS & ( (!BF4L145 & (((!BF4_WideOr0) # ((BF4L36 & !KF3_saved_grant[1]))))) # (BF4L145 & (((!KF3_saved_grant[1] & ((BF4_in_valid) # (BF4L36)))))) ) );


--BF4L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4
BF4L31 = ( !BF4_state.ST_COMP_TRANS & ( ((BF4_in_valid & (KF3_saved_grant[1] & ((!BF4_state.ST_IDLE) # (BF4L27))))) ) ) # ( BF4_state.ST_COMP_TRANS & ( (!BF4L145) # ((BF4_in_valid & ((!KF3_saved_grant[0]) # ((KF3_saved_grant[1]))))) ) );


--BF2L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4
BF2L31 = ( !BF2_new_burst_reg & ( !BF2_int_bytes_remaining_reg[3] $ (((!BF2_out_byte_cnt_reg[2]) # ((BF2_int_bytes_remaining_reg[2])))) ) ) # ( BF2_new_burst_reg & ( (((KF1_saved_grant[1] & (!MC1_h2f_lw_ARLEN[1] $ (!MC1_h2f_lw_ARLEN[0]))))) ) );


--BF3L171 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2
BF3L171 = ( !BF3_state.ST_COMP_TRANS & ( (!BF3_state.ST_UNCOMP_TRANS & (BF1_in_ready_hold & (!BF3_state.ST_UNCOMP_WR_SUBBURST))) ) ) # ( BF3_state.ST_COMP_TRANS & ( (((!BF3_out_valid_reg) # ((LD6L76 & BF3_new_burst_reg)))) ) );


--JF2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~3
JF2L4 = ( !LD8L76 & ( (JF2L3 & ((!BF4_out_valid_reg) # ((!BF4_state.ST_UNCOMP_TRANS & (!BF4_state.ST_UNCOMP_WR_SUBBURST & !BF4_state.ST_COMP_TRANS))))) ) ) # ( LD8L76 & ( ((JF2L3 & (((!BF4_out_valid_reg) # (!BF4_state.ST_COMP_TRANS)) # (BF4_new_burst_reg)))) ) );


--ZB1L28 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|tdo~0
ZB1L28 = ( !A1L5589 & ( (!A1L5591 & ((!A1L5590 & ((!A1L5592 & (ZB1_bypass_reg)) # (A1L5592 & ((ZB1_shift_reg[0]))))) # (A1L5590 & (((ZB1_shift_reg[0])))))) # (A1L5591 & ((((ZB1_shift_reg[0]))))) ) ) # ( A1L5589 & ( (!A1L5591 & ((!A1L5590 & ((!A1L5592 & (R1_WORD_SR[0])) # (A1L5592 & ((ZB1_shift_reg[0]))))) # (A1L5590 & (((ZB1_shift_reg[0])))))) # (A1L5591 & ((((ZB1_shift_reg[0]))))) ) );


--output_row[0] is output_row[0]
output_row[0] = OUTPUT(A1L5711Q);


--output_row[1] is output_row[1]
output_row[1] = OUTPUT(A1L5713Q);


--output_row[2] is output_row[2]
output_row[2] = OUTPUT(A1L5715Q);


--output_row[3] is output_row[3]
output_row[3] = OUTPUT(A1L5717Q);


--output_row[4] is output_row[4]
output_row[4] = OUTPUT(A1L5719Q);


--output_row[5] is output_row[5]
output_row[5] = OUTPUT(A1L5721Q);


--output_row[6] is output_row[6]
output_row[6] = OUTPUT(A1L5723Q);


--output_row[7] is output_row[7]
output_row[7] = OUTPUT(A1L5725Q);


--DRAM_ADDR[0] is DRAM_ADDR[0]
DRAM_ADDR[0] = OUTPUT(A1L5727);


--DRAM_ADDR[1] is DRAM_ADDR[1]
DRAM_ADDR[1] = OUTPUT(A1L5727);


--DRAM_ADDR[2] is DRAM_ADDR[2]
DRAM_ADDR[2] = OUTPUT(A1L5727);


--DRAM_ADDR[3] is DRAM_ADDR[3]
DRAM_ADDR[3] = OUTPUT(A1L5727);


--DRAM_ADDR[4] is DRAM_ADDR[4]
DRAM_ADDR[4] = OUTPUT(A1L5727);


--DRAM_ADDR[5] is DRAM_ADDR[5]
DRAM_ADDR[5] = OUTPUT(A1L5727);


--DRAM_ADDR[6] is DRAM_ADDR[6]
DRAM_ADDR[6] = OUTPUT(A1L5727);


--DRAM_ADDR[7] is DRAM_ADDR[7]
DRAM_ADDR[7] = OUTPUT(A1L5727);


--DRAM_ADDR[8] is DRAM_ADDR[8]
DRAM_ADDR[8] = OUTPUT(A1L5727);


--DRAM_ADDR[9] is DRAM_ADDR[9]
DRAM_ADDR[9] = OUTPUT(A1L5727);


--DRAM_ADDR[10] is DRAM_ADDR[10]
DRAM_ADDR[10] = OUTPUT(A1L5727);


--DRAM_ADDR[11] is DRAM_ADDR[11]
DRAM_ADDR[11] = OUTPUT(A1L5727);


--DRAM_ADDR[12] is DRAM_ADDR[12]
DRAM_ADDR[12] = OUTPUT(A1L5727);


--DRAM_BA[0] is DRAM_BA[0]
DRAM_BA[0] = OUTPUT(A1L5727);


--DRAM_BA[1] is DRAM_BA[1]
DRAM_BA[1] = OUTPUT(A1L5727);


--DRAM_CAS_N is DRAM_CAS_N
DRAM_CAS_N = OUTPUT(A1L5727);


--DRAM_CKE is DRAM_CKE
DRAM_CKE = OUTPUT(A1L5727);


--DRAM_CLK is DRAM_CLK
DRAM_CLK = OUTPUT(A1L5727);


--DRAM_CS_N is DRAM_CS_N
DRAM_CS_N = OUTPUT(A1L5727);


--DRAM_LDQM is DRAM_LDQM
DRAM_LDQM = OUTPUT(A1L5727);


--DRAM_RAS_N is DRAM_RAS_N
DRAM_RAS_N = OUTPUT(A1L5727);


--DRAM_UDQM is DRAM_UDQM
DRAM_UDQM = OUTPUT(A1L5727);


--DRAM_WE_N is DRAM_WE_N
DRAM_WE_N = OUTPUT(A1L5727);


--HPS_DDR3_ADDR[0] is HPS_DDR3_ADDR[0]
HPS_DDR3_ADDR[0] = OUTPUT(NC1_border.mem_a[0]);


--HPS_DDR3_ADDR[1] is HPS_DDR3_ADDR[1]
HPS_DDR3_ADDR[1] = OUTPUT(NC1_border.mem_a[1]);


--HPS_DDR3_ADDR[2] is HPS_DDR3_ADDR[2]
HPS_DDR3_ADDR[2] = OUTPUT(NC1_border.mem_a[2]);


--HPS_DDR3_ADDR[3] is HPS_DDR3_ADDR[3]
HPS_DDR3_ADDR[3] = OUTPUT(NC1_border.mem_a[3]);


--HPS_DDR3_ADDR[4] is HPS_DDR3_ADDR[4]
HPS_DDR3_ADDR[4] = OUTPUT(NC1_border.mem_a[4]);


--HPS_DDR3_ADDR[5] is HPS_DDR3_ADDR[5]
HPS_DDR3_ADDR[5] = OUTPUT(NC1_border.mem_a[5]);


--HPS_DDR3_ADDR[6] is HPS_DDR3_ADDR[6]
HPS_DDR3_ADDR[6] = OUTPUT(NC1_border.mem_a[6]);


--HPS_DDR3_ADDR[7] is HPS_DDR3_ADDR[7]
HPS_DDR3_ADDR[7] = OUTPUT(NC1_border.mem_a[7]);


--HPS_DDR3_ADDR[8] is HPS_DDR3_ADDR[8]
HPS_DDR3_ADDR[8] = OUTPUT(NC1_border.mem_a[8]);


--HPS_DDR3_ADDR[9] is HPS_DDR3_ADDR[9]
HPS_DDR3_ADDR[9] = OUTPUT(NC1_border.mem_a[9]);


--HPS_DDR3_ADDR[10] is HPS_DDR3_ADDR[10]
HPS_DDR3_ADDR[10] = OUTPUT(NC1_border.mem_a[10]);


--HPS_DDR3_ADDR[11] is HPS_DDR3_ADDR[11]
HPS_DDR3_ADDR[11] = OUTPUT(NC1_border.mem_a[11]);


--HPS_DDR3_ADDR[12] is HPS_DDR3_ADDR[12]
HPS_DDR3_ADDR[12] = OUTPUT(NC1_border.mem_a[12]);


--HPS_DDR3_ADDR[13] is HPS_DDR3_ADDR[13]
HPS_DDR3_ADDR[13] = OUTPUT(NC1_border.mem_a[13]);


--HPS_DDR3_ADDR[14] is HPS_DDR3_ADDR[14]
HPS_DDR3_ADDR[14] = OUTPUT(NC1_border.mem_a[14]);


--HPS_DDR3_BA[0] is HPS_DDR3_BA[0]
HPS_DDR3_BA[0] = OUTPUT(NC1_border.mem_ba[0]);


--HPS_DDR3_BA[1] is HPS_DDR3_BA[1]
HPS_DDR3_BA[1] = OUTPUT(NC1_border.mem_ba[1]);


--HPS_DDR3_BA[2] is HPS_DDR3_BA[2]
HPS_DDR3_BA[2] = OUTPUT(NC1_border.mem_ba[2]);


--HPS_DDR3_CAS_N is HPS_DDR3_CAS_N
HPS_DDR3_CAS_N = OUTPUT(NC1_border.mem_cas_n[0]);


--HPS_DDR3_CKE is HPS_DDR3_CKE
HPS_DDR3_CKE = OUTPUT(NC1_border.mem_cke[0]);


--HPS_DDR3_CK_N is HPS_DDR3_CK_N
HPS_DDR3_CK_N = OUTPUT(NC1_border.mem_ck_n[0]);


--HPS_DDR3_CK_P is HPS_DDR3_CK_P
HPS_DDR3_CK_P = OUTPUT(NC1_border.mem_ck[0]);


--HPS_DDR3_CS_N is HPS_DDR3_CS_N
HPS_DDR3_CS_N = OUTPUT(NC1_border.mem_cs_n[0]);


--HPS_DDR3_DM[0] is HPS_DDR3_DM[0]
HPS_DDR3_DM[0] = OUTPUT(A1L5727);


--HPS_DDR3_DM[1] is HPS_DDR3_DM[1]
HPS_DDR3_DM[1] = OUTPUT(A1L5727);


--HPS_DDR3_DM[2] is HPS_DDR3_DM[2]
HPS_DDR3_DM[2] = OUTPUT(A1L5727);


--HPS_DDR3_DM[3] is HPS_DDR3_DM[3]
HPS_DDR3_DM[3] = OUTPUT(A1L5727);


--HPS_DDR3_ODT is HPS_DDR3_ODT
HPS_DDR3_ODT = OUTPUT(NC1_border.mem_odt[0]);


--HPS_DDR3_RAS_N is HPS_DDR3_RAS_N
HPS_DDR3_RAS_N = OUTPUT(NC1_border.mem_ras_n[0]);


--HPS_DDR3_RESET_N is HPS_DDR3_RESET_N
HPS_DDR3_RESET_N = OUTPUT(NC1_border.mem_reset_n[0]);


--HPS_DDR3_WE_N is HPS_DDR3_WE_N
HPS_DDR3_WE_N = OUTPUT(NC1_border.mem_we_n[0]);


--A1L5633 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms
A1L5633 = INPUT();


--A1L5629 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L5629 = INPUT();


--A1L5624 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L5624 = INPUT();


--A1L5626 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L5626 = INPUT();


--A1L5618 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L5618 = INPUT();


--A1L5622 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L5622 = INPUT();


--A1L5620 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L5620 = INPUT();


--A1L5628 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L5628 = INPUT();


--A1L5617 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L5617 = INPUT();


--A1L5627 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L5627 = INPUT();


--A1L5619 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L5619 = INPUT();


--A1L5623 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L5623 = INPUT();


--A1L5621 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L5621 = INPUT();


--A1L5631 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L5631 = INPUT();


--A1L5608 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr
A1L5608 = INPUT();


--A1L5635 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo
A1L5635 = OUTPUT(XD1L579);


--A1L5613 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_
A1L5613 = OUTPUT(A1L5727);


--A1L5614 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_
A1L5614 = OUTPUT(A1L5727);


--A1L5615 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_
A1L5615 = OUTPUT(A1L5727);


--A1L5598 is jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir
A1L5598 = INPUT();


--A1L5603 is jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir
A1L5603 = INPUT();


--A1L5587 is jtag.bp.hps_reset_inst_altsource_probe_component_clr
A1L5587 = INPUT();


--A1L5593 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_
A1L5593 = OUTPUT(A1L5727);


--A1L5594 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_
A1L5594 = OUTPUT(A1L5727);


--A1L5595 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_
A1L5595 = OUTPUT(A1L5727);


--A1L5596 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_
A1L5596 = OUTPUT(A1L5727);


--A1L5606 is jtag.bp.hps_reset_inst_altsource_probe_component_tdo
A1L5606 = OUTPUT(ZB1L28);


--DRAM_DQ[0] is DRAM_DQ[0]
DRAM_DQ[0] = BIDIR(A1L357);


--A1L357 is DRAM_DQ[0]~output
A1L357 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[1] is DRAM_DQ[1]
DRAM_DQ[1] = BIDIR(A1L359);


--A1L359 is DRAM_DQ[1]~output
A1L359 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[2] is DRAM_DQ[2]
DRAM_DQ[2] = BIDIR(A1L361);


--A1L361 is DRAM_DQ[2]~output
A1L361 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[3] is DRAM_DQ[3]
DRAM_DQ[3] = BIDIR(A1L363);


--A1L363 is DRAM_DQ[3]~output
A1L363 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[4] is DRAM_DQ[4]
DRAM_DQ[4] = BIDIR(A1L365);


--A1L365 is DRAM_DQ[4]~output
A1L365 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[5] is DRAM_DQ[5]
DRAM_DQ[5] = BIDIR(A1L367);


--A1L367 is DRAM_DQ[5]~output
A1L367 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[6] is DRAM_DQ[6]
DRAM_DQ[6] = BIDIR(A1L369);


--A1L369 is DRAM_DQ[6]~output
A1L369 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[7] is DRAM_DQ[7]
DRAM_DQ[7] = BIDIR(A1L371);


--A1L371 is DRAM_DQ[7]~output
A1L371 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[8] is DRAM_DQ[8]
DRAM_DQ[8] = BIDIR(A1L373);


--A1L373 is DRAM_DQ[8]~output
A1L373 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[9] is DRAM_DQ[9]
DRAM_DQ[9] = BIDIR(A1L375);


--A1L375 is DRAM_DQ[9]~output
A1L375 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[10] is DRAM_DQ[10]
DRAM_DQ[10] = BIDIR(A1L377);


--A1L377 is DRAM_DQ[10]~output
A1L377 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[11] is DRAM_DQ[11]
DRAM_DQ[11] = BIDIR(A1L379);


--A1L379 is DRAM_DQ[11]~output
A1L379 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[12] is DRAM_DQ[12]
DRAM_DQ[12] = BIDIR(A1L381);


--A1L381 is DRAM_DQ[12]~output
A1L381 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[13] is DRAM_DQ[13]
DRAM_DQ[13] = BIDIR(A1L383);


--A1L383 is DRAM_DQ[13]~output
A1L383 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[14] is DRAM_DQ[14]
DRAM_DQ[14] = BIDIR(A1L385);


--A1L385 is DRAM_DQ[14]~output
A1L385 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[15] is DRAM_DQ[15]
DRAM_DQ[15] = BIDIR(A1L387);


--A1L387 is DRAM_DQ[15]~output
A1L387 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_CONV_USB_N is HPS_CONV_USB_N
HPS_CONV_USB_N = BIDIR(A1L393);


--A1L393 is HPS_CONV_USB_N~output
A1L393 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_DQ[0] is HPS_DDR3_DQ[0]
HPS_DDR3_DQ[0] = BIDIR(NC1L40);


--HPS_DDR3_DQ[1] is HPS_DDR3_DQ[1]
HPS_DDR3_DQ[1] = BIDIR(NC1L41);


--HPS_DDR3_DQ[2] is HPS_DDR3_DQ[2]
HPS_DDR3_DQ[2] = BIDIR(NC1L42);


--HPS_DDR3_DQ[3] is HPS_DDR3_DQ[3]
HPS_DDR3_DQ[3] = BIDIR(NC1L43);


--HPS_DDR3_DQ[4] is HPS_DDR3_DQ[4]
HPS_DDR3_DQ[4] = BIDIR(NC1L44);


--HPS_DDR3_DQ[5] is HPS_DDR3_DQ[5]
HPS_DDR3_DQ[5] = BIDIR(NC1L45);


--HPS_DDR3_DQ[6] is HPS_DDR3_DQ[6]
HPS_DDR3_DQ[6] = BIDIR(NC1L46);


--HPS_DDR3_DQ[7] is HPS_DDR3_DQ[7]
HPS_DDR3_DQ[7] = BIDIR(NC1L47);


--HPS_DDR3_DQ[8] is HPS_DDR3_DQ[8]
HPS_DDR3_DQ[8] = BIDIR(NC1L48);


--HPS_DDR3_DQ[9] is HPS_DDR3_DQ[9]
HPS_DDR3_DQ[9] = BIDIR(NC1L49);


--HPS_DDR3_DQ[10] is HPS_DDR3_DQ[10]
HPS_DDR3_DQ[10] = BIDIR(NC1L50);


--HPS_DDR3_DQ[11] is HPS_DDR3_DQ[11]
HPS_DDR3_DQ[11] = BIDIR(NC1L51);


--HPS_DDR3_DQ[12] is HPS_DDR3_DQ[12]
HPS_DDR3_DQ[12] = BIDIR(NC1L52);


--HPS_DDR3_DQ[13] is HPS_DDR3_DQ[13]
HPS_DDR3_DQ[13] = BIDIR(NC1L53);


--HPS_DDR3_DQ[14] is HPS_DDR3_DQ[14]
HPS_DDR3_DQ[14] = BIDIR(NC1L54);


--HPS_DDR3_DQ[15] is HPS_DDR3_DQ[15]
HPS_DDR3_DQ[15] = BIDIR(NC1L55);


--HPS_DDR3_DQ[16] is HPS_DDR3_DQ[16]
HPS_DDR3_DQ[16] = BIDIR(NC1L56);


--HPS_DDR3_DQ[17] is HPS_DDR3_DQ[17]
HPS_DDR3_DQ[17] = BIDIR(NC1L57);


--HPS_DDR3_DQ[18] is HPS_DDR3_DQ[18]
HPS_DDR3_DQ[18] = BIDIR(NC1L58);


--HPS_DDR3_DQ[19] is HPS_DDR3_DQ[19]
HPS_DDR3_DQ[19] = BIDIR(NC1L59);


--HPS_DDR3_DQ[20] is HPS_DDR3_DQ[20]
HPS_DDR3_DQ[20] = BIDIR(NC1L60);


--HPS_DDR3_DQ[21] is HPS_DDR3_DQ[21]
HPS_DDR3_DQ[21] = BIDIR(NC1L61);


--HPS_DDR3_DQ[22] is HPS_DDR3_DQ[22]
HPS_DDR3_DQ[22] = BIDIR(NC1L62);


--HPS_DDR3_DQ[23] is HPS_DDR3_DQ[23]
HPS_DDR3_DQ[23] = BIDIR(NC1L63);


--HPS_DDR3_DQ[24] is HPS_DDR3_DQ[24]
HPS_DDR3_DQ[24] = BIDIR(NC1L64);


--HPS_DDR3_DQ[25] is HPS_DDR3_DQ[25]
HPS_DDR3_DQ[25] = BIDIR(NC1L65);


--HPS_DDR3_DQ[26] is HPS_DDR3_DQ[26]
HPS_DDR3_DQ[26] = BIDIR(NC1L66);


--HPS_DDR3_DQ[27] is HPS_DDR3_DQ[27]
HPS_DDR3_DQ[27] = BIDIR(NC1L67);


--HPS_DDR3_DQ[28] is HPS_DDR3_DQ[28]
HPS_DDR3_DQ[28] = BIDIR(NC1L68);


--HPS_DDR3_DQ[29] is HPS_DDR3_DQ[29]
HPS_DDR3_DQ[29] = BIDIR(NC1L69);


--HPS_DDR3_DQ[30] is HPS_DDR3_DQ[30]
HPS_DDR3_DQ[30] = BIDIR(NC1L70);


--HPS_DDR3_DQ[31] is HPS_DDR3_DQ[31]
HPS_DDR3_DQ[31] = BIDIR(NC1L71);


--HPS_DDR3_DQS_N[0] is HPS_DDR3_DQS_N[0]
HPS_DDR3_DQS_N[0] = BIDIR(NC1L76);


--HPS_DDR3_DQS_N[1] is HPS_DDR3_DQS_N[1]
HPS_DDR3_DQS_N[1] = BIDIR(NC1L77);


--HPS_DDR3_DQS_N[2] is HPS_DDR3_DQS_N[2]
HPS_DDR3_DQS_N[2] = BIDIR(NC1L78);


--HPS_DDR3_DQS_N[3] is HPS_DDR3_DQS_N[3]
HPS_DDR3_DQS_N[3] = BIDIR(NC1L79);


--HPS_DDR3_DQS_P[0] is HPS_DDR3_DQS_P[0]
HPS_DDR3_DQS_P[0] = BIDIR(NC1L72);


--HPS_DDR3_DQS_P[1] is HPS_DDR3_DQS_P[1]
HPS_DDR3_DQS_P[1] = BIDIR(NC1L73);


--HPS_DDR3_DQS_P[2] is HPS_DDR3_DQS_P[2]
HPS_DDR3_DQS_P[2] = BIDIR(NC1L74);


--HPS_DDR3_DQS_P[3] is HPS_DDR3_DQS_P[3]
HPS_DDR3_DQS_P[3] = BIDIR(NC1L75);


-- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|border.mem_a[0]
(.mem_a[0](NC1_border.mem_a[0]), .mem_a[10](NC1_border.mem_a[0]), .mem_a[11](NC1_border.mem_a[0]), .mem_a[12](NC1_border.mem_a[0]), .mem_a[13](NC1_border.mem_a[0]), .mem_a[14](NC1_border.mem_a[0]), .mem_a[1](NC1_border.mem_a[0]), .mem_a[2](NC1_border.mem_a[0]), .mem_a[3](NC1_border.mem_a[0]), .mem_a[4](NC1_border.mem_a[0]), .mem_a[5](NC1_border.mem_a[0]), .mem_a[6](NC1_border.mem_a[0]), .mem_a[7](NC1_border.mem_a[0]), .mem_a[8](NC1_border.mem_a[0]), .mem_a[9](NC1_border.mem_a[0]), .mem_ba[0](NC1_border.mem_a[0]), .mem_ba[1](NC1_border.mem_a[0]), .mem_ba[2](NC1_border.mem_a[0]), .mem_cas_n[0](NC1_border.mem_a[0]), .mem_ck[0](NC1_border.mem_a[0]), .mem_ck_n[0](NC1_border.mem_a[0]), .mem_cke[0](NC1_border.mem_a[0]), .mem_cs_n[0](NC1_border.mem_a[0]), .mem_dq[0](NC1_border.mem_a[0]), .mem_dq[10](NC1_border.mem_a[0]), .mem_dq[11](NC1_border.mem_a[0]), .mem_dq[12](NC1_border.mem_a[0]), .mem_dq[13](NC1_border.mem_a[0]), .mem_dq[14](NC1_border.mem_a[0]), .mem_dq[15](NC1_border.mem_a[0]), .mem_dq[16](NC1_border.mem_a[0]), .mem_dq[17](NC1_border.mem_a[0]), .mem_dq[18](NC1_border.mem_a[0]), .mem_dq[19](NC1_border.mem_a[0]), .mem_dq[1](NC1_border.mem_a[0]), .mem_dq[20](NC1_border.mem_a[0]), .mem_dq[21](NC1_border.mem_a[0]), .mem_dq[22](NC1_border.mem_a[0]), .mem_dq[23](NC1_border.mem_a[0]), .mem_dq[24](NC1_border.mem_a[0]), .mem_dq[25](NC1_border.mem_a[0]), .mem_dq[26](NC1_border.mem_a[0]), .mem_dq[27](NC1_border.mem_a[0]), .mem_dq[28](NC1_border.mem_a[0]), .mem_dq[29](NC1_border.mem_a[0]), .mem_dq[2](NC1_border.mem_a[0]), .mem_dq[30](NC1_border.mem_a[0]), .mem_dq[31](NC1_border.mem_a[0]), .mem_dq[3](NC1_border.mem_a[0]), .mem_dq[4](NC1_border.mem_a[0]), .mem_dq[5](NC1_border.mem_a[0]), .mem_dq[6](NC1_border.mem_a[0]), .mem_dq[7](NC1_border.mem_a[0]), .mem_dq[8](NC1_border.mem_a[0]), .mem_dq[9](NC1_border.mem_a[0]), .mem_dqs[0](NC1_border.mem_a[0]), .mem_dqs[1](NC1_border.mem_a[0]), .mem_dqs[2](NC1_border.mem_a[0]), .mem_dqs[3](NC1_border.mem_a[0]), .mem_dqs_n[0](NC1_border.mem_a[0]), .mem_dqs_n[1](NC1_border.mem_a[0]), .mem_dqs_n[2](NC1_border.mem_a[0]), .mem_dqs_n[3](NC1_border.mem_a[0]), .mem_odt[0](NC1_border.mem_a[0]), .mem_ras_n[0](NC1_border.mem_a[0]), .mem_reset_n[0](NC1_border.mem_a[0]), .mem_we_n[0](NC1_border.mem_a[0])) = soc_system_hps_0_hps_io_border:border(.oct_rzqin[0](HPS_DDR3_RZQ));


--XD1_dr_control[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]
--register power-up is low

XD1_dr_control[0] = DFFEAS(XD1L324, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--A1L5612 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_
A1L5612 = INPUT();


--A1L5610 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_
A1L5610 = INPUT();


--A1L5611 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_
A1L5611 = INPUT();


--XD1_dr_data_out[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]
--register power-up is low

XD1_dr_data_out[0] = DFFEAS(XD1L347, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--XD1_dr_loopback is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback
--register power-up is low

XD1_dr_loopback = DFFEAS(XD1L419, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_dr_debug[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]
--register power-up is low

XD1_dr_debug[0] = DFFEAS(XD1L394, A1L5632,  ,  , XD1L391,  ,  ,  ,  );


--XD1_dr_info[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]
--register power-up is low

XD1_dr_info[0] = DFFEAS(XD1L409, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L289 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Mux0~0
XD1L289 = ( A1L5610 & ( A1L5611 & ( XD1_dr_info[0] ) ) ) # ( !A1L5610 & ( A1L5611 & ( XD1_dr_debug[0] ) ) ) # ( A1L5610 & ( !A1L5611 & ( XD1_dr_loopback ) ) ) # ( !A1L5610 & ( !A1L5611 & ( XD1_dr_data_out[0] ) ) );


--A1L5636 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1
A1L5636 = INPUT();


--A1L5609 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena
A1L5609 = INPUT();


--A1L5625 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L5625 = INPUT();


--VD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0
VD1L2 = (!A1L5636 & (A1L5609 & A1L5625));


--XD1L579 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|tdo~0
XD1L579 = ( XD1L289 & ( VD1L2 & ( (!A1L5612) # ((XD1_dr_control[0] & (!A1L5610 & !A1L5611))) ) ) ) # ( !XD1L289 & ( VD1L2 & ( (XD1_dr_control[0] & (A1L5612 & (!A1L5610 & !A1L5611))) ) ) );


--R1_WORD_SR[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
--register power-up is low

R1_WORD_SR[0] = AMPP_FUNCTION(A1L5604, R1L18, !R1L15);


--A1L5589 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_
A1L5589 = INPUT();


--ZB1_bypass_reg is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
--register power-up is low

ZB1_bypass_reg = DFFEAS(A1L5605, A1L5604, !A1L5601,  ,  ,  ,  ,  ,  );


--A1L5592 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_
A1L5592 = INPUT();


--A1L5590 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_
A1L5590 = INPUT();


--A1L5591 is jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_
A1L5591 = INPUT();


--ZB1_shift_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
--register power-up is low

ZB1_shift_reg[0] = DFFEAS(ZB1L25, A1L5604, !A1L5601,  ,  ,  ,  ,  ,  );


--HPS_DDR3_RZQ is HPS_DDR3_RZQ
HPS_DDR3_RZQ = INPUT();


--E1_pulse_extend.extend_pulse[5] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[5]
--register power-up is low

E1_pulse_extend.extend_pulse[5] = DFFEAS(E1_pulse_extend.extend_pulse[4], CLOCK_50, !E1_reset_qual_n,  ,  ,  ,  ,  ,  );


--E1_pulse_extend.extend_pulse[4] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[4]
--register power-up is low

E1_pulse_extend.extend_pulse[4] = DFFEAS(E1_pulse_extend.extend_pulse[3], CLOCK_50, !E1_reset_qual_n,  ,  ,  ,  ,  ,  );


--E1_pulse_extend.extend_pulse[3] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[3]
--register power-up is low

E1_pulse_extend.extend_pulse[3] = DFFEAS(E1_pulse_extend.extend_pulse[2], CLOCK_50, !E1_reset_qual_n,  ,  ,  ,  ,  ,  );


--E1_pulse_extend.extend_pulse[2] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[2]
--register power-up is low

E1_pulse_extend.extend_pulse[2] = DFFEAS(E1_pulse_extend.extend_pulse[1], CLOCK_50, !E1_reset_qual_n,  ,  ,  ,  ,  ,  );


--E1_pulse_extend.extend_pulse[1] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[1]
--register power-up is low

E1_pulse_extend.extend_pulse[1] = DFFEAS(E1_pulse_extend.extend_pulse[0], CLOCK_50, !E1_reset_qual_n,  ,  ,  ,  ,  ,  );


--E1_pulse_extend.extend_pulse[0] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[0]
--register power-up is low

E1_pulse_extend.extend_pulse[0] = DFFEAS(E1_state.CAPT, CLOCK_50, !E1_reset_qual_n,  ,  ,  ,  ,  ,  );


--E1_WideOr0 is altera_edge_detector:pulse_cold_reset|WideOr0
E1_WideOr0 = ( !E1_pulse_extend.extend_pulse[1] & ( !E1_pulse_extend.extend_pulse[0] & ( (!E1_pulse_extend.extend_pulse[5] & (!E1_pulse_extend.extend_pulse[4] & (!E1_pulse_extend.extend_pulse[3] & !E1_pulse_extend.extend_pulse[2]))) ) ) );


--E3_pulse_extend.extend_pulse[1] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[1]
--register power-up is low

E3_pulse_extend.extend_pulse[1] = DFFEAS(E3_pulse_extend.extend_pulse[0], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[0] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[0]
--register power-up is low

E3_pulse_extend.extend_pulse[0] = DFFEAS(E3_state.CAPT, CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3L2 is altera_edge_detector:pulse_debug_reset|WideOr0~0
E3L2 = (!E3_pulse_extend.extend_pulse[1] & !E3_pulse_extend.extend_pulse[0]);


--E3_pulse_extend.extend_pulse[7] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[7]
--register power-up is low

E3_pulse_extend.extend_pulse[7] = DFFEAS(E3_pulse_extend.extend_pulse[6], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[6] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[6]
--register power-up is low

E3_pulse_extend.extend_pulse[6] = DFFEAS(E3_pulse_extend.extend_pulse[5], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[5] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[5]
--register power-up is low

E3_pulse_extend.extend_pulse[5] = DFFEAS(E3_pulse_extend.extend_pulse[4], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[4] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[4]
--register power-up is low

E3_pulse_extend.extend_pulse[4] = DFFEAS(E3_pulse_extend.extend_pulse[3], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[3] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[3]
--register power-up is low

E3_pulse_extend.extend_pulse[3] = DFFEAS(E3_pulse_extend.extend_pulse[2], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[2] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[2]
--register power-up is low

E3_pulse_extend.extend_pulse[2] = DFFEAS(E3_pulse_extend.extend_pulse[1], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3L3 is altera_edge_detector:pulse_debug_reset|WideOr0~1
E3L3 = ( !E3_pulse_extend.extend_pulse[3] & ( !E3_pulse_extend.extend_pulse[2] & ( (!E3_pulse_extend.extend_pulse[7] & (!E3_pulse_extend.extend_pulse[6] & (!E3_pulse_extend.extend_pulse[5] & !E3_pulse_extend.extend_pulse[4]))) ) ) );


--E3_pulse_extend.extend_pulse[13] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[13]
--register power-up is low

E3_pulse_extend.extend_pulse[13] = DFFEAS(E3_pulse_extend.extend_pulse[12], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[12] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[12]
--register power-up is low

E3_pulse_extend.extend_pulse[12] = DFFEAS(E3_pulse_extend.extend_pulse[11], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[11] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[11]
--register power-up is low

E3_pulse_extend.extend_pulse[11] = DFFEAS(E3_pulse_extend.extend_pulse[10], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[10] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[10]
--register power-up is low

E3_pulse_extend.extend_pulse[10] = DFFEAS(E3_pulse_extend.extend_pulse[9], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[9] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[9]
--register power-up is low

E3_pulse_extend.extend_pulse[9] = DFFEAS(E3_pulse_extend.extend_pulse[8], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[8] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[8]
--register power-up is low

E3_pulse_extend.extend_pulse[8] = DFFEAS(E3_pulse_extend.extend_pulse[7], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3L4 is altera_edge_detector:pulse_debug_reset|WideOr0~2
E3L4 = ( !E3_pulse_extend.extend_pulse[9] & ( !E3_pulse_extend.extend_pulse[8] & ( (!E3_pulse_extend.extend_pulse[13] & (!E3_pulse_extend.extend_pulse[12] & (!E3_pulse_extend.extend_pulse[11] & !E3_pulse_extend.extend_pulse[10]))) ) ) );


--E3_pulse_extend.extend_pulse[19] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[19]
--register power-up is low

E3_pulse_extend.extend_pulse[19] = DFFEAS(E3_pulse_extend.extend_pulse[18], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[18] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[18]
--register power-up is low

E3_pulse_extend.extend_pulse[18] = DFFEAS(E3_pulse_extend.extend_pulse[17], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[17] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[17]
--register power-up is low

E3_pulse_extend.extend_pulse[17] = DFFEAS(E3_pulse_extend.extend_pulse[16], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[16] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[16]
--register power-up is low

E3_pulse_extend.extend_pulse[16] = DFFEAS(E3_pulse_extend.extend_pulse[15], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[15] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[15]
--register power-up is low

E3_pulse_extend.extend_pulse[15] = DFFEAS(E3_pulse_extend.extend_pulse[14], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[14] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[14]
--register power-up is low

E3_pulse_extend.extend_pulse[14] = DFFEAS(E3_pulse_extend.extend_pulse[13], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3L5 is altera_edge_detector:pulse_debug_reset|WideOr0~3
E3L5 = ( !E3_pulse_extend.extend_pulse[15] & ( !E3_pulse_extend.extend_pulse[14] & ( (!E3_pulse_extend.extend_pulse[19] & (!E3_pulse_extend.extend_pulse[18] & (!E3_pulse_extend.extend_pulse[17] & !E3_pulse_extend.extend_pulse[16]))) ) ) );


--E3_pulse_extend.extend_pulse[31] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[31]
--register power-up is low

E3_pulse_extend.extend_pulse[31] = DFFEAS(E3_pulse_extend.extend_pulse[30], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[30] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[30]
--register power-up is low

E3_pulse_extend.extend_pulse[30] = DFFEAS(E3_pulse_extend.extend_pulse[29], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[29] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[29]
--register power-up is low

E3_pulse_extend.extend_pulse[29] = DFFEAS(E3_pulse_extend.extend_pulse[28], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[28] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[28]
--register power-up is low

E3_pulse_extend.extend_pulse[28] = DFFEAS(E3_pulse_extend.extend_pulse[27], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[27] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[27]
--register power-up is low

E3_pulse_extend.extend_pulse[27] = DFFEAS(E3_pulse_extend.extend_pulse[26], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[26] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[26]
--register power-up is low

E3_pulse_extend.extend_pulse[26] = DFFEAS(E3_pulse_extend.extend_pulse[25], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3L6 is altera_edge_detector:pulse_debug_reset|WideOr0~4
E3L6 = ( !E3_pulse_extend.extend_pulse[27] & ( !E3_pulse_extend.extend_pulse[26] & ( (!E3_pulse_extend.extend_pulse[31] & (!E3_pulse_extend.extend_pulse[30] & (!E3_pulse_extend.extend_pulse[29] & !E3_pulse_extend.extend_pulse[28]))) ) ) );


--E3_pulse_extend.extend_pulse[25] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[25]
--register power-up is low

E3_pulse_extend.extend_pulse[25] = DFFEAS(E3_pulse_extend.extend_pulse[24], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[24] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[24]
--register power-up is low

E3_pulse_extend.extend_pulse[24] = DFFEAS(E3_pulse_extend.extend_pulse[23], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[23] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[23]
--register power-up is low

E3_pulse_extend.extend_pulse[23] = DFFEAS(E3_pulse_extend.extend_pulse[22], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[22] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[22]
--register power-up is low

E3_pulse_extend.extend_pulse[22] = DFFEAS(E3_pulse_extend.extend_pulse[21], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[21] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[21]
--register power-up is low

E3_pulse_extend.extend_pulse[21] = DFFEAS(E3_pulse_extend.extend_pulse[20], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3_pulse_extend.extend_pulse[20] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[20]
--register power-up is low

E3_pulse_extend.extend_pulse[20] = DFFEAS(E3_pulse_extend.extend_pulse[19], CLOCK_50, !E3_reset_qual_n,  ,  ,  ,  ,  ,  );


--E3L7 is altera_edge_detector:pulse_debug_reset|WideOr0~5
E3L7 = ( !E3_pulse_extend.extend_pulse[21] & ( !E3_pulse_extend.extend_pulse[20] & ( (!E3_pulse_extend.extend_pulse[25] & (!E3_pulse_extend.extend_pulse[24] & (!E3_pulse_extend.extend_pulse[23] & !E3_pulse_extend.extend_pulse[22]))) ) ) );


--E3_WideOr0 is altera_edge_detector:pulse_debug_reset|WideOr0
E3_WideOr0 = ( E3L6 & ( E3L7 & ( (E3L2 & (E3L3 & (E3L4 & E3L5))) ) ) );


--E2_pulse_extend.extend_pulse[1] is altera_edge_detector:pulse_warm_reset|pulse_extend.extend_pulse[1]
--register power-up is low

E2_pulse_extend.extend_pulse[1] = DFFEAS(E2_pulse_extend.extend_pulse[0], CLOCK_50, !E2_reset_qual_n,  ,  ,  ,  ,  ,  );


--E2_pulse_extend.extend_pulse[0] is altera_edge_detector:pulse_warm_reset|pulse_extend.extend_pulse[0]
--register power-up is low

E2_pulse_extend.extend_pulse[0] = DFFEAS(E2_state.CAPT, CLOCK_50, !E2_reset_qual_n,  ,  ,  ,  ,  ,  );


--E2_WideOr0 is altera_edge_detector:pulse_warm_reset|WideOr0
E2_WideOr0 = (!E2_pulse_extend.extend_pulse[1] & !E2_pulse_extend.extend_pulse[0]);


--LD11_mem_used[7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]
--register power-up is low

LD11_mem_used[7] = DFFEAS(LD11L113, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_read is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read
--register power-up is low

HE1_read = DFFEAS(HE1L343, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE1_waitrequest_reset_override is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|waitrequest_reset_override
--register power-up is low

RE1_waitrequest_reset_override = DFFEAS(VCC, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF3_has_pending_responses is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses
--register power-up is low

LF3_has_pending_responses = DFFEAS(LF3L9, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF3_last_channel[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|last_channel[1]
--register power-up is low

LF3_last_channel[1] = DFFEAS(LF3L14, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L10,  ,  ,  ,  );


--HE1_write is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write
--register power-up is low

HE1_write = DFFEAS(HE1L338, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF3_was_write is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|was_write
--register power-up is low

LF3_was_write = DFFEAS(HE1_write, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L10,  ,  ,  ,  );


--LD11L130 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0
LD11L130 = ( HE1_write & ( LF3_was_write & ( (HE1_read & (RE1_waitrequest_reset_override & ((!LF3_has_pending_responses) # (LF3_last_channel[1])))) ) ) ) # ( !HE1_write & ( LF3_was_write & ( (HE1_read & (RE1_waitrequest_reset_override & !LF3_has_pending_responses)) ) ) ) # ( HE1_write & ( !LF3_was_write & ( (HE1_read & (RE1_waitrequest_reset_override & !LF3_has_pending_responses)) ) ) ) # ( !HE1_write & ( !LF3_was_write & ( (HE1_read & (RE1_waitrequest_reset_override & ((!LF3_has_pending_responses) # (LF3_last_channel[1])))) ) ) );


--VF1L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|arvalid~0
VF1L3 = (!LD11_mem_used[7] & LD11L130);


--VF1_address_taken is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken
--register power-up is low

VF1_address_taken = DFFEAS(VF1L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10_mem_used[7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]
--register power-up is low

LD10_mem_used[7] = DFFEAS(LD10L625, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF3_last_channel[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|last_channel[0]
--register power-up is low

LF3_last_channel[0] = DFFEAS(LF3L6, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L10,  ,  ,  ,  );


--LF3L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|cmd_src_valid[0]~0
LF3L5 = ( LF3_was_write & ( LF3_last_channel[0] & ( (!HE1_read & (RE1_waitrequest_reset_override & HE1_write)) ) ) ) # ( !LF3_was_write & ( LF3_last_channel[0] & ( (!HE1_read & (RE1_waitrequest_reset_override & (!LF3_has_pending_responses & HE1_write))) ) ) ) # ( LF3_was_write & ( !LF3_last_channel[0] & ( (!HE1_read & (RE1_waitrequest_reset_override & (!LF3_has_pending_responses & HE1_write))) ) ) ) # ( !LF3_was_write & ( !LF3_last_channel[0] & ( (!HE1_read & (RE1_waitrequest_reset_override & (!LF3_has_pending_responses & HE1_write))) ) ) );


--VF1_awvalid is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|awvalid
VF1_awvalid = (!VF1_address_taken & (!LD10_mem_used[7] & LF3L5));


--LD10_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]
--register power-up is low

LD10_mem_used[0] = DFFEAS(LD10L616, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VF1L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|bready~0
VF1L5 = (MC1_f2h_BVALID[0] & LD10_mem_used[0]);


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--VF1_data_taken is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|data_taken
--register power-up is low

VF1_data_taken = DFFEAS(VF1L7, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VF1_wvalid is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|wvalid
VF1_wvalid = (!LD10_mem_used[7] & (LF3L5 & !VF1_data_taken));


--HE1_address[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]
--register power-up is low

HE1_address[2] = DFFEAS(HE1L289, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L348,  ,  ,  ,  );


--HE1_address[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]
--register power-up is low

HE1_address[3] = DFFEAS(HE1L288, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L348,  ,  ,  ,  );


--HE1_address[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]
--register power-up is low

HE1_address[4] = DFFEAS(HE1L287, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L348,  ,  ,  ,  );


--HE1_address[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]
--register power-up is low

HE1_address[5] = DFFEAS(HE1L286, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L348,  ,  ,  ,  );


--HE1_address[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]
--register power-up is low

HE1_address[6] = DFFEAS(HE1L285, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L348,  ,  ,  ,  );


--HE1_address[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]
--register power-up is low

HE1_address[7] = DFFEAS(HE1L284, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L348,  ,  ,  ,  );


--HE1_writedata[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]
--register power-up is low

HE1_writedata[0] = DFFEAS(LD1_out_payload[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L9 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~0
QE3L9 = (!HE1_address[2] & HE1_writedata[0]);


--HE1_writedata[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]
--register power-up is low

HE1_writedata[1] = DFFEAS(LD1_out_payload[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~1
QE3L10 = (!HE1_address[2] & HE1_writedata[1]);


--HE1_writedata[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]
--register power-up is low

HE1_writedata[2] = DFFEAS(LD1_out_payload[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L11 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~2
QE3L11 = (!HE1_address[2] & HE1_writedata[2]);


--HE1_writedata[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]
--register power-up is low

HE1_writedata[3] = DFFEAS(LD1_out_payload[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L12 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~3
QE3L12 = (!HE1_address[2] & HE1_writedata[3]);


--HE1_writedata[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]
--register power-up is low

HE1_writedata[4] = DFFEAS(LD1_out_payload[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L13 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~4
QE3L13 = (!HE1_address[2] & HE1_writedata[4]);


--HE1_writedata[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]
--register power-up is low

HE1_writedata[5] = DFFEAS(JD1L17, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~5
QE3L14 = (!HE1_address[2] & HE1_writedata[5]);


--HE1_writedata[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]
--register power-up is low

HE1_writedata[6] = DFFEAS(LD1_out_payload[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L15 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~6
QE3L15 = (!HE1_address[2] & HE1_writedata[6]);


--HE1_writedata[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]
--register power-up is low

HE1_writedata[7] = DFFEAS(LD1_out_payload[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L540,  ,  ,  ,  );


--QE3L16 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~7
QE3L16 = (!HE1_address[2] & HE1_writedata[7]);


--HE1_writedata[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]
--register power-up is low

HE1_writedata[8] = DFFEAS(LD1_out_payload[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L17 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~8
QE3L17 = (!HE1_address[2] & HE1_writedata[8]);


--HE1_writedata[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]
--register power-up is low

HE1_writedata[9] = DFFEAS(LD1_out_payload[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L18 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~9
QE3L18 = (!HE1_address[2] & HE1_writedata[9]);


--HE1_writedata[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]
--register power-up is low

HE1_writedata[10] = DFFEAS(LD1_out_payload[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L19 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~10
QE3L19 = (!HE1_address[2] & HE1_writedata[10]);


--HE1_writedata[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]
--register power-up is low

HE1_writedata[11] = DFFEAS(LD1_out_payload[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L20 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~11
QE3L20 = (!HE1_address[2] & HE1_writedata[11]);


--HE1_writedata[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]
--register power-up is low

HE1_writedata[12] = DFFEAS(LD1_out_payload[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L21 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~12
QE3L21 = (!HE1_address[2] & HE1_writedata[12]);


--HE1_writedata[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]
--register power-up is low

HE1_writedata[13] = DFFEAS(JD1L17, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L22 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~13
QE3L22 = (!HE1_address[2] & HE1_writedata[13]);


--HE1_writedata[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]
--register power-up is low

HE1_writedata[14] = DFFEAS(LD1_out_payload[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L23 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~14
QE3L23 = (!HE1_address[2] & HE1_writedata[14]);


--HE1_writedata[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]
--register power-up is low

HE1_writedata[15] = DFFEAS(LD1_out_payload[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L549,  ,  ,  ,  );


--QE3L24 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~15
QE3L24 = (!HE1_address[2] & HE1_writedata[15]);


--HE1_writedata[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]
--register power-up is low

HE1_writedata[16] = DFFEAS(LD1_out_payload[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L25 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~16
QE3L25 = (!HE1_address[2] & HE1_writedata[16]);


--HE1_writedata[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]
--register power-up is low

HE1_writedata[17] = DFFEAS(LD1_out_payload[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L26 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~17
QE3L26 = (!HE1_address[2] & HE1_writedata[17]);


--HE1_writedata[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]
--register power-up is low

HE1_writedata[18] = DFFEAS(LD1_out_payload[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L27 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~18
QE3L27 = (!HE1_address[2] & HE1_writedata[18]);


--HE1_writedata[19] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]
--register power-up is low

HE1_writedata[19] = DFFEAS(LD1_out_payload[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L28 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~19
QE3L28 = (!HE1_address[2] & HE1_writedata[19]);


--HE1_writedata[20] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]
--register power-up is low

HE1_writedata[20] = DFFEAS(LD1_out_payload[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L29 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~20
QE3L29 = (!HE1_address[2] & HE1_writedata[20]);


--HE1_writedata[21] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]
--register power-up is low

HE1_writedata[21] = DFFEAS(JD1L17, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L30 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~21
QE3L30 = (!HE1_address[2] & HE1_writedata[21]);


--HE1_writedata[22] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]
--register power-up is low

HE1_writedata[22] = DFFEAS(LD1_out_payload[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L31 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~22
QE3L31 = (!HE1_address[2] & HE1_writedata[22]);


--HE1_writedata[23] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]
--register power-up is low

HE1_writedata[23] = DFFEAS(LD1_out_payload[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L558,  ,  ,  ,  );


--QE3L32 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~23
QE3L32 = (!HE1_address[2] & HE1_writedata[23]);


--HE1_writedata[24] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]
--register power-up is low

HE1_writedata[24] = DFFEAS(LD1_out_payload[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L33 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~24
QE3L33 = (!HE1_address[2] & HE1_writedata[24]);


--HE1_writedata[25] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]
--register power-up is low

HE1_writedata[25] = DFFEAS(LD1_out_payload[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L34 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~25
QE3L34 = (!HE1_address[2] & HE1_writedata[25]);


--HE1_writedata[26] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]
--register power-up is low

HE1_writedata[26] = DFFEAS(LD1_out_payload[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L35 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~26
QE3L35 = (!HE1_address[2] & HE1_writedata[26]);


--HE1_writedata[27] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]
--register power-up is low

HE1_writedata[27] = DFFEAS(LD1_out_payload[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L36 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~27
QE3L36 = (!HE1_address[2] & HE1_writedata[27]);


--HE1_writedata[28] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]
--register power-up is low

HE1_writedata[28] = DFFEAS(LD1_out_payload[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L37 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~28
QE3L37 = (!HE1_address[2] & HE1_writedata[28]);


--HE1_writedata[29] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]
--register power-up is low

HE1_writedata[29] = DFFEAS(JD1L17, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L38 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~29
QE3L38 = (!HE1_address[2] & HE1_writedata[29]);


--HE1_writedata[30] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]
--register power-up is low

HE1_writedata[30] = DFFEAS(LD1_out_payload[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L39 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~30
QE3L39 = (!HE1_address[2] & HE1_writedata[30]);


--HE1_writedata[31] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]
--register power-up is low

HE1_writedata[31] = DFFEAS(LD1_out_payload[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L572,  ,  ,  ,  );


--QE3L40 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~31
QE3L40 = (!HE1_address[2] & HE1_writedata[31]);


--QE3L41 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~32
QE3L41 = (HE1_address[2] & HE1_writedata[0]);


--QE3L42 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~33
QE3L42 = (HE1_address[2] & HE1_writedata[1]);


--QE3L43 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~34
QE3L43 = (HE1_address[2] & HE1_writedata[2]);


--QE3L44 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~35
QE3L44 = (HE1_address[2] & HE1_writedata[3]);


--QE3L45 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~36
QE3L45 = (HE1_address[2] & HE1_writedata[4]);


--QE3L46 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~37
QE3L46 = (HE1_address[2] & HE1_writedata[5]);


--QE3L47 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~38
QE3L47 = (HE1_address[2] & HE1_writedata[6]);


--QE3L48 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~39
QE3L48 = (HE1_address[2] & HE1_writedata[7]);


--QE3L49 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~40
QE3L49 = (HE1_address[2] & HE1_writedata[8]);


--QE3L50 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~41
QE3L50 = (HE1_address[2] & HE1_writedata[9]);


--QE3L51 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~42
QE3L51 = (HE1_address[2] & HE1_writedata[10]);


--QE3L52 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~43
QE3L52 = (HE1_address[2] & HE1_writedata[11]);


--QE3L53 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~44
QE3L53 = (HE1_address[2] & HE1_writedata[12]);


--QE3L54 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~45
QE3L54 = (HE1_address[2] & HE1_writedata[13]);


--QE3L55 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~46
QE3L55 = (HE1_address[2] & HE1_writedata[14]);


--QE3L56 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~47
QE3L56 = (HE1_address[2] & HE1_writedata[15]);


--QE3L57 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~48
QE3L57 = (HE1_address[2] & HE1_writedata[16]);


--QE3L58 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~49
QE3L58 = (HE1_address[2] & HE1_writedata[17]);


--QE3L59 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~50
QE3L59 = (HE1_address[2] & HE1_writedata[18]);


--QE3L60 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~51
QE3L60 = (HE1_address[2] & HE1_writedata[19]);


--QE3L61 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~52
QE3L61 = (HE1_address[2] & HE1_writedata[20]);


--QE3L62 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~53
QE3L62 = (HE1_address[2] & HE1_writedata[21]);


--QE3L63 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~54
QE3L63 = (HE1_address[2] & HE1_writedata[22]);


--QE3L64 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~55
QE3L64 = (HE1_address[2] & HE1_writedata[23]);


--QE3L65 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~56
QE3L65 = (HE1_address[2] & HE1_writedata[24]);


--QE3L66 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~57
QE3L66 = (HE1_address[2] & HE1_writedata[25]);


--QE3L67 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~58
QE3L67 = (HE1_address[2] & HE1_writedata[26]);


--QE3L68 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~59
QE3L68 = (HE1_address[2] & HE1_writedata[27]);


--QE3L69 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~60
QE3L69 = (HE1_address[2] & HE1_writedata[28]);


--QE3L70 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~61
QE3L70 = (HE1_address[2] & HE1_writedata[29]);


--QE3L71 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~62
QE3L71 = (HE1_address[2] & HE1_writedata[30]);


--QE3L72 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~63
QE3L72 = (HE1_address[2] & HE1_writedata[31]);


--HE1_byteenable[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]
--register power-up is low

HE1_byteenable[0] = DFFEAS(HE1L265, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE3L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~0
QE3L1 = (!HE1_address[2] & HE1_byteenable[0]);


--HE1_byteenable[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]
--register power-up is low

HE1_byteenable[1] = DFFEAS(HE1L263, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE3L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~1
QE3L2 = (!HE1_address[2] & HE1_byteenable[1]);


--HE1_byteenable[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]
--register power-up is low

HE1_byteenable[2] = DFFEAS(HE1L260, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE3L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~2
QE3L3 = (!HE1_address[2] & HE1_byteenable[2]);


--HE1_byteenable[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]
--register power-up is low

HE1_byteenable[3] = DFFEAS(HE1L257, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE3L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~3
QE3L4 = (!HE1_address[2] & HE1_byteenable[3]);


--QE3L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~4
QE3L5 = (HE1_address[2] & HE1_byteenable[0]);


--QE3L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~5
QE3L6 = (HE1_address[2] & HE1_byteenable[1]);


--QE3L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~6
QE3L7 = (HE1_address[2] & HE1_byteenable[2]);


--QE3L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~7
QE3L8 = (HE1_address[2] & HE1_byteenable[3]);


--LF2_has_pending_responses is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses
--register power-up is low

LF2_has_pending_responses = DFFEAS(LF2L6, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JF2L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~0
JF2L8 = ( !MC1_h2f_lw_ARADDR[8] & ( !MC1_h2f_lw_ARADDR[9] & ( (!MC1_h2f_lw_ARADDR[4] & (!MC1_h2f_lw_ARADDR[5] & (!MC1_h2f_lw_ARADDR[6] & !MC1_h2f_lw_ARADDR[7]))) ) ) );


--JF2L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~1
JF2L9 = ( !MC1_h2f_lw_ARADDR[14] & ( !MC1_h2f_lw_ARADDR[15] & ( (!MC1_h2f_lw_ARADDR[10] & (!MC1_h2f_lw_ARADDR[11] & (!MC1_h2f_lw_ARADDR[12] & !MC1_h2f_lw_ARADDR[13]))) ) ) );


--MF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|Equal0~0
MF2L1 = ( JF2L8 & ( JF2L9 & ( (!MC1_h2f_lw_ARADDR[3] & (MC1_h2f_lw_ARADDR[16] & (!MC1_h2f_lw_ARADDR[17] & !MC1_h2f_lw_ARADDR[18]))) ) ) );


--MF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|src_channel[2]~0
MF2L3 = ( JF2L8 & ( JF2L9 & ( (!MC1_h2f_lw_ARADDR[16]) # (((MC1_h2f_lw_ARADDR[3] & !MC1_h2f_lw_ARADDR[18])) # (MC1_h2f_lw_ARADDR[17])) ) ) ) # ( !JF2L8 & ( JF2L9 ) ) # ( JF2L8 & ( !JF2L9 ) ) # ( !JF2L8 & ( !JF2L9 ) );


--LF2_last_channel[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]
--register power-up is low

LF2_last_channel[2] = DFFEAS(MF2L3, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF2L7,  ,  ,  ,  );


--LF2_last_channel[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]
--register power-up is low

LF2_last_channel[0] = DFFEAS(MF2L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF2L7,  ,  ,  ,  );


--KF2_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[1]
--register power-up is low

KF2_saved_grant[1] = DFFEAS(XE3L2, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , KF2L66,  ,  ,  ,  );


--MF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|Equal2~0
MF2L2 = ( JF2L9 & ( (MC1_h2f_lw_ARADDR[16] & (!MC1_h2f_lw_ARADDR[17] & (MC1_h2f_lw_ARADDR[18] & JF2L8))) ) );


--BF3_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS
--register power-up is low

BF3_state.ST_COMP_TRANS = DFFEAS(BF3L27, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg
--register power-up is low

BF3_out_valid_reg = DFFEAS(BF3L177, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--LD6_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

LD6_mem_used[1] = DFFEAS(LD6L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg
--register power-up is low

BF3_in_narrow_reg = DFFEAS(BF3L21, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_byteen_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]
--register power-up is low

BF3_in_byteen_reg[3] = DFFEAS(KF2_src_data[35], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_byteen_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]
--register power-up is low

BF3_in_byteen_reg[2] = DFFEAS(KF2_src_data[34], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_byteen_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]
--register power-up is low

BF3_in_byteen_reg[1] = DFFEAS(KF2_src_data[33], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_byteen_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]
--register power-up is low

BF3_in_byteen_reg[0] = DFFEAS(KF2_src_data[32], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--NE3L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|WideOr0~0
NE3L1 = ( BF3_in_byteen_reg[1] & ( BF3_in_byteen_reg[0] ) ) # ( !BF3_in_byteen_reg[1] & ( BF3_in_byteen_reg[0] ) ) # ( BF3_in_byteen_reg[1] & ( !BF3_in_byteen_reg[0] ) ) # ( !BF3_in_byteen_reg[1] & ( !BF3_in_byteen_reg[0] & ( (((BF3_state.ST_COMP_TRANS & BF3_in_narrow_reg)) # (BF3_in_byteen_reg[2])) # (BF3_in_byteen_reg[3]) ) ) );


--RE3_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter[1]
--register power-up is low

RE3_wait_latency_counter[1] = DFFEAS(RE3L42, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE3_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter[0]
--register power-up is low

RE3_wait_latency_counter[0] = DFFEAS(RE3L43, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]
--register power-up is low

BF3_in_data_reg[59] = DFFEAS(KF2_saved_grant[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--NE3_local_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|local_write
NE3_local_write = (BF3_in_data_reg[59] & BF3_out_valid_reg);


--LD6L76 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|write~0
LD6L76 = ( RE3_wait_latency_counter[0] & ( NE3_local_write & ( (!LD6_mem_used[1] & !NE3L1) ) ) ) # ( !RE3_wait_latency_counter[0] & ( NE3_local_write & ( (!LD6_mem_used[1] & ((!NE3L1) # ((RE1_waitrequest_reset_override & !RE3_wait_latency_counter[1])))) ) ) ) # ( RE3_wait_latency_counter[0] & ( !NE3_local_write & ( (!LD6_mem_used[1] & ((!NE3L1) # ((RE1_waitrequest_reset_override & !RE3_wait_latency_counter[1])))) ) ) ) # ( !RE3_wait_latency_counter[0] & ( !NE3_local_write & ( (!LD6_mem_used[1] & !NE3L1) ) ) );


--BF3_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
--register power-up is low

BF3_state.ST_UNCOMP_TRANS = DFFEAS(BF3L35, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST
--register power-up is low

BF3_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(BF3L37, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3L169 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0
BF3L169 = (!BF3_state.ST_UNCOMP_TRANS & !BF3_state.ST_UNCOMP_WR_SUBBURST);


--BF3L170 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1
BF3L170 = (!BF3_state.ST_COMP_TRANS & (!BF3L169 & ((!BF3_out_valid_reg) # (LD6L76))));


--BF3_in_eop_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg
--register power-up is low

BF3_in_eop_reg = DFFEAS(KF2_src_payload[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
--register power-up is low

BF3_new_burst_reg = DFFEAS(BF3L152, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero
--register power-up is low

BF3_in_bytecount_reg_zero = DFFEAS(BF3L44, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_in_ready_hold is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold
--register power-up is low

BF1_in_ready_hold = DFFEAS(VCC, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~0
JF2L1 = (KF2_saved_grant[1] & (MF2L2 & ((BF3L171) # (BF3L170))));


--KF1_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]
--register power-up is low

KF1_saved_grant[1] = DFFEAS(KF1L8, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS
--register power-up is low

BF2_state.ST_COMP_TRANS = DFFEAS(BF2L19, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg
--register power-up is low

BF2_out_valid_reg = DFFEAS(BF2L111, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--LD4_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

LD4_mem_used[1] = DFFEAS(LD4L46, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]
--register power-up is low

BF2_in_data_reg[60] = DFFEAS(KF1_saved_grant[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--BF2_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg
--register power-up is low

BF2_in_narrow_reg = DFFEAS(ME2L45, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--RE2_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]
--register power-up is low

RE2_wait_latency_counter[1] = DFFEAS(RE2L10, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE2_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]
--register power-up is low

RE2_wait_latency_counter[0] = DFFEAS(RE2L11, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--NE2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|cp_ready~0
NE2L1 = ( RE2_wait_latency_counter[1] & ( RE2_wait_latency_counter[0] & ( (!BF2_in_data_reg[60] & ((!BF2_state.ST_COMP_TRANS) # (!BF2_in_narrow_reg))) ) ) ) # ( !RE2_wait_latency_counter[1] & ( RE2_wait_latency_counter[0] & ( ((!BF2_in_data_reg[60] & ((!BF2_state.ST_COMP_TRANS) # (!BF2_in_narrow_reg)))) # (RE1_waitrequest_reset_override) ) ) ) # ( RE2_wait_latency_counter[1] & ( !RE2_wait_latency_counter[0] & ( (!BF2_in_data_reg[60] & ((!BF2_state.ST_COMP_TRANS) # (!BF2_in_narrow_reg))) ) ) ) # ( !RE2_wait_latency_counter[1] & ( !RE2_wait_latency_counter[0] & ( (!BF2_in_data_reg[60] & ((!BF2_state.ST_COMP_TRANS) # (!BF2_in_narrow_reg))) ) ) );


--BF2_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
--register power-up is low

BF2_state.ST_UNCOMP_TRANS = DFFEAS(BF2L21, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST
--register power-up is low

BF2_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(BF2L22, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0
BF2L20 = (!BF2_state.ST_UNCOMP_TRANS & !BF2_state.ST_UNCOMP_WR_SUBBURST);


--BF2L101 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0
BF2L101 = ( BF1_in_ready_hold & ( (BF2_out_valid_reg & (!BF2L20 & ((!NE2L1) # (LD4_mem_used[1])))) ) ) # ( !BF1_in_ready_hold & ( ((BF2_out_valid_reg & ((!NE2L1) # (LD4_mem_used[1])))) # (BF2L20) ) );


--BF2_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
--register power-up is low

BF2_new_burst_reg = DFFEAS(BF2L90, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero
--register power-up is low

BF2_in_bytecount_reg_zero = DFFEAS(BF2L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--BF2L102 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1
BF2L102 = ( BF2_new_burst_reg & ( (!LD4_mem_used[1] & (NE2L1 & ((BF2_in_data_reg[60]) # (BF2_state.ST_COMP_TRANS)))) ) ) # ( !BF2_new_burst_reg & ( (!BF2_state.ST_COMP_TRANS & (!LD4_mem_used[1] & (BF2_in_data_reg[60] & NE2L1))) ) );


--JF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~1
JF2L2 = ( BF2L101 & ( BF2L102 & ( (KF1_saved_grant[1] & (MF2L1 & BF2_state.ST_COMP_TRANS)) ) ) ) # ( !BF2L101 & ( BF2L102 & ( (KF1_saved_grant[1] & MF2L1) ) ) ) # ( BF2L101 & ( !BF2L102 & ( (KF1_saved_grant[1] & (MF2L1 & (BF2_state.ST_COMP_TRANS & !BF2_out_valid_reg))) ) ) ) # ( !BF2L101 & ( !BF2L102 & ( (KF1_saved_grant[1] & (MF2L1 & ((!BF2_state.ST_COMP_TRANS) # (!BF2_out_valid_reg)))) ) ) );


--KF3_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[1]
--register power-up is low

KF3_saved_grant[1] = DFFEAS(XE4L2, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , KF3L34,  ,  ,  ,  );


--BF4_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS
--register power-up is low

BF4_state.ST_COMP_TRANS = DFFEAS(BF4L31, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg
--register power-up is low

BF4_out_valid_reg = DFFEAS(BF4L147, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--LD8_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

LD8_mem_used[1] = DFFEAS(LD8L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg
--register power-up is low

BF4_in_narrow_reg = DFFEAS(BF4L21, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_in_byteen_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]
--register power-up is low

BF4_in_byteen_reg[3] = DFFEAS(KF3_src_data[35], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_in_byteen_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]
--register power-up is low

BF4_in_byteen_reg[2] = DFFEAS(KF3_src_data[34], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_in_byteen_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]
--register power-up is low

BF4_in_byteen_reg[1] = DFFEAS(KF3_src_data[33], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_in_byteen_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]
--register power-up is low

BF4_in_byteen_reg[0] = DFFEAS(KF3_src_data[32], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--NE4L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|WideOr0~0
NE4L1 = ( BF4_in_byteen_reg[1] & ( BF4_in_byteen_reg[0] ) ) # ( !BF4_in_byteen_reg[1] & ( BF4_in_byteen_reg[0] ) ) # ( BF4_in_byteen_reg[1] & ( !BF4_in_byteen_reg[0] ) ) # ( !BF4_in_byteen_reg[1] & ( !BF4_in_byteen_reg[0] & ( (((BF4_state.ST_COMP_TRANS & BF4_in_narrow_reg)) # (BF4_in_byteen_reg[2])) # (BF4_in_byteen_reg[3]) ) ) );


--RE4_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter[1]
--register power-up is low

RE4_wait_latency_counter[1] = DFFEAS(RE4L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE4_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter[0]
--register power-up is low

RE4_wait_latency_counter[0] = DFFEAS(RE4L19, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]
--register power-up is low

BF4_in_data_reg[59] = DFFEAS(KF3_saved_grant[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--NE4_local_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|local_write
NE4_local_write = (BF4_in_data_reg[59] & BF4_out_valid_reg);


--LD8L76 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|write~0
LD8L76 = ( RE4_wait_latency_counter[0] & ( NE4_local_write & ( (!LD8_mem_used[1] & !NE4L1) ) ) ) # ( !RE4_wait_latency_counter[0] & ( NE4_local_write & ( (!LD8_mem_used[1] & ((!NE4L1) # ((RE1_waitrequest_reset_override & !RE4_wait_latency_counter[1])))) ) ) ) # ( RE4_wait_latency_counter[0] & ( !NE4_local_write & ( (!LD8_mem_used[1] & ((!NE4L1) # ((RE1_waitrequest_reset_override & !RE4_wait_latency_counter[1])))) ) ) ) # ( !RE4_wait_latency_counter[0] & ( !NE4_local_write & ( (!LD8_mem_used[1] & !NE4L1) ) ) );


--BF4_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
--register power-up is low

BF4_state.ST_UNCOMP_TRANS = DFFEAS(BF4L37, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST
--register power-up is low

BF4_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(BF4L42, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L142 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0
BF4L142 = ( BF4_state.ST_UNCOMP_TRANS & ( BF4_state.ST_UNCOMP_WR_SUBBURST & ( (!BF4_state.ST_COMP_TRANS & ((!BF4_out_valid_reg) # (LD8L76))) ) ) ) # ( !BF4_state.ST_UNCOMP_TRANS & ( BF4_state.ST_UNCOMP_WR_SUBBURST & ( (!BF4_state.ST_COMP_TRANS & ((!BF4_out_valid_reg) # (LD8L76))) ) ) ) # ( BF4_state.ST_UNCOMP_TRANS & ( !BF4_state.ST_UNCOMP_WR_SUBBURST & ( (!BF4_state.ST_COMP_TRANS & ((!BF4_out_valid_reg) # (LD8L76))) ) ) ) # ( !BF4_state.ST_UNCOMP_TRANS & ( !BF4_state.ST_UNCOMP_WR_SUBBURST & ( (BF1_in_ready_hold & !BF4_state.ST_COMP_TRANS) ) ) );


--BF4_in_eop_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg
--register power-up is low

BF4_in_eop_reg = DFFEAS(KF3_src_payload[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
--register power-up is low

BF4_new_burst_reg = DFFEAS(BF4L125, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero
--register power-up is low

BF4_in_bytecount_reg_zero = DFFEAS(BF4L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4L143 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1
BF4L143 = ( LD8L76 & ( (BF4_state.ST_COMP_TRANS & ((!BF4_out_valid_reg) # (BF4_new_burst_reg))) ) ) # ( !LD8L76 & ( (BF4_state.ST_COMP_TRANS & !BF4_out_valid_reg) ) );


--LF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0
LF2L2 = ( !LF2L3 & ( LF2L4 & ( (((BF3L171) # (BF3L170)) # (JF2L4)) # (JF2L2) ) ) ) # ( !LF2L3 & ( !LF2L4 & ( (JF2L4) # (JF2L2) ) ) );


--KF2_saved_grant[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]
--register power-up is low

KF2_saved_grant[0] = DFFEAS(XE3L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , KF2L66,  ,  ,  ,  );


--ME2_sop_enable is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable
--register power-up is low

ME2_sop_enable = DFFEAS(ME2L72, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--MF1L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~0
MF1L1 = ( ZE4_address_burst[7] & ( (!MC1_h2f_lw_AWADDR[7] & (!MC1_h2f_lw_AWADDR[8] & !ME2_sop_enable)) ) ) # ( !ZE4_address_burst[7] & ( (!ME2_sop_enable & (!MC1_h2f_lw_AWADDR[7] & (!MC1_h2f_lw_AWADDR[8]))) # (ME2_sop_enable & (((!ZE4_address_burst[8])))) ) );


--MF1L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~1
MF1L2 = ( ZE4_address_burst[9] & ( (!MC1_h2f_lw_AWADDR[9] & (!MC1_h2f_lw_AWADDR[15] & !ME2_sop_enable)) ) ) # ( !ZE4_address_burst[9] & ( (!ME2_sop_enable & (!MC1_h2f_lw_AWADDR[9] & (!MC1_h2f_lw_AWADDR[15]))) # (ME2_sop_enable & (((!ZE4_address_burst[15])))) ) );


--MF1L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~2
MF1L3 = ( ZE4_address_burst[16] & ( (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[16] & (!MC1_h2f_lw_AWADDR[17]))) # (ME2_sop_enable & (((!ZE4_address_burst[17])))) ) ) # ( !ZE4_address_burst[16] & ( (MC1_h2f_lw_AWADDR[16] & (!MC1_h2f_lw_AWADDR[17] & !ME2_sop_enable)) ) );


--MF1L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~3
MF1L4 = ( ZE4_address_burst[18] & ( (!ME2_sop_enable & (!MC1_h2f_lw_AWADDR[13] & (MC1_h2f_lw_AWADDR[18]))) # (ME2_sop_enable & (((!ZE4_address_burst[13])))) ) ) # ( !ZE4_address_burst[18] & ( (!MC1_h2f_lw_AWADDR[13] & (MC1_h2f_lw_AWADDR[18] & !ME2_sop_enable)) ) );


--MF1L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~4
MF1L5 = ( ZE4_address_burst[10] & ( (!MC1_h2f_lw_AWADDR[10] & (!MC1_h2f_lw_AWADDR[14] & !ME2_sop_enable)) ) ) # ( !ZE4_address_burst[10] & ( (!ME2_sop_enable & (!MC1_h2f_lw_AWADDR[10] & (!MC1_h2f_lw_AWADDR[14]))) # (ME2_sop_enable & (((!ZE4_address_burst[14])))) ) );


--MF1L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~5
MF1L6 = ( ZE4_address_burst[12] & ( (!MC1_h2f_lw_AWADDR[11] & (!MC1_h2f_lw_AWADDR[12] & !ME2_sop_enable)) ) ) # ( !ZE4_address_burst[12] & ( (!ME2_sop_enable & (!MC1_h2f_lw_AWADDR[11] & (!MC1_h2f_lw_AWADDR[12]))) # (ME2_sop_enable & (((!ZE4_address_burst[11])))) ) );


--MF1L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~6
MF1L7 = ( MF1L5 & ( MF1L6 & ( (MF1L1 & (MF1L2 & (MF1L3 & MF1L4))) ) ) );


--ZE4_address_burst[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]
--register power-up is low

ZE4_address_burst[5] = DFFEAS(ZE4L110, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ZE4L147 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[5]~0
ZE4L147 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[5])) # (ME2_sop_enable & ((ZE4_address_burst[5])));


--ZE4_address_burst[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]
--register power-up is low

ZE4_address_burst[4] = DFFEAS(ZE4L111, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ZE4L146 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[4]~1
ZE4L146 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[4])) # (ME2_sop_enable & ((ZE4_address_burst[4])));


--MF1L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~7
MF1L8 = ( !ZE4L146 & ( (!ZE4L147 & ((!ME2_sop_enable & (!MC1_h2f_lw_AWADDR[6])) # (ME2_sop_enable & ((!ZE4_address_burst[6]))))) ) );


--JF1L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|WideOr0~0
JF1L1 = ( MF1L8 & ( (KF2_saved_grant[0] & (MF1L7 & ((BF3L171) # (BF3L170)))) ) );


--KF3_saved_grant[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]
--register power-up is low

KF3_saved_grant[0] = DFFEAS(XE4L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , KF3L34,  ,  ,  ,  );


--JF1L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|WideOr0~1
JF1L2 = ( MF1L8 & ( (KF3_saved_grant[0] & (!MF1L7 & ((BF4L143) # (BF4L142)))) ) ) # ( !MF1L8 & ( (KF3_saved_grant[0] & ((BF4L143) # (BF4L142))) ) );


--LF1_has_pending_responses is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses
--register power-up is low

LF1_has_pending_responses = DFFEAS(LF1L5, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF1_last_dest_id[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]
--register power-up is low

LF1_last_dest_id[0] = DFFEAS(LF1L11, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L6,  ,  ,  ,  );


--LF1L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0
LF1L6 = ( LF1_has_pending_responses & ( LF1_last_dest_id[0] & ( (MC1_h2f_lw_AWVALID[0] & (MC1_h2f_lw_WVALID[0] & ((!MF1L7) # (!MF1L8)))) ) ) ) # ( !LF1_has_pending_responses & ( LF1_last_dest_id[0] & ( (MC1_h2f_lw_AWVALID[0] & MC1_h2f_lw_WVALID[0]) ) ) ) # ( LF1_has_pending_responses & ( !LF1_last_dest_id[0] & ( (MC1_h2f_lw_AWVALID[0] & (MC1_h2f_lw_WVALID[0] & (MF1L7 & MF1L8))) ) ) ) # ( !LF1_has_pending_responses & ( !LF1_last_dest_id[0] & ( (MC1_h2f_lw_AWVALID[0] & MC1_h2f_lw_WVALID[0]) ) ) );


--LF1L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0
LF1L12 = (MC1_h2f_lw_WLAST[0] & (LF1L6 & ((JF1L2) # (JF1L1))));


--RE3_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|read_latency_shift_reg[0]
--register power-up is low

RE3_read_latency_shift_reg[0] = DFFEAS(RE3L37, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[0]
--register power-up is low

LD7_mem_used[0] = DFFEAS(LD7L71, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6_mem[0][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][114]
--register power-up is low

LD6_mem[0][114] = DFFEAS(LD6L71, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD6_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

LD6_mem_used[0] = DFFEAS(LD6L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6_mem[0][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][59]
--register power-up is low

LD6_mem[0][59] = DFFEAS(LD6L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD6_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][57]
--register power-up is low

LD6_mem[0][57] = DFFEAS(LD6L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--PF2_src0_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|src0_valid
PF2_src0_valid = ( LD6_mem[0][59] & ( !LD6_mem[0][57] & ( (((LD6_mem[0][114] & LD6_mem_used[0])) # (LD7_mem_used[0])) # (RE3_read_latency_shift_reg[0]) ) ) );


--RE4_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|read_latency_shift_reg[0]
--register power-up is low

RE4_read_latency_shift_reg[0] = DFFEAS(RE4L13, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[0]
--register power-up is low

LD9_mem_used[0] = DFFEAS(LD9L23, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8_mem[0][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][114]
--register power-up is low

LD8_mem[0][114] = DFFEAS(LD8L71, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--LD8_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

LD8_mem_used[0] = DFFEAS(LD8L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8_mem[0][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][59]
--register power-up is low

LD8_mem[0][59] = DFFEAS(LD8L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--LD8_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][57]
--register power-up is low

LD8_mem[0][57] = DFFEAS(LD8L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--PF3_src0_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|src0_valid
PF3_src0_valid = ( LD8_mem[0][59] & ( !LD8_mem[0][57] & ( (((LD8_mem[0][114] & LD8_mem_used[0])) # (LD9_mem_used[0])) # (RE4_read_latency_shift_reg[0]) ) ) );


--QF1_WideOr1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|WideOr1
QF1_WideOr1 = (PF3_src0_valid) # (PF2_src0_valid);


--RE2_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

RE2_read_latency_shift_reg[0] = DFFEAS(LD4L67, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD5_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]
--register power-up is low

LD5_mem_used[0] = DFFEAS(LD5L13, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD5_empty is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|empty
LD5_empty = (!RE2_read_latency_shift_reg[0] & !LD5_mem_used[0]);


--LD4_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57]
--register power-up is low

LD4_mem[0][57] = DFFEAS(LD4L47, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--LD4_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

LD4_mem_used[0] = DFFEAS(LD4L44, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AF3_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy
--register power-up is low

AF3_burst_uncompress_busy = DFFEAS(AF3L25, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF3L6,  ,  ,  ,  );


--AF3_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]
--register power-up is low

AF3_burst_uncompress_byte_counter[2] = DFFEAS(AF3L16, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF3L6,  ,  ,  ,  );


--AF3L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0
AF3L22 = (AF3_burst_uncompress_busy & AF3_burst_uncompress_byte_counter[2]);


--AF3_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]
--register power-up is low

AF3_burst_uncompress_byte_counter[6] = DFFEAS(AF3L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF3L6,  ,  ,  ,  );


--AF3_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]
--register power-up is low

AF3_burst_uncompress_byte_counter[5] = DFFEAS(AF3L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF3L6,  ,  ,  ,  );


--AF3_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]
--register power-up is low

AF3_burst_uncompress_byte_counter[4] = DFFEAS(AF3L19, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF3L6,  ,  ,  ,  );


--AF3_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]
--register power-up is low

AF3_burst_uncompress_byte_counter[3] = DFFEAS(AF3L20, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF3L6,  ,  ,  ,  );


--AF3L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1
AF3L23 = (!AF3_burst_uncompress_byte_counter[6] & (!AF3_burst_uncompress_byte_counter[5] & (!AF3_burst_uncompress_byte_counter[4] & !AF3_burst_uncompress_byte_counter[3])));


--LD4_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]
--register power-up is low

LD4_mem[0][69] = DFFEAS(LD4L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--LD4_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]
--register power-up is low

LD4_mem[0][68] = DFFEAS(LD4L49, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--LD4_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][67]
--register power-up is low

LD4_mem[0][67] = DFFEAS(LD4L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--LD4_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][66]
--register power-up is low

LD4_mem[0][66] = DFFEAS(LD4L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--LD4_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]
--register power-up is low

LD4_mem[0][65] = DFFEAS(LD4L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--AF3L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2
AF3L24 = ( !LD4_mem[0][66] & ( LD4_mem[0][65] & ( (!AF3_burst_uncompress_busy & (!LD4_mem[0][69] & (!LD4_mem[0][68] & !LD4_mem[0][67]))) ) ) );


--AF3L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3
AF3L25 = ( AF3L23 & ( AF3L24 & ( (LD4_mem[0][57] & ((!LD4_mem_used[0]) # (LD5_empty))) ) ) ) # ( !AF3L23 & ( AF3L24 & ( (LD4_mem[0][57] & ((!LD4_mem_used[0]) # (LD5_empty))) ) ) ) # ( AF3L23 & ( !AF3L24 & ( (LD4_mem[0][57] & (((!LD4_mem_used[0]) # (!AF3L22)) # (LD5_empty))) ) ) ) # ( !AF3L23 & ( !AF3L24 & ( LD4_mem[0][57] ) ) );


--NE3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|comb~0
NE3L2 = (LD6_mem_used[0] & (((LD6_mem[0][114]) # (LD7_mem_used[0])) # (RE3_read_latency_shift_reg[0])));


--PF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|src1_valid~0
PF2L3 = ( LD6_mem[0][59] & ( LD6_mem[0][57] & ( (!RE3_read_latency_shift_reg[0] & (!LD7_mem_used[0] & ((!LD6_mem[0][114]) # (!LD6_mem_used[0])))) ) ) ) # ( !LD6_mem[0][59] & ( LD6_mem[0][57] & ( (!RE3_read_latency_shift_reg[0] & (!LD7_mem_used[0] & ((!LD6_mem[0][114]) # (!LD6_mem_used[0])))) ) ) ) # ( LD6_mem[0][59] & ( !LD6_mem[0][57] ) ) # ( !LD6_mem[0][59] & ( !LD6_mem[0][57] & ( (!RE3_read_latency_shift_reg[0] & (!LD7_mem_used[0] & ((!LD6_mem[0][114]) # (!LD6_mem_used[0])))) ) ) );


--LD6_mem[0][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][115]
--register power-up is low

LD6_mem[0][115] = DFFEAS(LD6L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--AF4_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy
--register power-up is low

AF4_burst_uncompress_busy = DFFEAS(AF4L23, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L75,  ,  ,  ,  );


--AF4_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]
--register power-up is low

AF4_burst_uncompress_byte_counter[6] = DFFEAS(AF4L15, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L75,  ,  ,  ,  );


--AF4_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]
--register power-up is low

AF4_burst_uncompress_byte_counter[5] = DFFEAS(AF4L16, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L75,  ,  ,  ,  );


--AF4_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]
--register power-up is low

AF4_burst_uncompress_byte_counter[4] = DFFEAS(AF4L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L75,  ,  ,  ,  );


--AF4_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]
--register power-up is low

AF4_burst_uncompress_byte_counter[3] = DFFEAS(AF4L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L75,  ,  ,  ,  );


--AF4_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]
--register power-up is low

AF4_burst_uncompress_byte_counter[2] = DFFEAS(AF4L19, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L75,  ,  ,  ,  );


--AF4L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0
AF4L21 = ( !AF4_burst_uncompress_byte_counter[3] & ( AF4_burst_uncompress_byte_counter[2] & ( (AF4_burst_uncompress_busy & (!AF4_burst_uncompress_byte_counter[6] & (!AF4_burst_uncompress_byte_counter[5] & !AF4_burst_uncompress_byte_counter[4]))) ) ) );


--LD6_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][69]
--register power-up is low

LD6_mem[0][69] = DFFEAS(LD6L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD6_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][68]
--register power-up is low

LD6_mem[0][68] = DFFEAS(LD6L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD6_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][67]
--register power-up is low

LD6_mem[0][67] = DFFEAS(LD6L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD6_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][66]
--register power-up is low

LD6_mem[0][66] = DFFEAS(LD6L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD6_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][65]
--register power-up is low

LD6_mem[0][65] = DFFEAS(LD6L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--AF4L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1
AF4L22 = ( !LD6_mem[0][66] & ( LD6_mem[0][65] & ( (!AF4_burst_uncompress_busy & (!LD6_mem[0][69] & (!LD6_mem[0][68] & !LD6_mem[0][67]))) ) ) );


--QF2L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~0
QF2L33 = ( AF4L21 & ( AF4L22 & ( (!PF2L3 & (LD6_mem[0][115] & ((!LD6_mem[0][57]) # (NE3L2)))) ) ) ) # ( !AF4L21 & ( AF4L22 & ( (!PF2L3 & (LD6_mem[0][115] & ((!LD6_mem[0][57]) # (NE3L2)))) ) ) ) # ( AF4L21 & ( !AF4L22 & ( (!PF2L3 & (LD6_mem[0][115] & ((!LD6_mem[0][57]) # (NE3L2)))) ) ) ) # ( !AF4L21 & ( !AF4L22 & ( (!LD6_mem[0][57] & (!PF2L3 & LD6_mem[0][115])) ) ) );


--PF3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|src1_valid~0
PF3L3 = ( LD8_mem[0][59] & ( LD8_mem[0][57] & ( (!RE4_read_latency_shift_reg[0] & (!LD9_mem_used[0] & ((!LD8_mem[0][114]) # (!LD8_mem_used[0])))) ) ) ) # ( !LD8_mem[0][59] & ( LD8_mem[0][57] & ( (!RE4_read_latency_shift_reg[0] & (!LD9_mem_used[0] & ((!LD8_mem[0][114]) # (!LD8_mem_used[0])))) ) ) ) # ( LD8_mem[0][59] & ( !LD8_mem[0][57] ) ) # ( !LD8_mem[0][59] & ( !LD8_mem[0][57] & ( (!RE4_read_latency_shift_reg[0] & (!LD9_mem_used[0] & ((!LD8_mem[0][114]) # (!LD8_mem_used[0])))) ) ) );


--LD8_mem[0][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][115]
--register power-up is low

LD8_mem[0][115] = DFFEAS(LD8L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--NE4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|comb~0
NE4L2 = (LD8_mem_used[0] & (((LD8_mem[0][114]) # (LD9_mem_used[0])) # (RE4_read_latency_shift_reg[0])));


--AF5_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy
--register power-up is low

AF5_burst_uncompress_busy = DFFEAS(AF5L23, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L75,  ,  ,  ,  );


--AF5_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]
--register power-up is low

AF5_burst_uncompress_byte_counter[2] = DFFEAS(AF5L15, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L75,  ,  ,  ,  );


--AF5_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]
--register power-up is low

AF5_burst_uncompress_byte_counter[6] = DFFEAS(AF5L16, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L75,  ,  ,  ,  );


--AF5_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]
--register power-up is low

AF5_burst_uncompress_byte_counter[5] = DFFEAS(AF5L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L75,  ,  ,  ,  );


--AF5_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]
--register power-up is low

AF5_burst_uncompress_byte_counter[4] = DFFEAS(AF5L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L75,  ,  ,  ,  );


--AF5_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]
--register power-up is low

AF5_burst_uncompress_byte_counter[3] = DFFEAS(AF5L19, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L75,  ,  ,  ,  );


--AF5L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0
AF5L21 = (!AF5_burst_uncompress_byte_counter[6] & (!AF5_burst_uncompress_byte_counter[5] & (!AF5_burst_uncompress_byte_counter[4] & !AF5_burst_uncompress_byte_counter[3])));


--LD8_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][69]
--register power-up is low

LD8_mem[0][69] = DFFEAS(LD8L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--LD8_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][68]
--register power-up is low

LD8_mem[0][68] = DFFEAS(LD8L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--LD8_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][67]
--register power-up is low

LD8_mem[0][67] = DFFEAS(LD8L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--LD8_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][66]
--register power-up is low

LD8_mem[0][66] = DFFEAS(LD8L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--LD8_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][65]
--register power-up is low

LD8_mem[0][65] = DFFEAS(LD8L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--AF5L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1
AF5L22 = ( !LD8_mem[0][66] & ( LD8_mem[0][65] & ( (!AF5_burst_uncompress_busy & (!LD8_mem[0][69] & (!LD8_mem[0][68] & !LD8_mem[0][67]))) ) ) );


--AF5L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2
AF5L23 = ( AF5L21 & ( AF5L22 & ( (!NE4L2 & LD8_mem[0][57]) ) ) ) # ( !AF5L21 & ( AF5L22 & ( (!NE4L2 & LD8_mem[0][57]) ) ) ) # ( AF5L21 & ( !AF5L22 & ( (LD8_mem[0][57] & ((!NE4L2) # ((!AF5_burst_uncompress_busy) # (!AF5_burst_uncompress_byte_counter[2])))) ) ) ) # ( !AF5L21 & ( !AF5L22 & ( LD8_mem[0][57] ) ) );


--LD4_mem[0][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][115]
--register power-up is low

LD4_mem[0][115] = DFFEAS(LD4L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~1
QF2L34 = (LD4_mem[0][115] & ((LD5_mem_used[0]) # (RE2_read_latency_shift_reg[0])));


--QF2_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload[0]
QF2_src_payload[0] = ( AF5L23 & ( QF2L34 & ( (!AF3L25) # (QF2L33) ) ) ) # ( !AF5L23 & ( QF2L34 & ( (!AF3L25) # (((!PF3L3 & LD8_mem[0][115])) # (QF2L33)) ) ) ) # ( AF5L23 & ( !QF2L34 & ( QF2L33 ) ) ) # ( !AF5L23 & ( !QF2L34 & ( ((!PF3L3 & LD8_mem[0][115])) # (QF2L33) ) ) );


--QF2_WideOr1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|WideOr1
QF2_WideOr1 = (!LD5_empty) # ((!PF2L3) # (!PF3L3));


--LF1L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1
LF1L13 = (LF1L6 & ((JF1L2) # (JF1L1)));


--LD6_mem[0][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][90]
--register power-up is low

LD6_mem[0][90] = DFFEAS(LD6L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][90]
--register power-up is low

LD8_mem[0][90] = DFFEAS(LD8L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[90]
QF1_src_data[90] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][90])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][90])) # (LD6_mem[0][90])));


--LD6_mem[0][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][91]
--register power-up is low

LD6_mem[0][91] = DFFEAS(LD6L60, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][91]
--register power-up is low

LD8_mem[0][91] = DFFEAS(LD8L60, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[91]
QF1_src_data[91] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][91])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][91])) # (LD6_mem[0][91])));


--LD6_mem[0][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][92]
--register power-up is low

LD6_mem[0][92] = DFFEAS(LD6L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][92]
--register power-up is low

LD8_mem[0][92] = DFFEAS(LD8L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[92]
QF1_src_data[92] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][92])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][92])) # (LD6_mem[0][92])));


--LD6_mem[0][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][93]
--register power-up is low

LD6_mem[0][93] = DFFEAS(LD6L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][93]
--register power-up is low

LD8_mem[0][93] = DFFEAS(LD8L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[93]
QF1_src_data[93] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][93])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][93])) # (LD6_mem[0][93])));


--LD6_mem[0][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][94]
--register power-up is low

LD6_mem[0][94] = DFFEAS(LD6L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][94]
--register power-up is low

LD8_mem[0][94] = DFFEAS(LD8L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[94]
QF1_src_data[94] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][94])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][94])) # (LD6_mem[0][94])));


--LD6_mem[0][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][95]
--register power-up is low

LD6_mem[0][95] = DFFEAS(LD6L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][95]
--register power-up is low

LD8_mem[0][95] = DFFEAS(LD8L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[95]
QF1_src_data[95] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][95])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][95])) # (LD6_mem[0][95])));


--LD6_mem[0][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][96]
--register power-up is low

LD6_mem[0][96] = DFFEAS(LD6L65, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][96]
--register power-up is low

LD8_mem[0][96] = DFFEAS(LD8L65, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[96]
QF1_src_data[96] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][96])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][96])) # (LD6_mem[0][96])));


--LD6_mem[0][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][97]
--register power-up is low

LD6_mem[0][97] = DFFEAS(LD6L66, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][97]
--register power-up is low

LD8_mem[0][97] = DFFEAS(LD8L66, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[97]
QF1_src_data[97] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][97])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][97])) # (LD6_mem[0][97])));


--LD6_mem[0][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][98]
--register power-up is low

LD6_mem[0][98] = DFFEAS(LD6L67, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][98]
--register power-up is low

LD8_mem[0][98] = DFFEAS(LD8L67, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[98]
QF1_src_data[98] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][98])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][98])) # (LD6_mem[0][98])));


--LD6_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][99]
--register power-up is low

LD6_mem[0][99] = DFFEAS(LD6L68, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][99]
--register power-up is low

LD8_mem[0][99] = DFFEAS(LD8L68, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[99]
QF1_src_data[99] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][99])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][99])) # (LD6_mem[0][99])));


--LD6_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][100]
--register power-up is low

LD6_mem[0][100] = DFFEAS(LD6L69, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][100]
--register power-up is low

LD8_mem[0][100] = DFFEAS(LD8L69, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[100]
QF1_src_data[100] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][100])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][100])) # (LD6_mem[0][100])));


--LD6_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][101]
--register power-up is low

LD6_mem[0][101] = DFFEAS(LD6L70, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L1,  ,  ,  ,  );


--LD8_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][101]
--register power-up is low

LD8_mem[0][101] = DFFEAS(LD8L70, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L1,  ,  ,  ,  );


--QF1_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[101]
QF1_src_data[101] = (!PF2_src0_valid & (PF3_src0_valid & ((LD8_mem[0][101])))) # (PF2_src0_valid & (((PF3_src0_valid & LD8_mem[0][101])) # (LD6_mem[0][101])));


--RE4_av_readdata_pre[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[0]
--register power-up is low

RE4_av_readdata_pre[0] = DFFEAS(JC1_readdata[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|always4~0
LD9L2 = (RE4_read_latency_shift_reg[0] & !LD9_mem_used[0]);


--LD9_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][0]
--register power-up is low

LD9_mem[0][0] = DFFEAS(LD9L26, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--LD5_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]
--register power-up is low

LD5_mem[0][0] = DFFEAS(LD5L16, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD5L1,  ,  ,  ,  );


--RE2_av_readdata_pre[30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]
--register power-up is low

RE2_av_readdata_pre[30] = DFFEAS(BF2_int_nxt_addr_reg_dly[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QF2L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~2
QF2L35 = (!LD5_mem_used[0] & (RE2_read_latency_shift_reg[0] & ((RE2_av_readdata_pre[30])))) # (LD5_mem_used[0] & (((LD5_mem[0][0]))));


--RE3_av_readdata_pre[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[0]
--register power-up is low

RE3_av_readdata_pre[0] = DFFEAS(HC1_readdata[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|always4~0
LD7L2 = (RE3_read_latency_shift_reg[0] & !LD7_mem_used[0]);


--LD7_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][0]
--register power-up is low

LD7_mem[0][0] = DFFEAS(LD7L74, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[0]~0
QF2L3 = ( LD7_mem[0][0] & ( (!QF2L35 & (((!RE3_av_readdata_pre[0] & LD7L2)) # (PF2L3))) ) ) # ( !LD7_mem[0][0] & ( (!QF2L35 & (((!RE3_av_readdata_pre[0]) # (!LD7L2)) # (PF2L3))) ) );


--QF2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[0]~1
QF2L4 = ( QF2L3 & ( (!PF3L3 & ((!LD9L2 & ((LD9_mem[0][0]))) # (LD9L2 & (RE4_av_readdata_pre[0])))) ) ) # ( !QF2L3 );


--RE4_av_readdata_pre[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[1]
--register power-up is low

RE4_av_readdata_pre[1] = DFFEAS(JC1_readdata[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[0][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][1]
--register power-up is low

LD9_mem[0][1] = DFFEAS(LD9L27, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--LD5_mem[0][12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]
--register power-up is low

LD5_mem[0][12] = DFFEAS(LD5L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD5L1,  ,  ,  ,  );


--RE2_av_readdata_pre[31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]
--register power-up is low

RE2_av_readdata_pre[31] = DFFEAS(RE2L4, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QF2L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~3
QF2L36 = (!LD5_mem_used[0] & (RE2_read_latency_shift_reg[0] & ((RE2_av_readdata_pre[31])))) # (LD5_mem_used[0] & (((LD5_mem[0][12]))));


--RE3_av_readdata_pre[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[1]
--register power-up is low

RE3_av_readdata_pre[1] = DFFEAS(HC1_readdata[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][1]
--register power-up is low

LD7_mem[0][1] = DFFEAS(LD7L75, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[1]~2
QF2L5 = ( LD7_mem[0][1] & ( (!QF2L36 & (((LD7L2 & !RE3_av_readdata_pre[1])) # (PF2L3))) ) ) # ( !LD7_mem[0][1] & ( (!QF2L36 & (((!LD7L2) # (!RE3_av_readdata_pre[1])) # (PF2L3))) ) );


--QF2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[1]~3
QF2L6 = ( QF2L5 & ( (!PF3L3 & ((!LD9L2 & ((LD9_mem[0][1]))) # (LD9L2 & (RE4_av_readdata_pre[1])))) ) ) # ( !QF2L5 );


--RE4_av_readdata_pre[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[2]
--register power-up is low

RE4_av_readdata_pre[2] = DFFEAS(JC1_readdata[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[0][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][2]
--register power-up is low

LD9_mem[0][2] = DFFEAS(LD9L28, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--RE3_av_readdata_pre[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[2]
--register power-up is low

RE3_av_readdata_pre[2] = DFFEAS(HC1_readdata[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][2]
--register power-up is low

LD7_mem[0][2] = DFFEAS(LD7L76, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[2]~4
QF2L7 = ( LD7_mem[0][2] & ( (!QF2L35 & (((LD7L2 & !RE3_av_readdata_pre[2])) # (PF2L3))) ) ) # ( !LD7_mem[0][2] & ( (!QF2L35 & (((!LD7L2) # (!RE3_av_readdata_pre[2])) # (PF2L3))) ) );


--QF2L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[2]~5
QF2L8 = ( QF2L7 & ( (!PF3L3 & ((!LD9L2 & ((LD9_mem[0][2]))) # (LD9L2 & (RE4_av_readdata_pre[2])))) ) ) # ( !QF2L7 );


--RE3_av_readdata_pre[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[3]
--register power-up is low

RE3_av_readdata_pre[3] = DFFEAS(HC1_readdata[3], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][3]
--register power-up is low

LD7_mem[0][3] = DFFEAS(LD7L77, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[3]~6
QF2L9 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][3]))) # (LD7L2 & (RE3_av_readdata_pre[3]))));


--RE4_av_readdata_pre[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[3]
--register power-up is low

RE4_av_readdata_pre[3] = DFFEAS(JC1_readdata[3], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[0][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][3]
--register power-up is low

LD9_mem[0][3] = DFFEAS(LD9L29, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--QF2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[3]~7
QF2L10 = ( LD9_mem[0][3] & ( ((!PF3L3 & ((!LD9L2) # (RE4_av_readdata_pre[3])))) # (QF2L9) ) ) # ( !LD9_mem[0][3] & ( ((!PF3L3 & (LD9L2 & RE4_av_readdata_pre[3]))) # (QF2L9) ) );


--RE4_av_readdata_pre[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[4]
--register power-up is low

RE4_av_readdata_pre[4] = DFFEAS(JC1_readdata[4], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[0][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][4]
--register power-up is low

LD9_mem[0][4] = DFFEAS(LD9L30, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--RE3_av_readdata_pre[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[4]
--register power-up is low

RE3_av_readdata_pre[4] = DFFEAS(HC1_readdata[4], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][4]
--register power-up is low

LD7_mem[0][4] = DFFEAS(LD7L78, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[4]~8
QF2L11 = ( LD7_mem[0][4] & ( (!QF2L35 & (((LD7L2 & !RE3_av_readdata_pre[4])) # (PF2L3))) ) ) # ( !LD7_mem[0][4] & ( (!QF2L35 & (((!LD7L2) # (!RE3_av_readdata_pre[4])) # (PF2L3))) ) );


--QF2L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[4]~9
QF2L12 = ( QF2L11 & ( (!PF3L3 & ((!LD9L2 & ((LD9_mem[0][4]))) # (LD9L2 & (RE4_av_readdata_pre[4])))) ) ) # ( !QF2L11 );


--RE4_av_readdata_pre[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[5]
--register power-up is low

RE4_av_readdata_pre[5] = DFFEAS(JC1_readdata[5], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[0][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][5]
--register power-up is low

LD9_mem[0][5] = DFFEAS(LD9L31, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--RE3_av_readdata_pre[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[5]
--register power-up is low

RE3_av_readdata_pre[5] = DFFEAS(HC1_readdata[5], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][5]
--register power-up is low

LD7_mem[0][5] = DFFEAS(LD7L79, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[5]~10
QF2L13 = ( LD7_mem[0][5] & ( (!QF2L35 & (((LD7L2 & !RE3_av_readdata_pre[5])) # (PF2L3))) ) ) # ( !LD7_mem[0][5] & ( (!QF2L35 & (((!LD7L2) # (!RE3_av_readdata_pre[5])) # (PF2L3))) ) );


--QF2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[5]~11
QF2L14 = ( QF2L13 & ( (!PF3L3 & ((!LD9L2 & ((LD9_mem[0][5]))) # (LD9L2 & (RE4_av_readdata_pre[5])))) ) ) # ( !QF2L13 );


--RE4_av_readdata_pre[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[6]
--register power-up is low

RE4_av_readdata_pre[6] = DFFEAS(JC1_readdata[6], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[0][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][6]
--register power-up is low

LD9_mem[0][6] = DFFEAS(LD9L32, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--RE3_av_readdata_pre[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[6]
--register power-up is low

RE3_av_readdata_pre[6] = DFFEAS(HC1_readdata[6], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][6]
--register power-up is low

LD7_mem[0][6] = DFFEAS(LD7L80, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[6]~12
QF2L15 = ( LD7_mem[0][6] & ( (!QF2L35 & (((LD7L2 & !RE3_av_readdata_pre[6])) # (PF2L3))) ) ) # ( !LD7_mem[0][6] & ( (!QF2L35 & (((!LD7L2) # (!RE3_av_readdata_pre[6])) # (PF2L3))) ) );


--QF2L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[6]~13
QF2L16 = ( QF2L15 & ( (!PF3L3 & ((!LD9L2 & ((LD9_mem[0][6]))) # (LD9L2 & (RE4_av_readdata_pre[6])))) ) ) # ( !QF2L15 );


--RE3_av_readdata_pre[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[7]
--register power-up is low

RE3_av_readdata_pre[7] = DFFEAS(HC1_readdata[7], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][7]
--register power-up is low

LD7_mem[0][7] = DFFEAS(LD7L81, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[7]~14
QF2L17 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][7]))) # (LD7L2 & (RE3_av_readdata_pre[7]))));


--RE4_av_readdata_pre[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[7]
--register power-up is low

RE4_av_readdata_pre[7] = DFFEAS(JC1_readdata[7], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[0][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][7]
--register power-up is low

LD9_mem[0][7] = DFFEAS(LD9L33, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD9L1,  ,  ,  ,  );


--QF2L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[7]~15
QF2L18 = ( LD9_mem[0][7] & ( ((!PF3L3 & ((!LD9L2) # (RE4_av_readdata_pre[7])))) # (QF2L17) ) ) # ( !LD9_mem[0][7] & ( ((!PF3L3 & (LD9L2 & RE4_av_readdata_pre[7]))) # (QF2L17) ) );


--RE3_av_readdata_pre[8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[8]
--register power-up is low

RE3_av_readdata_pre[8] = DFFEAS(HC1_readdata[8], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][8]
--register power-up is low

LD7_mem[0][8] = DFFEAS(LD7L82, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~4
QF2L37 = ( LD7_mem[0][8] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[8])))) # (QF2L36) ) ) # ( !LD7_mem[0][8] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[8]))) # (QF2L36) ) );


--LD5_mem[0][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]
--register power-up is low

LD5_mem[0][16] = DFFEAS(LD5L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD5L1,  ,  ,  ,  );


--QF2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~5
QF2L38 = (!LD5_mem_used[0] & (BF1_in_ready_hold & (RE2_read_latency_shift_reg[0]))) # (LD5_mem_used[0] & (((LD5_mem[0][16]))));


--RE3_av_readdata_pre[9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[9]
--register power-up is low

RE3_av_readdata_pre[9] = DFFEAS(HC1_readdata[9], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][9]
--register power-up is low

LD7_mem[0][9] = DFFEAS(LD7L83, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~6
QF2L39 = ( LD7_mem[0][9] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[9])))) # (QF2L38) ) ) # ( !LD7_mem[0][9] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[9]))) # (QF2L38) ) );


--RE3_av_readdata_pre[10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[10]
--register power-up is low

RE3_av_readdata_pre[10] = DFFEAS(HC1_readdata[10], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][10]
--register power-up is low

LD7_mem[0][10] = DFFEAS(LD7L84, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~7
QF2L40 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][10]))) # (LD7L2 & (RE3_av_readdata_pre[10]))));


--RE3_av_readdata_pre[11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[11]
--register power-up is low

RE3_av_readdata_pre[11] = DFFEAS(HC1_readdata[11], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][11]
--register power-up is low

LD7_mem[0][11] = DFFEAS(LD7L85, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~8
QF2L41 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][11]))) # (LD7L2 & (RE3_av_readdata_pre[11]))));


--RE3_av_readdata_pre[12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[12]
--register power-up is low

RE3_av_readdata_pre[12] = DFFEAS(HC1_readdata[12], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][12]
--register power-up is low

LD7_mem[0][12] = DFFEAS(LD7L86, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~9
QF2L42 = ( LD7_mem[0][12] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[12])))) # (QF2L36) ) ) # ( !LD7_mem[0][12] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[12]))) # (QF2L36) ) );


--RE3_av_readdata_pre[13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[13]
--register power-up is low

RE3_av_readdata_pre[13] = DFFEAS(HC1_readdata[13], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][13]
--register power-up is low

LD7_mem[0][13] = DFFEAS(LD7L87, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~10
QF2L43 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][13]))) # (LD7L2 & (RE3_av_readdata_pre[13]))));


--RE3_av_readdata_pre[14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[14]
--register power-up is low

RE3_av_readdata_pre[14] = DFFEAS(HC1_readdata[14], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][14]
--register power-up is low

LD7_mem[0][14] = DFFEAS(LD7L88, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~11
QF2L44 = ( LD7_mem[0][14] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[14])))) # (QF2L35) ) ) # ( !LD7_mem[0][14] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[14]))) # (QF2L35) ) );


--RE3_av_readdata_pre[15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[15]
--register power-up is low

RE3_av_readdata_pre[15] = DFFEAS(HC1_readdata[15], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][15]
--register power-up is low

LD7_mem[0][15] = DFFEAS(LD7L89, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~12
QF2L45 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][15]))) # (LD7L2 & (RE3_av_readdata_pre[15]))));


--RE3_av_readdata_pre[16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[16]
--register power-up is low

RE3_av_readdata_pre[16] = DFFEAS(HC1_readdata[16], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][16]
--register power-up is low

LD7_mem[0][16] = DFFEAS(LD7L90, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~13
QF2L46 = ( LD7_mem[0][16] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[16])))) # (QF2L38) ) ) # ( !LD7_mem[0][16] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[16]))) # (QF2L38) ) );


--RE3_av_readdata_pre[17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[17]
--register power-up is low

RE3_av_readdata_pre[17] = DFFEAS(HC1_readdata[17], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][17]
--register power-up is low

LD7_mem[0][17] = DFFEAS(LD7L91, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~14
QF2L47 = ( LD7_mem[0][17] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[17])))) # (QF2L35) ) ) # ( !LD7_mem[0][17] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[17]))) # (QF2L35) ) );


--RE3_av_readdata_pre[18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[18]
--register power-up is low

RE3_av_readdata_pre[18] = DFFEAS(HC1_readdata[18], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][18]
--register power-up is low

LD7_mem[0][18] = DFFEAS(LD7L92, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~15
QF2L48 = ( LD7_mem[0][18] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[18])))) # (QF2L36) ) ) # ( !LD7_mem[0][18] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[18]))) # (QF2L36) ) );


--RE3_av_readdata_pre[19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[19]
--register power-up is low

RE3_av_readdata_pre[19] = DFFEAS(HC1_readdata[19], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][19]
--register power-up is low

LD7_mem[0][19] = DFFEAS(LD7L93, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~16
QF2L49 = ( LD7_mem[0][19] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[19])))) # (QF2L35) ) ) # ( !LD7_mem[0][19] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[19]))) # (QF2L35) ) );


--RE3_av_readdata_pre[20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[20]
--register power-up is low

RE3_av_readdata_pre[20] = DFFEAS(HC1_readdata[20], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][20]
--register power-up is low

LD7_mem[0][20] = DFFEAS(LD7L94, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~17
QF2L50 = ( LD7_mem[0][20] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[20])))) # (QF2L38) ) ) # ( !LD7_mem[0][20] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[20]))) # (QF2L38) ) );


--RE3_av_readdata_pre[21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[21]
--register power-up is low

RE3_av_readdata_pre[21] = DFFEAS(HC1_readdata[21], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][21]
--register power-up is low

LD7_mem[0][21] = DFFEAS(LD7L95, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~18
QF2L51 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][21]))) # (LD7L2 & (RE3_av_readdata_pre[21]))));


--RE3_av_readdata_pre[22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[22]
--register power-up is low

RE3_av_readdata_pre[22] = DFFEAS(HC1_readdata[22], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][22]
--register power-up is low

LD7_mem[0][22] = DFFEAS(LD7L96, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~19
QF2L52 = ( LD7_mem[0][22] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[22])))) # (QF2L38) ) ) # ( !LD7_mem[0][22] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[22]))) # (QF2L38) ) );


--RE3_av_readdata_pre[23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[23]
--register power-up is low

RE3_av_readdata_pre[23] = DFFEAS(HC1_readdata[23], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][23]
--register power-up is low

LD7_mem[0][23] = DFFEAS(LD7L97, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~20
QF2L53 = ( LD7_mem[0][23] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[23])))) # (QF2L36) ) ) # ( !LD7_mem[0][23] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[23]))) # (QF2L36) ) );


--RE3_av_readdata_pre[24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[24]
--register power-up is low

RE3_av_readdata_pre[24] = DFFEAS(HC1_readdata[24], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][24]
--register power-up is low

LD7_mem[0][24] = DFFEAS(LD7L98, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~21
QF2L54 = ( LD7_mem[0][24] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[24])))) # (QF2L35) ) ) # ( !LD7_mem[0][24] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[24]))) # (QF2L35) ) );


--RE3_av_readdata_pre[25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[25]
--register power-up is low

RE3_av_readdata_pre[25] = DFFEAS(HC1_readdata[25], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][25]
--register power-up is low

LD7_mem[0][25] = DFFEAS(LD7L99, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~22
QF2L55 = ( LD7_mem[0][25] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[25])))) # (QF2L35) ) ) # ( !LD7_mem[0][25] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[25]))) # (QF2L35) ) );


--RE3_av_readdata_pre[26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[26]
--register power-up is low

RE3_av_readdata_pre[26] = DFFEAS(HC1_readdata[26], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][26]
--register power-up is low

LD7_mem[0][26] = DFFEAS(LD7L100, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~23
QF2L56 = ( LD7_mem[0][26] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[26])))) # (QF2L38) ) ) # ( !LD7_mem[0][26] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[26]))) # (QF2L38) ) );


--RE3_av_readdata_pre[27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[27]
--register power-up is low

RE3_av_readdata_pre[27] = DFFEAS(HC1_readdata[27], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][27]
--register power-up is low

LD7_mem[0][27] = DFFEAS(LD7L101, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~24
QF2L57 = ( LD7_mem[0][27] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[27])))) # (QF2L36) ) ) # ( !LD7_mem[0][27] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[27]))) # (QF2L36) ) );


--RE3_av_readdata_pre[28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[28]
--register power-up is low

RE3_av_readdata_pre[28] = DFFEAS(HC1_readdata[28], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][28]
--register power-up is low

LD7_mem[0][28] = DFFEAS(LD7L102, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~25
QF2L58 = (!PF2L3 & ((!LD7L2 & ((LD7_mem[0][28]))) # (LD7L2 & (RE3_av_readdata_pre[28]))));


--RE3_av_readdata_pre[29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[29]
--register power-up is low

RE3_av_readdata_pre[29] = DFFEAS(HC1_readdata[29], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][29]
--register power-up is low

LD7_mem[0][29] = DFFEAS(LD7L103, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~26
QF2L59 = ( LD7_mem[0][29] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[29])))) # (QF2L38) ) ) # ( !LD7_mem[0][29] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[29]))) # (QF2L38) ) );


--RE3_av_readdata_pre[30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[30]
--register power-up is low

RE3_av_readdata_pre[30] = DFFEAS(HC1_readdata[30], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][30]
--register power-up is low

LD7_mem[0][30] = DFFEAS(LD7L104, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~27
QF2L60 = ( LD7_mem[0][30] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[30])))) # (QF2L35) ) ) # ( !LD7_mem[0][30] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[30]))) # (QF2L35) ) );


--RE3_av_readdata_pre[31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[31]
--register power-up is low

RE3_av_readdata_pre[31] = DFFEAS(HC1_readdata[31], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7_mem[0][31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][31]
--register power-up is low

LD7_mem[0][31] = DFFEAS(LD7L105, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD7L1,  ,  ,  ,  );


--QF2L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~28
QF2L61 = ( LD7_mem[0][31] & ( ((!PF2L3 & ((!LD7L2) # (RE3_av_readdata_pre[31])))) # (QF2L36) ) ) # ( !LD7_mem[0][31] & ( ((!PF2L3 & (LD7L2 & RE3_av_readdata_pre[31]))) # (QF2L36) ) );


--LD4_mem[0][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][90]
--register power-up is low

LD4_mem[0][90] = DFFEAS(LD4L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[90]
QF2_src_data[90] = ( LD8_mem[0][90] & ( LD4_mem[0][90] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][90]))) ) ) ) # ( !LD8_mem[0][90] & ( LD4_mem[0][90] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][90])) ) ) ) # ( LD8_mem[0][90] & ( !LD4_mem[0][90] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][90])) ) ) ) # ( !LD8_mem[0][90] & ( !LD4_mem[0][90] & ( (!PF2L3 & LD6_mem[0][90]) ) ) );


--LD4_mem[0][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][91]
--register power-up is low

LD4_mem[0][91] = DFFEAS(LD4L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[91]
QF2_src_data[91] = ( LD8_mem[0][91] & ( LD4_mem[0][91] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][91]))) ) ) ) # ( !LD8_mem[0][91] & ( LD4_mem[0][91] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][91])) ) ) ) # ( LD8_mem[0][91] & ( !LD4_mem[0][91] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][91])) ) ) ) # ( !LD8_mem[0][91] & ( !LD4_mem[0][91] & ( (!PF2L3 & LD6_mem[0][91]) ) ) );


--LD4_mem[0][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][92]
--register power-up is low

LD4_mem[0][92] = DFFEAS(LD4L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[92]
QF2_src_data[92] = ( LD8_mem[0][92] & ( LD4_mem[0][92] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][92]))) ) ) ) # ( !LD8_mem[0][92] & ( LD4_mem[0][92] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][92])) ) ) ) # ( LD8_mem[0][92] & ( !LD4_mem[0][92] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][92])) ) ) ) # ( !LD8_mem[0][92] & ( !LD4_mem[0][92] & ( (!PF2L3 & LD6_mem[0][92]) ) ) );


--LD4_mem[0][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][93]
--register power-up is low

LD4_mem[0][93] = DFFEAS(LD4L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[93]
QF2_src_data[93] = ( LD8_mem[0][93] & ( LD4_mem[0][93] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][93]))) ) ) ) # ( !LD8_mem[0][93] & ( LD4_mem[0][93] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][93])) ) ) ) # ( LD8_mem[0][93] & ( !LD4_mem[0][93] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][93])) ) ) ) # ( !LD8_mem[0][93] & ( !LD4_mem[0][93] & ( (!PF2L3 & LD6_mem[0][93]) ) ) );


--LD4_mem[0][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][94]
--register power-up is low

LD4_mem[0][94] = DFFEAS(LD4L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[94]
QF2_src_data[94] = ( LD8_mem[0][94] & ( LD4_mem[0][94] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][94]))) ) ) ) # ( !LD8_mem[0][94] & ( LD4_mem[0][94] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][94])) ) ) ) # ( LD8_mem[0][94] & ( !LD4_mem[0][94] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][94])) ) ) ) # ( !LD8_mem[0][94] & ( !LD4_mem[0][94] & ( (!PF2L3 & LD6_mem[0][94]) ) ) );


--LD4_mem[0][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][95]
--register power-up is low

LD4_mem[0][95] = DFFEAS(LD4L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[95]
QF2_src_data[95] = ( LD8_mem[0][95] & ( LD4_mem[0][95] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][95]))) ) ) ) # ( !LD8_mem[0][95] & ( LD4_mem[0][95] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][95])) ) ) ) # ( LD8_mem[0][95] & ( !LD4_mem[0][95] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][95])) ) ) ) # ( !LD8_mem[0][95] & ( !LD4_mem[0][95] & ( (!PF2L3 & LD6_mem[0][95]) ) ) );


--LD4_mem[0][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][96]
--register power-up is low

LD4_mem[0][96] = DFFEAS(LD4L60, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[96]
QF2_src_data[96] = ( LD8_mem[0][96] & ( LD4_mem[0][96] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][96]))) ) ) ) # ( !LD8_mem[0][96] & ( LD4_mem[0][96] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][96])) ) ) ) # ( LD8_mem[0][96] & ( !LD4_mem[0][96] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][96])) ) ) ) # ( !LD8_mem[0][96] & ( !LD4_mem[0][96] & ( (!PF2L3 & LD6_mem[0][96]) ) ) );


--LD4_mem[0][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][97]
--register power-up is low

LD4_mem[0][97] = DFFEAS(LD4L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[97]
QF2_src_data[97] = ( LD8_mem[0][97] & ( LD4_mem[0][97] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][97]))) ) ) ) # ( !LD8_mem[0][97] & ( LD4_mem[0][97] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][97])) ) ) ) # ( LD8_mem[0][97] & ( !LD4_mem[0][97] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][97])) ) ) ) # ( !LD8_mem[0][97] & ( !LD4_mem[0][97] & ( (!PF2L3 & LD6_mem[0][97]) ) ) );


--LD4_mem[0][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98]
--register power-up is low

LD4_mem[0][98] = DFFEAS(LD4L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[98]
QF2_src_data[98] = ( LD8_mem[0][98] & ( LD4_mem[0][98] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][98]))) ) ) ) # ( !LD8_mem[0][98] & ( LD4_mem[0][98] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][98])) ) ) ) # ( LD8_mem[0][98] & ( !LD4_mem[0][98] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][98])) ) ) ) # ( !LD8_mem[0][98] & ( !LD4_mem[0][98] & ( (!PF2L3 & LD6_mem[0][98]) ) ) );


--LD4_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][99]
--register power-up is low

LD4_mem[0][99] = DFFEAS(LD4L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[99]
QF2_src_data[99] = ( LD8_mem[0][99] & ( LD4_mem[0][99] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][99]))) ) ) ) # ( !LD8_mem[0][99] & ( LD4_mem[0][99] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][99])) ) ) ) # ( LD8_mem[0][99] & ( !LD4_mem[0][99] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][99])) ) ) ) # ( !LD8_mem[0][99] & ( !LD4_mem[0][99] & ( (!PF2L3 & LD6_mem[0][99]) ) ) );


--LD4_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][100]
--register power-up is low

LD4_mem[0][100] = DFFEAS(LD4L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[100]
QF2_src_data[100] = ( LD8_mem[0][100] & ( LD4_mem[0][100] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][100]))) ) ) ) # ( !LD8_mem[0][100] & ( LD4_mem[0][100] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][100])) ) ) ) # ( LD8_mem[0][100] & ( !LD4_mem[0][100] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][100])) ) ) ) # ( !LD8_mem[0][100] & ( !LD4_mem[0][100] & ( (!PF2L3 & LD6_mem[0][100]) ) ) );


--LD4_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][101]
--register power-up is low

LD4_mem[0][101] = DFFEAS(LD4L65, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD4L1,  ,  ,  ,  );


--QF2_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[101]
QF2_src_data[101] = ( LD8_mem[0][101] & ( LD4_mem[0][101] & ( (!LD5_empty) # ((!PF3L3) # ((!PF2L3 & LD6_mem[0][101]))) ) ) ) # ( !LD8_mem[0][101] & ( LD4_mem[0][101] & ( (!LD5_empty) # ((!PF2L3 & LD6_mem[0][101])) ) ) ) # ( LD8_mem[0][101] & ( !LD4_mem[0][101] & ( (!PF3L3) # ((!PF2L3 & LD6_mem[0][101])) ) ) ) # ( !LD8_mem[0][101] & ( !LD4_mem[0][101] & ( (!PF2L3 & LD6_mem[0][101]) ) ) );


--LE1_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]
--register power-up is low

LE1_saved_grant[1] = DFFEAS(XE1L2, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LE1L66,  ,  ,  ,  );


--QE2_count[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|count[0]
--register power-up is low

QE2_count[0] = DFFEAS(QE2L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LE1_saved_grant[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]
--register power-up is low

LE1_saved_grant[0] = DFFEAS(XE1L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LE1L66,  ,  ,  ,  );


--LE1_src_data[125] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[125]
LE1_src_data[125] = (!MC1_h2f_ARSIZE[1] & (MC1_h2f_AWSIZE[1] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARSIZE[1] & (((MC1_h2f_AWSIZE[1] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[126] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[126]
LE1_src_data[126] = (!MC1_h2f_ARSIZE[2] & (MC1_h2f_AWSIZE[2] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARSIZE[2] & (((MC1_h2f_AWSIZE[2] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[124] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[124]
LE1_src_data[124] = (!MC1_h2f_ARSIZE[0] & (MC1_h2f_AWSIZE[0] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARSIZE[0] & (((MC1_h2f_AWSIZE[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--QE2L51 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|in_ready~0
QE2L51 = ( LE1_src_data[124] & ( (!LE1_saved_grant[1] & (!QE2_count[0] & ((LE1_src_data[126]) # (LE1_src_data[125])))) ) ) # ( !LE1_src_data[124] & ( (!LE1_saved_grant[1] & (!QE2_count[0] & LE1_src_data[126])) ) );


--BF1_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS
--register power-up is low

BF1_state.ST_COMP_TRANS = DFFEAS(BF1L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
--register power-up is low

BF1_state.ST_UNCOMP_TRANS = DFFEAS(BF1L70, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST
--register power-up is low

BF1_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(BF1L72, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1L148 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0
BF1L148 = (!BF1_state.ST_UNCOMP_TRANS & !BF1_state.ST_UNCOMP_WR_SUBBURST);


--BF1_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg
--register power-up is low

BF1_out_valid_reg = DFFEAS(BF1L153, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg
--register power-up is low

BF1_in_narrow_reg = DFFEAS(BF1L113, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_in_byteen_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]
--register power-up is low

BF1_in_byteen_reg[3] = DFFEAS(QE2L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_in_byteen_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]
--register power-up is low

BF1_in_byteen_reg[2] = DFFEAS(QE2L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_in_byteen_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]
--register power-up is low

BF1_in_byteen_reg[1] = DFFEAS(QE2L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_in_byteen_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]
--register power-up is low

BF1_in_byteen_reg[0] = DFFEAS(QE2L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--NE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|WideOr0~0
NE1L1 = ( BF1_in_byteen_reg[1] & ( BF1_in_byteen_reg[0] ) ) # ( !BF1_in_byteen_reg[1] & ( BF1_in_byteen_reg[0] ) ) # ( BF1_in_byteen_reg[1] & ( !BF1_in_byteen_reg[0] ) ) # ( !BF1_in_byteen_reg[1] & ( !BF1_in_byteen_reg[0] & ( (((BF1_state.ST_COMP_TRANS & BF1_in_narrow_reg)) # (BF1_in_byteen_reg[2])) # (BF1_in_byteen_reg[3]) ) ) );


--RE1_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

RE1_wait_latency_counter[1] = DFFEAS(RE1L9, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE1_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

RE1_wait_latency_counter[0] = DFFEAS(RE1L10, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[68] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]
--register power-up is low

BF1_in_data_reg[68] = DFFEAS(LE1_saved_grant[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--NE1_local_write is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|local_write
NE1_local_write = (BF1_out_valid_reg & BF1_in_data_reg[68]);


--LD2_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

LD2_mem_used[1] = DFFEAS(LD2L74, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--NE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~0
NE1L3 = ( NE1_local_write & ( !LD2_mem_used[1] & ( (!NE1L1) # ((RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & !RE1_wait_latency_counter[0]))) ) ) ) # ( !NE1_local_write & ( !LD2_mem_used[1] & ( (!NE1L1) # ((RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & RE1_wait_latency_counter[0]))) ) ) );


--BF1L149 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1
BF1L149 = ( NE1L3 & ( (!BF1_state.ST_COMP_TRANS & ((!BF1L148) # (BF1_in_ready_hold))) ) ) # ( !NE1L3 & ( (!BF1_state.ST_COMP_TRANS & ((!BF1L148 & ((!BF1_out_valid_reg))) # (BF1L148 & (BF1_in_ready_hold)))) ) );


--BF1_in_eop_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg
--register power-up is low

BF1_in_eop_reg = DFFEAS(QE2L82, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
--register power-up is low

BF1_new_burst_reg = DFFEAS(BF1L144, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero
--register power-up is low

BF1_in_bytecount_reg_zero = DFFEAS(BF1_WideNor0, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1L150 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2
BF1L150 = ( BF1_new_burst_reg & ( (BF1_state.ST_COMP_TRANS & ((!BF1_out_valid_reg) # (NE1L3))) ) ) # ( !BF1_new_burst_reg & ( (BF1_state.ST_COMP_TRANS & !BF1_out_valid_reg) ) );


--LE1_sink1_ready is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|sink1_ready
LE1_sink1_ready = (LE1_saved_grant[1] & (!QE2L51 & ((BF1L150) # (BF1L149))));


--LE1L65 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_valid~0
LE1L65 = (MC1_h2f_AWVALID[0] & (MC1_h2f_WVALID[0] & LE1_saved_grant[0]));


--ME1L48 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|awready~0
ME1L48 = ( LE1L65 & ( (MC1_h2f_WLAST[0] & (!QE2L51 & ((BF1L150) # (BF1L149)))) ) );


--RE1_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

RE1_read_latency_shift_reg[0] = DFFEAS(RE1L4, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD3_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]
--register power-up is low

LD3_mem_used[0] = DFFEAS(LD3L3, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2_mem[0][123] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][123]
--register power-up is low

LD2_mem[0][123] = DFFEAS(LD2L107, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

LD2_mem_used[0] = DFFEAS(LD2L72, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|out_valid~0
QE1L5 = (!RE1_read_latency_shift_reg[0] & (!LD3_mem_used[0] & ((!LD2_mem[0][123]) # (!LD2_mem_used[0]))));


--LD2_mem[0][124] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][124]
--register power-up is low

LD2_mem[0][124] = DFFEAS(LD2L75, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--NE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|comb~0
NE1L2 = (LD2_mem_used[0] & (((LD2_mem[0][123]) # (LD3_mem_used[0])) # (RE1_read_latency_shift_reg[0])));


--LD2_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]
--register power-up is low

LD2_mem[0][66] = DFFEAS(LD2L76, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--AF1_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy
--register power-up is low

AF1_burst_uncompress_busy = DFFEAS(AF1L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]
--register power-up is low

AF1_burst_uncompress_byte_counter[2] = DFFEAS(AF1L40, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1L47 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0
AF1L47 = (AF1_burst_uncompress_busy & AF1_burst_uncompress_byte_counter[2]);


--AF1_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]
--register power-up is low

AF1_burst_uncompress_byte_counter[7] = DFFEAS(AF1L41, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]
--register power-up is low

AF1_burst_uncompress_byte_counter[6] = DFFEAS(AF1L42, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]
--register power-up is low

AF1_burst_uncompress_byte_counter[5] = DFFEAS(AF1L43, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]
--register power-up is low

AF1_burst_uncompress_byte_counter[4] = DFFEAS(AF1L44, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]
--register power-up is low

AF1_burst_uncompress_byte_counter[3] = DFFEAS(AF1L45, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1L48 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1
AF1L48 = ( !AF1_burst_uncompress_byte_counter[3] & ( (!AF1_burst_uncompress_byte_counter[7] & (!AF1_burst_uncompress_byte_counter[6] & (!AF1_burst_uncompress_byte_counter[5] & !AF1_burst_uncompress_byte_counter[4]))) ) );


--LD2_mem[0][74] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]
--register power-up is low

LD2_mem[0][74] = DFFEAS(LD2L77, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][79] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][79]
--register power-up is low

LD2_mem[0][79] = DFFEAS(LD2L78, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][78] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]
--register power-up is low

LD2_mem[0][78] = DFFEAS(LD2L79, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][77] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]
--register power-up is low

LD2_mem[0][77] = DFFEAS(LD2L80, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][76] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]
--register power-up is low

LD2_mem[0][76] = DFFEAS(LD2L81, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][75] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]
--register power-up is low

LD2_mem[0][75] = DFFEAS(LD2L82, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--AF1L49 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2
AF1L49 = ( !LD2_mem[0][76] & ( !LD2_mem[0][75] & ( (!AF1_burst_uncompress_busy & (!LD2_mem[0][79] & (!LD2_mem[0][78] & !LD2_mem[0][77]))) ) ) );


--AF1L50 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3
AF1L50 = ( LD2_mem[0][74] & ( AF1L49 & ( (!NE1L2 & LD2_mem[0][66]) ) ) ) # ( !LD2_mem[0][74] & ( AF1L49 & ( (LD2_mem[0][66] & ((!NE1L2) # ((!AF1L47) # (!AF1L48)))) ) ) ) # ( LD2_mem[0][74] & ( !AF1L49 & ( (LD2_mem[0][66] & ((!NE1L2) # ((!AF1L47) # (!AF1L48)))) ) ) ) # ( !LD2_mem[0][74] & ( !AF1L49 & ( (LD2_mem[0][66] & ((!NE1L2) # ((!AF1L47) # (!AF1L48)))) ) ) );


--AF1_burst_uncompress_address_base[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]
--register power-up is low

AF1_burst_uncompress_address_base[2] = DFFEAS(AF1L25, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AF1_burst_uncompress_address_offset[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]
--register power-up is low

AF1_burst_uncompress_address_offset[2] = DFFEAS(AF1_p1_burst_uncompress_address_offset[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--QE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|always10~0
QE1L2 = (!AF1_burst_uncompress_address_base[2] & !AF1_burst_uncompress_address_offset[2]);


--LD2_mem[0][120] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][120]
--register power-up is low

LD2_mem[0][120] = DFFEAS(LD2L83, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][121] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][121]
--register power-up is low

LD2_mem[0][121] = DFFEAS(LD2L84, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][122] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][122]
--register power-up is low

LD2_mem[0][122] = DFFEAS(LD2L85, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][88] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]
--register power-up is low

LD2_mem[0][88] = DFFEAS(LD2L86, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][89] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]
--register power-up is low

LD2_mem[0][89] = DFFEAS(LD2L87, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--QE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|ShiftRight0~0
QE1L1 = ( LD2_mem[0][89] & ( (LD2_mem[0][121] & (LD2_mem[0][122] & (!LD2_mem[0][120] $ (LD2_mem[0][88])))) ) ) # ( !LD2_mem[0][89] & ( (!LD2_mem[0][121] & (LD2_mem[0][122] & (!LD2_mem[0][120] $ (LD2_mem[0][88])))) ) );


--QE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|always10~1
QE1L3 = ( LD2_mem[0][89] & ( (!LD2_mem[0][121] & (((!LD2_mem[0][122])))) # (LD2_mem[0][121] & ((!LD2_mem[0][120] & ((!LD2_mem[0][122]) # (!LD2_mem[0][88]))) # (LD2_mem[0][120] & ((LD2_mem[0][88]))))) ) ) # ( !LD2_mem[0][89] & ( (!LD2_mem[0][121] & ((!LD2_mem[0][120] & ((!LD2_mem[0][122]) # (!LD2_mem[0][88]))) # (LD2_mem[0][120] & ((LD2_mem[0][88]))))) ) );


--LD2_mem[0][38] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]
--register power-up is low

LD2_mem[0][38] = DFFEAS(LD2L88, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--QE1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|always10~2
QE1L4 = ( QE1L3 & ( LD2_mem[0][38] & ( (QE1L2 & (QE1L1 & ((!NE1L2) # (AF1_burst_uncompress_busy)))) ) ) ) # ( !QE1L3 & ( LD2_mem[0][38] & ( (QE1L2 & ((!NE1L2) # (AF1_burst_uncompress_busy))) ) ) ) # ( QE1L3 & ( !LD2_mem[0][38] & ( (QE1L1 & (((NE1L2 & !AF1_burst_uncompress_busy)) # (QE1L2))) ) ) ) # ( !QE1L3 & ( !LD2_mem[0][38] & ( ((NE1L2 & !AF1_burst_uncompress_busy)) # (QE1L2) ) ) );


--LD2_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]
--register power-up is low

LD2_mem[0][68] = DFFEAS(LD2L89, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--UE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0
UE1L1 = (!LD2_mem[0][66] & LD2_mem[0][68]);


--UE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~1
UE1L2 = ( UE1L1 & ( (!QE1L5 & ((!QE1L4) # ((LD2_mem[0][124] & !AF1L50)))) ) );


--AF1_source_endofpacket is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_endofpacket
AF1_source_endofpacket = (LD2_mem[0][124] & !AF1L50);


--UE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src1_valid~0
UE1L3 = ( !UE1L1 & ( (!QE1L5 & ((!QE1L4) # ((LD2_mem[0][124] & !AF1L50)))) ) );


--ME1L57 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|wready~0
ME1L57 = (!QE2L51 & (LE1L65 & ((BF1L150) # (BF1L149))));


--LD2_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]
--register power-up is low

LD2_mem[0][99] = DFFEAS(LD2L90, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][100]
--register power-up is low

LD2_mem[0][100] = DFFEAS(LD2L91, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]
--register power-up is low

LD2_mem[0][101] = DFFEAS(LD2L92, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][102] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][102]
--register power-up is low

LD2_mem[0][102] = DFFEAS(LD2L93, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][103] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][103]
--register power-up is low

LD2_mem[0][103] = DFFEAS(LD2L94, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][104] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][104]
--register power-up is low

LD2_mem[0][104] = DFFEAS(LD2L95, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][105] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][105]
--register power-up is low

LD2_mem[0][105] = DFFEAS(LD2L96, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][106] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][106]
--register power-up is low

LD2_mem[0][106] = DFFEAS(LD2L97, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][107] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]
--register power-up is low

LD2_mem[0][107] = DFFEAS(LD2L98, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][108] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]
--register power-up is low

LD2_mem[0][108] = DFFEAS(LD2L99, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][109] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][109]
--register power-up is low

LD2_mem[0][109] = DFFEAS(LD2L100, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--LD2_mem[0][110] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][110]
--register power-up is low

LD2_mem[0][110] = DFFEAS(LD2L101, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--rst is rst
rst = INPUT();


--XD1_dr_control[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]
--register power-up is low

XD1_dr_control[1] = DFFEAS(XD1L325, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--XD1L324 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~0
XD1L324 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[1])));


--A1L5632 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck
A1L5632 = INPUT();


--A1L5616 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L5616 = INPUT();


--XD1L343 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~0
XD1L343 = (!A1L5636 & (A1L5609 & ((A1L5616) # (A1L5625))));


--XD1L315 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1
XD1L315 = (A1L5612 & (!A1L5610 & (!A1L5611 & XD1L343)));


--XD1_dr_data_out[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]
--register power-up is low

XD1_dr_data_out[1] = DFFEAS(XD1L372, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--XD1_read_state.ST_HEADER is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER
--register power-up is low

XD1_read_state.ST_HEADER = DFFEAS(XD1L530, A1L5632,  ,  , XD1L280,  ,  ,  ,  );


--XD1_header_out_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]
--register power-up is low

XD1_header_out_bit_counter[0] = DFFEAS(XD1L452, A1L5632,  ,  , XD1L448,  ,  ,  ,  );


--XD1_header_out_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]
--register power-up is low

XD1_header_out_bit_counter[1] = DFFEAS(XD1L453, A1L5632,  ,  , XD1L448,  ,  ,  ,  );


--XD1_header_out_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]
--register power-up is low

XD1_header_out_bit_counter[2] = DFFEAS(XD1L454, A1L5632,  ,  , XD1L448,  ,  ,  ,  );


--XD1_header_out_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]
--register power-up is low

XD1_header_out_bit_counter[3] = DFFEAS(XD1L455, A1L5632,  ,  , XD1L448,  ,  ,  ,  );


--XD1L282 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal16~0
XD1L282 = (XD1_header_out_bit_counter[0] & (!XD1_header_out_bit_counter[1] & (!XD1_header_out_bit_counter[2] & !XD1_header_out_bit_counter[3])));


--XD1L269 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal2~0
XD1L269 = (!XD1_padded_bit_counter[1] & !XD1_padded_bit_counter[2]);


--XD1_padded_bit_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]
--register power-up is low

XD1_padded_bit_counter[8] = DFFEAS(XD1L498, A1L5632,  ,  , XD1L280,  ,  ,  ,  );


--XD1L283 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~0
XD1L283 = ( !XD1_padded_bit_counter[6] & ( !XD1_padded_bit_counter[7] & ( (!XD1_padded_bit_counter[8] & (!XD1_padded_bit_counter[3] & (!XD1_padded_bit_counter[4] & !XD1_padded_bit_counter[5]))) ) ) );


--XD1_read_state.ST_READ_DATA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA
--register power-up is low

XD1_read_state.ST_READ_DATA = DFFEAS(XD1L533, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_read_data_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]
--register power-up is low

XD1_read_data_bit_counter[0] = DFFEAS(XD1L513, A1L5632,  ,  , XD1L510,  ,  ,  ,  );


--XD1_read_data_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]
--register power-up is low

XD1_read_data_bit_counter[1] = DFFEAS(XD1L514, A1L5632,  ,  , XD1L510,  ,  ,  ,  );


--XD1_read_data_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]
--register power-up is low

XD1_read_data_bit_counter[2] = DFFEAS(XD1L515, A1L5632,  ,  , XD1L510,  ,  ,  ,  );


--XD1L268 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal1~0
XD1L268 = (XD1_read_data_bit_counter[0] & (!XD1_read_data_bit_counter[1] & !XD1_read_data_bit_counter[2]));


--XD1L360 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~1
XD1L360 = ( XD1L268 & ( ((!XD1_padded_bit_counter[0] & XD1L269)) # (XD1_read_state.ST_READ_DATA) ) ) # ( !XD1L268 & ( (!XD1_padded_bit_counter[0] & (XD1L269 & !XD1_read_state.ST_READ_DATA)) ) );


--XD1L344 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~2
XD1L344 = (!XD1_read_state.ST_HEADER & (!XD1L282)) # (XD1_read_state.ST_HEADER & ((!XD1L360)));


--EE1_full1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1
--register power-up is low

EE1_full1 = DFFEAS(EE1L25, A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--XD1_read_data_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid
--register power-up is low

XD1_read_data_valid = DFFEAS(XD1L526, A1L5632,  ,  , XD1L280,  ,  ,  ,  );


--XD1_scan_length_byte_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]
--register power-up is low

XD1_scan_length_byte_counter[7] = DFFEAS(XD1L566, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_scan_length_byte_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]
--register power-up is low

XD1_scan_length_byte_counter[1] = DFFEAS(XD1L554, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_scan_length_byte_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]
--register power-up is low

XD1_scan_length_byte_counter[2] = DFFEAS(XD1L556, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_scan_length_byte_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]
--register power-up is low

XD1_scan_length_byte_counter[3] = DFFEAS(XD1L558, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_scan_length_byte_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]
--register power-up is low

XD1_scan_length_byte_counter[4] = DFFEAS(XD1L560, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_scan_length_byte_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]
--register power-up is low

XD1_scan_length_byte_counter[5] = DFFEAS(XD1L562, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_scan_length_byte_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]
--register power-up is low

XD1_scan_length_byte_counter[6] = DFFEAS(XD1L564, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L270 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~0
XD1L270 = ( !XD1_scan_length_byte_counter[5] & ( !XD1_scan_length_byte_counter[6] & ( (!XD1_scan_length_byte_counter[1] & (!XD1_scan_length_byte_counter[2] & (!XD1_scan_length_byte_counter[3] & !XD1_scan_length_byte_counter[4]))) ) ) );


--XD1_scan_length_byte_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]
--register power-up is low

XD1_scan_length_byte_counter[0] = DFFEAS(XD1L551, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L271 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~1
XD1L271 = ( !XD1_scan_length_byte_counter[11] & ( !XD1_scan_length_byte_counter[13] & ( (!XD1_scan_length_byte_counter[0] & (!XD1_scan_length_byte_counter[8] & (!XD1_scan_length_byte_counter[9] & !XD1_scan_length_byte_counter[10]))) ) ) );


--XD1_scan_length_byte_counter[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]
--register power-up is low

XD1_scan_length_byte_counter[18] = DFFEAS(XD1L578, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L272 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~2
XD1L272 = ( !XD1_scan_length_byte_counter[16] & ( !XD1_scan_length_byte_counter[17] & ( (!XD1_scan_length_byte_counter[14] & (!XD1_scan_length_byte_counter[12] & (!XD1_scan_length_byte_counter[18] & !XD1_scan_length_byte_counter[15]))) ) ) );


--XD1L457 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~0
XD1L457 = ( XD1L271 & ( XD1L272 & ( (XD1_read_state.ST_HEADER & (XD1_read_data_valid & ((!XD1L270) # (XD1_scan_length_byte_counter[7])))) ) ) ) # ( !XD1L271 & ( XD1L272 & ( (XD1_read_state.ST_HEADER & XD1_read_data_valid) ) ) ) # ( XD1L271 & ( !XD1L272 & ( (XD1_read_state.ST_HEADER & XD1_read_data_valid) ) ) ) # ( !XD1L271 & ( !XD1L272 & ( (XD1_read_state.ST_HEADER & XD1_read_data_valid) ) ) );


--XD1_read_data_all_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid
--register power-up is low

XD1_read_data_all_valid = DFFEAS(XD1L507, A1L5632,  ,  , XD1L280,  ,  ,  ,  );


--XD1L366 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~3
XD1L366 = (!XD1_padded_bit_counter[0] & (XD1L269 & (XD1L283 & XD1_read_data_all_valid)));


--XD1L345 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~4
XD1L345 = ( XD1L457 & ( XD1L366 & ( (!XD1_read_state.ST_HEADER & (((XD1_read_state.ST_READ_DATA & XD1L268)) # (XD1L282))) # (XD1_read_state.ST_HEADER & (((!XD1_read_state.ST_READ_DATA) # (XD1L268)))) ) ) ) # ( !XD1L457 & ( XD1L366 & ( (!XD1_read_state.ST_HEADER & (XD1L282)) # (XD1_read_state.ST_HEADER & ((!XD1_read_state.ST_READ_DATA))) ) ) ) # ( XD1L457 & ( !XD1L366 & ( (XD1_read_state.ST_READ_DATA & XD1L268) ) ) );


--BE1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~0
BE1L1 = (!EE1_data1[0] & (!EE1_data1[2] & EE1_data1[1])) # (EE1_data1[0] & (EE1_data1[2] & !EE1_data1[1]));


--BE1_received_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc
--register power-up is low

BE1_received_esc = DFFEAS(BE1L3, A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~0
EE1L23 = ( !EE1_data1[5] & ( EE1_data1[3] & ( (!BE1_received_esc & (!EE1_data1[4] & (!EE1_data1[7] & EE1_data1[6]))) ) ) );


--XD1L346 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~5
XD1L346 = (!EE1_data1[0] & ((!BE1L1) # (!EE1L23)));


--XD1L347 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~6
XD1L347 = ( XD1L345 & ( XD1L346 & ( (!VD1L2 & (((EE1_full1)))) # (VD1L2 & (XD1_dr_data_out[1] & (XD1L344))) ) ) ) # ( !XD1L345 & ( XD1L346 & ( (!VD1L2 & (((EE1_full1)))) # (VD1L2 & (XD1_dr_data_out[1] & (XD1L344))) ) ) ) # ( XD1L345 & ( !XD1L346 & ( ((VD1L2 & (XD1_dr_data_out[1] & XD1L344))) # (EE1_full1) ) ) ) # ( !XD1L345 & ( !XD1L346 & ( (!VD1L2 & (((EE1_full1)))) # (VD1L2 & (XD1_dr_data_out[1] & (XD1L344))) ) ) );


--XD1L280 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0
XD1L280 = (!A1L5612 & (!A1L5610 & !A1L5611));


--XD1L348 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7
XD1L348 = (XD1L343 & XD1L280);


--A1L5634 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi
A1L5634 = INPUT();


--XD1L418 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback~0
XD1L418 = (!A1L5636 & (A1L5609 & (A1L5625 & A1L5634)));


--XD1L419 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback~1
XD1L419 = ( XD1L343 & ( XD1L418 & ( ((!A1L5612 & (A1L5610 & !A1L5611))) # (XD1_dr_loopback) ) ) ) # ( !XD1L343 & ( XD1L418 & ( XD1_dr_loopback ) ) ) # ( XD1L343 & ( !XD1L418 & ( (XD1_dr_loopback & (((!A1L5610) # (A1L5611)) # (A1L5612))) ) ) ) # ( !XD1L343 & ( !XD1L418 & ( XD1_dr_loopback ) ) );


--XD1_dr_debug[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]
--register power-up is low

XD1_dr_debug[1] = DFFEAS(XD1L395, A1L5632,  ,  , XD1L391,  ,  ,  ,  );


--AE3_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]
--register power-up is low

AE3_dreg[1] = DFFEAS(AE3_dreg[0], A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L394 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug~0
XD1L394 = ( AE3_dreg[1] & ( ((!A1L5609) # ((!A1L5625) # (XD1_dr_debug[1]))) # (A1L5636) ) ) # ( !AE3_dreg[1] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_debug[1]))) ) );


--XD1L281 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1
XD1L281 = (!A1L5612 & (!A1L5610 & A1L5611));


--XD1L391 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1
XD1L391 = (XD1L343 & XD1L281);


--XD1_dr_info[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]
--register power-up is low

XD1_dr_info[1] = DFFEAS(XD1L410, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L409 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~0
XD1L409 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_info[1])));


--XD1L399 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1
XD1L399 = (!A1L5612 & (A1L5610 & (A1L5611 & XD1L343)));


--R1_WORD_SR[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]
--register power-up is low

R1_WORD_SR[1] = AMPP_FUNCTION(A1L5604, R1L20, !R1L15);


--A1L5600 is jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr
A1L5600 = INPUT();


--A1L5607 is jtag.bp.hps_reset_inst_altsource_probe_component_usr1
A1L5607 = INPUT();


--A1L5588 is jtag.bp.hps_reset_inst_altsource_probe_component_ena
A1L5588 = INPUT();


--R1_word_counter[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
--register power-up is low

R1_word_counter[0] = AMPP_FUNCTION(A1L5604, R1L7, !R1L4);


--R1_word_counter[3] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
--register power-up is low

R1_word_counter[3] = AMPP_FUNCTION(A1L5604, R1L8, !R1L4);


--R1_word_counter[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
--register power-up is low

R1_word_counter[1] = AMPP_FUNCTION(A1L5604, R1L9, !R1L4);


--R1_word_counter[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
--register power-up is low

R1_word_counter[2] = AMPP_FUNCTION(A1L5604, R1L10, !R1L4);


--R1L17 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~0
R1L17 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[2]);


--A1L5602 is jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr
A1L5602 = INPUT();


--R1L18 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~1
R1L18 = AMPP_FUNCTION(!R1_WORD_SR[1], !A1L5600, !A1L5607, !A1L5588, !R1L17, !A1L5602);


--A1L5604 is jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck
A1L5604 = INPUT();


--A1L5597 is jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr
A1L5597 = INPUT();


--R1L15 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]~2
R1L15 = AMPP_FUNCTION(!A1L5600, !A1L5607, !A1L5588, !A1L5602, !A1L5597);


--A1L5605 is jtag.bp.hps_reset_inst_altsource_probe_component_tdi
A1L5605 = INPUT();


--A1L5601 is jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr
A1L5601 = INPUT();


--YB1L1 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0
YB1L1 = (A1L5600 & (!A1L5607 & A1L5588));


--ZB1_shift_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
--register power-up is low

ZB1_shift_reg[1] = DFFEAS(ZB1L26, A1L5604, !A1L5601,  , !ZB1L21,  ,  ,  ,  );


--ZB1_metastable_l2_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]
--register power-up is low

ZB1_metastable_l2_reg[0] = DFFEAS(ZB1_metastable_l1_reg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L23 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~0
ZB1L23 = (A1L5591 & (!A1L5607 & (A1L5588 & A1L5597)));


--ZB1L24 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~1
ZB1L24 = ( A1L5597 & ( (!A1L5607 & (A1L5588 & ((A1L5591) # (A1L5590)))) ) );


--ZB1L25 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~2
ZB1L25 = ( ZB1L23 & ( ZB1L24 & ( (!YB1L1 & ((ZB1_metastable_l2_reg[0]))) # (YB1L1 & (ZB1_shift_reg[1])) ) ) ) # ( !ZB1L23 & ( ZB1L24 & ( (YB1L1 & ZB1_shift_reg[1]) ) ) ) # ( ZB1L23 & ( !ZB1L24 & ( (!YB1L1 & (((ZB1_metastable_l2_reg[0])) # (ZB1_shift_reg[0]))) # (YB1L1 & (((ZB1_shift_reg[1])))) ) ) ) # ( !ZB1L23 & ( !ZB1L24 & ( (!YB1L1 & (ZB1_shift_reg[0])) # (YB1L1 & ((ZB1_shift_reg[1]))) ) ) );


--E1_reset_qual_n is altera_edge_detector:pulse_cold_reset|reset_qual_n
E1_reset_qual_n = (!MC1_h2f_rst_n[0] & E1_WideOr0);


--E1_state.CAPT is altera_edge_detector:pulse_cold_reset|state.CAPT
--register power-up is low

E1_state.CAPT = DFFEAS(E1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E3_reset_qual_n is altera_edge_detector:pulse_debug_reset|reset_qual_n
E3_reset_qual_n = (!MC1_h2f_rst_n[0] & E3_WideOr0);


--E3_state.CAPT is altera_edge_detector:pulse_debug_reset|state.CAPT
--register power-up is low

E3_state.CAPT = DFFEAS(E3L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E2_reset_qual_n is altera_edge_detector:pulse_warm_reset|reset_qual_n
E2_reset_qual_n = (!MC1_h2f_rst_n[0] & E2_WideOr0);


--E2_state.CAPT is altera_edge_detector:pulse_warm_reset|state.CAPT
--register power-up is low

E2_state.CAPT = DFFEAS(E2L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD11_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]
--register power-up is low

LD11_mem_used[0] = DFFEAS(LD11L104, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L131 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~1
LD11L131 = (MC1_f2h_ARREADY[0] & !LD11_mem_used[7]);


--LD11L132 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~2
LD11L132 = (LD11L130 & LD11L131);


--LD11_mem_used[6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]
--register power-up is low

LD11_mem_used[6] = DFFEAS(LD11L114, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L106,  ,  ,  ,  );


--LD11L113 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]~0
LD11L113 = ( LD11_mem_used[6] & ( (!LD11_mem_used[7] & (LD11L132 & ((!MC1_f2h_RVALID[0]) # (!LD11_mem_used[0])))) # (LD11_mem_used[7] & ((!MC1_f2h_RVALID[0]) # ((!LD11_mem_used[0]) # (LD11L132)))) ) ) # ( !LD11_mem_used[6] & ( (LD11_mem_used[7] & (!LD11L132 $ (((MC1_f2h_RVALID[0] & LD11_mem_used[0]))))) ) );


--GE5_altera_reset_synchronizer_int_chain_out is soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

GE5_altera_reset_synchronizer_int_chain_out = DFFEAS(GE5_altera_reset_synchronizer_int_chain[0], CLOCK_50, MC1_h2f_rst_n[0],  ,  ,  ,  ,  ,  );


--HE1_state.READ_ASSERT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT
--register power-up is low

HE1_state.READ_ASSERT = DFFEAS(HE1L492, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_state.READ_CMD_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT
--register power-up is low

HE1_state.READ_CMD_WAIT = DFFEAS(HE1L525, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF3L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|cmd_src_valid[0]~1
LF3L6 = (!HE1_read & HE1_write);


--VF1L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|write_cp_ready~0
VF1L8 = ( VF1_data_taken & ( ((MC1_f2h_WREADY[0] & VF1_address_taken)) # (MC1_f2h_AWREADY[0]) ) ) # ( !VF1_data_taken & ( (MC1_f2h_WREADY[0] & (((MC1_f2h_AWREADY[0] & !LD10_mem_used[7])) # (VF1_address_taken))) ) );


--WF1L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|av_waitrequest~0
WF1L8 = (RE1_waitrequest_reset_override & ((!LF3_has_pending_responses) # (!HE1_write $ (LF3_was_write))));


--WF1_av_waitrequest is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|av_waitrequest
WF1_av_waitrequest = ( VF1L8 & ( WF1L8 & ( (!LD11L130) # ((LD11L131) # (LF3L6)) ) ) ) # ( !VF1L8 & ( WF1L8 & ( (!LF3L6 & ((!LD11L130) # ((LD11L131)))) # (LF3L6 & (((!LF3L5)))) ) ) );


--LD10_mem[0][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][154]
--register power-up is low

LD10_mem[0][154] = DFFEAS(LD10L83, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VF1_write_rp_valid is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|write_rp_valid
VF1_write_rp_valid = (MC1_f2h_BVALID[0] & (LD10_mem_used[0] & LD10_mem[0][154]));


--WF1L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~0
WF1L1 = ( !LD10_mem[0][71] & ( !LD10_mem[0][67] & ( (!LD10_mem[0][69] & (!LD10_mem[0][65] & (!LD10_mem[0][70] & !LD10_mem[0][66]))) ) ) );


--WF1L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~1
WF1L2 = (!LD10_mem[0][68] & !LD10_mem[0][64]);


--WF1L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~2
WF1L3 = ( !LD11_mem[0][66] & ( !LD11_mem[0][71] & ( (!LD11_mem[0][68] & (!LD11_mem[0][64] & (!LD11_mem[0][69] & !LD11_mem[0][65]))) ) ) );


--WF1L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~3
WF1L4 = (!LD11_mem[0][67] & !LD11_mem[0][70]);


--WF1L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~4
WF1L5 = ( WF1L3 & ( WF1L4 & ( (!VF1_write_rp_valid) # ((WF1L1 & WF1L2)) ) ) ) # ( !WF1L3 & ( WF1L4 & ( (!MC1_f2h_RVALID[0] & ((!VF1_write_rp_valid) # ((WF1L1 & WF1L2)))) ) ) ) # ( WF1L3 & ( !WF1L4 & ( (!MC1_f2h_RVALID[0] & ((!VF1_write_rp_valid) # ((WF1L1 & WF1L2)))) ) ) ) # ( !WF1L3 & ( !WF1L4 & ( (!MC1_f2h_RVALID[0] & ((!VF1_write_rp_valid) # ((WF1L1 & WF1L2)))) ) ) );


--WF1L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|av_readdatavalid~0
WF1L6 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (!LD10_mem[0][106]))) # (MC1_f2h_RVALID[0] & (!LD11_mem[0][106] & ((!VF1_write_rp_valid) # (!LD10_mem[0][106]))));


--HE1L343 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector83~0
HE1L343 = ( WF1L5 & ( WF1L6 & ( (!HE1_state.READ_CMD_WAIT & (((HE1_state.READ_ASSERT)) # (HE1_read))) # (HE1_state.READ_CMD_WAIT & (((!WF1_av_waitrequest)))) ) ) ) # ( !WF1L5 & ( WF1L6 & ( (!HE1_state.READ_CMD_WAIT & ((HE1_state.READ_ASSERT) # (HE1_read))) ) ) ) # ( WF1L5 & ( !WF1L6 & ( (!HE1_state.READ_CMD_WAIT & (((HE1_state.READ_ASSERT)) # (HE1_read))) # (HE1_state.READ_CMD_WAIT & (((!WF1_av_waitrequest)))) ) ) ) # ( !WF1L5 & ( !WF1L6 & ( (!HE1_state.READ_CMD_WAIT & (((HE1_state.READ_ASSERT)) # (HE1_read))) # (HE1_state.READ_CMD_WAIT & (((!WF1_av_waitrequest)))) ) ) );


--GE1_altera_reset_synchronizer_int_chain_out is soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

GE1_altera_reset_synchronizer_int_chain_out = DFFEAS(GE1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !XD1_resetrequest,  ,  ,  ,  ,  ,  );


--GE3_altera_reset_synchronizer_int_chain_out is soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

GE3_altera_reset_synchronizer_int_chain_out = DFFEAS(GE3_altera_reset_synchronizer_int_chain[0], CLOCK_50, !XD1_resetrequest,  ,  ,  ,  ,  ,  );


--TF1L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux|WideOr0~0
TF1L1 = ( VF1L8 & ( (LD11L130 & (!LF3L6 & !LD11L131)) ) ) # ( !VF1L8 & ( (!LF3L6 & (LD11L130 & ((!LD11L131)))) # (LF3L6 & (((LF3L5)))) ) );


--LF3L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|internal_valid~0
LF3L10 = (WF1L8 & ((HE1_write) # (HE1_read)));


--LF3_pending_response_count[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[0]
--register power-up is low

LF3_pending_response_count[0] = DFFEAS(LF3L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L22,  ,  ,  ,  );


--LD11_mem[0][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113]
--register power-up is low

LD11_mem[0][113] = DFFEAS(LD11L19, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF3L23 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|response_sink_accepted~0
LF3L23 = (!VF1_write_rp_valid & ((!MC1_f2h_RVALID[0]) # (!LD11_mem[0][113])));


--LF3_pending_response_count[4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[4]
--register power-up is low

LF3_pending_response_count[4] = DFFEAS(LF3L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L22,  ,  ,  ,  );


--LF3_pending_response_count[3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[3]
--register power-up is low

LF3_pending_response_count[3] = DFFEAS(LF3L2, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L22,  ,  ,  ,  );


--LF3_pending_response_count[2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[2]
--register power-up is low

LF3_pending_response_count[2] = DFFEAS(LF3L3, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L22,  ,  ,  ,  );


--LF3_pending_response_count[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[1]
--register power-up is low

LF3_pending_response_count[1] = DFFEAS(LF3L4, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LF3L22,  ,  ,  ,  );


--LF3L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses~0
LF3L8 = (!LF3_pending_response_count[4] & (!LF3_pending_response_count[3] & (!LF3_pending_response_count[2] & !LF3_pending_response_count[1])));


--LF3L9 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses~1
LF3L9 = ( LF3L23 & ( LF3L8 & ( ((!TF1L1 & (LF3L10 & !LF3_pending_response_count[0]))) # (LF3_has_pending_responses) ) ) ) # ( !LF3L23 & ( LF3L8 & ( (LF3_has_pending_responses & ((!LF3_pending_response_count[0]) # ((!TF1L1 & LF3L10)))) ) ) ) # ( LF3L23 & ( !LF3L8 & ( LF3_has_pending_responses ) ) ) # ( !LF3L23 & ( !LF3L8 & ( LF3_has_pending_responses ) ) );


--HE1_state.WRITE_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT
--register power-up is low

HE1_state.WRITE_WAIT = DFFEAS(HE1L502, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_state.GET_WRITE_DATA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA
--register power-up is low

HE1_state.GET_WRITE_DATA = DFFEAS(HE1L503, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JD1_out_endofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket
--register power-up is low

JD1_out_endofpacket = DFFEAS(JD1L19, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L5,  ,  ,  ,  );


--HE1_current_byte[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]
--register power-up is low

HE1_current_byte[1] = DFFEAS(HE1L290, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L418,  ,  ,  ,  );


--HE1_current_byte[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]
--register power-up is low

HE1_current_byte[0] = DFFEAS(HE1L291, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L418,  ,  ,  ,  );


--JD1_received_channel is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_channel
--register power-up is low

JD1_received_channel = DFFEAS(JD1L23, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L5,  ,  ,  ,  );


--JD1_received_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_esc
--register power-up is low

JD1_received_esc = DFFEAS(JD1L25, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1_out_payload[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[0]
--register power-up is low

LD1_out_payload[0] = DFFEAS(SD1_ram_block1a0, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--LD1_out_payload[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[2]
--register power-up is low

LD1_out_payload[2] = DFFEAS(SD1_ram_block1a2, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--LD1_out_payload[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[1]
--register power-up is low

LD1_out_payload[1] = DFFEAS(SD1_ram_block1a1, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--LD1_out_payload[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[7]
--register power-up is low

LD1_out_payload[7] = DFFEAS(SD1_ram_block1a7, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--LD1_out_payload[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[6]
--register power-up is low

LD1_out_payload[6] = DFFEAS(SD1_ram_block1a6, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--LD1_out_payload[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[5]
--register power-up is low

LD1_out_payload[5] = DFFEAS(SD1_ram_block1a5, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--LD1_out_payload[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[4]
--register power-up is low

LD1_out_payload[4] = DFFEAS(SD1_ram_block1a4, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--LD1_out_payload[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[3]
--register power-up is low

LD1_out_payload[3] = DFFEAS(SD1_ram_block1a3, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--JD1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|Equal0~0
JD1L1 = ( LD1_out_payload[3] & ( (!LD1_out_payload[7] & (LD1_out_payload[6] & (LD1_out_payload[5] & LD1_out_payload[4]))) ) );


--LD1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_valid
--register power-up is low

LD1_out_valid = DFFEAS(LD1_internal_out_valid, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_internal_out_ready,  ,  ,  ,  );


--HE1_in_ready_0 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0
--register power-up is low

HE1_in_ready_0 = DFFEAS(HE1L427, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JD1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|always2~0
JD1L5 = (LD1_out_valid & HE1_in_ready_0);


--JD1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0
JD1L15 = ( JD1L1 & ( JD1L5 & ( (!LD1_out_payload[2] $ (LD1_out_payload[1])) # (JD1_received_esc) ) ) ) # ( !JD1L1 & ( JD1L5 ) );


--JD1_out_channel[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]
--register power-up is low

JD1_out_channel[4] = DFFEAS(LD1_out_payload[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--JD1_out_channel[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]
--register power-up is low

JD1_out_channel[3] = DFFEAS(LD1_out_payload[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--JD1_out_channel[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]
--register power-up is low

JD1_out_channel[2] = DFFEAS(LD1_out_payload[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--JD1_out_channel[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]
--register power-up is low

JD1_out_channel[1] = DFFEAS(LD1_out_payload[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--JD1_out_channel[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]
--register power-up is low

JD1_out_channel[0] = DFFEAS(LD1_out_payload[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--JD1_out_channel[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]
--register power-up is low

JD1_out_channel[7] = DFFEAS(LD1_out_payload[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--JD1_out_channel[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]
--register power-up is low

JD1_out_channel[6] = DFFEAS(LD1_out_payload[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--JD1_out_channel[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]
--register power-up is low

JD1_out_channel[5] = DFFEAS(JD1L17, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L16,  ,  ,  ,  );


--HE1L420 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0
HE1L420 = (!JD1_out_channel[0] & (!JD1_out_channel[7] & (!JD1_out_channel[6] & !JD1_out_channel[5])));


--HE1L421 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~1
HE1L421 = ( HE1L420 & ( (!JD1_out_channel[4] & (!JD1_out_channel[3] & (!JD1_out_channel[2] & !JD1_out_channel[1]))) ) );


--HE1_enable is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable
HE1_enable = (!JD1_received_channel & (JD1L15 & HE1L421));


--HE1L575 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write~0
HE1L575 = (HE1_enable & (((HE1_current_byte[1] & HE1_current_byte[0])) # (JD1_out_endofpacket)));


--HE1L337 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~0
HE1L337 = (HE1_state.GET_WRITE_DATA & HE1L575);


--HE1L338 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~1
HE1L338 = (!HE1_state.WRITE_WAIT & (((HE1L337)) # (HE1_write))) # (HE1_state.WRITE_WAIT & (((!WF1_av_waitrequest))));


--VF1L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken~0
VF1L2 = ( VF1L8 & ( (VF1_address_taken & !LF3L5) ) ) # ( !VF1L8 & ( ((MC1_f2h_AWREADY[0] & (!LD10_mem_used[7] & LF3L5))) # (VF1_address_taken) ) );


--LD10_write is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write
LD10_write = (!LD10_mem_used[7] & (LF3L5 & VF1L8));


--LD10_mem_used[6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]
--register power-up is low

LD10_mem_used[6] = DFFEAS(LD10L626, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L618,  ,  ,  ,  );


--LD10L625 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~0
LD10L625 = (!VF1L5 & ((!LD10_write & (LD10_mem_used[7])) # (LD10_write & ((LD10_mem_used[6]))))) # (VF1L5 & (LD10_mem_used[7] & (LD10_write)));


--LD10_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]
--register power-up is low

LD10_mem_used[1] = DFFEAS(LD10L627, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L618,  ,  ,  ,  );


--LD10L616 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~1
LD10L616 = ((LD10_mem_used[0] & ((!MC1_f2h_BVALID[0]) # (LD10_mem_used[1])))) # (LD10_write);


--VF1L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|data_taken~0
VF1L7 = ( VF1L8 & ( (!LF3L5 & VF1_data_taken) ) ) # ( !VF1L8 & ( ((MC1_f2h_WREADY[0] & (!LD10_mem_used[7] & LF3L5))) # (VF1_data_taken) ) );


--HE1_state.GET_ADDR4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4
--register power-up is low

HE1_state.GET_ADDR4 = DFFEAS(HE1L504, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L289 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~0
HE1L289 = (!HE1_state.GET_ADDR4 & ((HE1L66))) # (HE1_state.GET_ADDR4 & (LD1_out_payload[2]));


--HE1_state.READ_SEND_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT
--register power-up is low

HE1_state.READ_SEND_WAIT = DFFEAS(HE1L505, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L249 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal0~0
HE1L249 = ( !HE1_counter[11] & ( !HE1_counter[10] & ( (!HE1_counter[15] & (!HE1_counter[14] & (!HE1_counter[13] & !HE1_counter[12]))) ) ) );


--HE1L250 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal0~1
HE1L250 = ( !HE1_counter[5] & ( !HE1_counter[4] & ( (!HE1_counter[9] & (!HE1_counter[8] & (!HE1_counter[7] & !HE1_counter[6]))) ) ) );


--HE1L252 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal10~0
HE1L252 = ( HE1L249 & ( HE1L250 & ( (!HE1_counter[1] & (HE1_counter[0] & (!HE1_counter[3] & !HE1_counter[2]))) ) ) );


--ND1_sent_sop is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_sop
--register power-up is low

ND1_sent_sop = DFFEAS(ND1L40, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_out_startofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket
--register power-up is low

HE1_out_startofpacket = DFFEAS(HE1L292, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~0
ND1L2 = (!ND1_sent_sop & HE1_out_startofpacket);


--HE1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid
--register power-up is low

HE1_out_valid = DFFEAS(HE1L256, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YD1_in_data_toggle is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle
--register power-up is low

YD1_in_data_toggle = DFFEAS(YD1L11, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--DE2_dreg[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]
--register power-up is low

DE2_dreg[6] = DFFEAS(DE2_dreg[5], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_valid
--register power-up is low

ND1_out_valid = DFFEAS(ND1L29, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~1
ND1L3 = (HE1_out_valid & ((!ND1_out_valid) # (!YD1_in_data_toggle $ (DE2_dreg[6]))));


--ND1_sent_channel is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel
--register power-up is low

ND1_sent_channel = DFFEAS(ND1L34, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1_stored_channel[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]
--register power-up is low

ND1_stored_channel[0] = DFFEAS(ND1L43, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~2
ND1L4 = (!ND1_sent_channel & ((!ND1_stored_channel[0]) # (HE1_out_startofpacket)));


--ND1_sent_eop is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_eop
--register power-up is low

ND1_sent_eop = DFFEAS(ND1L36, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_out_endofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket
--register power-up is low

HE1_out_endofpacket = DFFEAS(HE1L339, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~3
ND1L5 = (!ND1_sent_eop & HE1_out_endofpacket);


--ND1_sent_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_esc
--register power-up is low

ND1_sent_esc = DFFEAS(ND1L38, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_out_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]
--register power-up is low

HE1_out_data[7] = DFFEAS(HE1L297, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_out_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]
--register power-up is low

HE1_out_data[6] = DFFEAS(HE1L306, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L437,  ,  ,  ,  );


--HE1_out_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]
--register power-up is low

HE1_out_data[5] = DFFEAS(HE1L311, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L437,  ,  ,  ,  );


--HE1_out_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]
--register power-up is low

HE1_out_data[4] = DFFEAS(HE1L316, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L437,  ,  ,  ,  );


--HE1_out_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]
--register power-up is low

HE1_out_data[3] = DFFEAS(HE1L321, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L437,  ,  ,  ,  );


--ND1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~4
ND1L6 = ( HE1_out_data[4] & ( HE1_out_data[3] & ( (!ND1_sent_esc & (!HE1_out_data[7] & (HE1_out_data[6] & HE1_out_data[5]))) ) ) );


--HE1_out_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]
--register power-up is low

HE1_out_data[2] = DFFEAS(HE1L326, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L437,  ,  ,  ,  );


--HE1_out_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]
--register power-up is low

HE1_out_data[1] = DFFEAS(HE1L331, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L437,  ,  ,  ,  );


--ND1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~5
ND1L7 = !HE1_out_data[2] $ (HE1_out_data[1]);


--ND1_in_ready is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready
ND1_in_ready = ( ND1L6 & ( ND1L7 & ( (!ND1L2 & (ND1L3 & (!ND1L4 & !ND1L5))) ) ) ) # ( !ND1L6 & ( ND1L7 & ( (!ND1L2 & (ND1L3 & (!ND1L4 & !ND1L5))) ) ) ) # ( !ND1L6 & ( !ND1L7 & ( (!ND1L2 & (ND1L3 & (!ND1L4 & !ND1L5))) ) ) );


--HE1L490 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~46
HE1L490 = (HE1_current_byte[1] & (HE1_current_byte[0] & ND1_in_ready));


--HE1L348 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~0
HE1L348 = ( HE1L252 & ( HE1L490 & ( (!HE1_state.READ_SEND_WAIT & ((!HE1_state.WRITE_WAIT & ((HE1_state.GET_ADDR4))) # (HE1_state.WRITE_WAIT & (WF1_av_waitrequest)))) ) ) ) # ( !HE1L252 & ( HE1L490 & ( ((!HE1_state.WRITE_WAIT & ((HE1_state.GET_ADDR4))) # (HE1_state.WRITE_WAIT & (WF1_av_waitrequest))) # (HE1_state.READ_SEND_WAIT) ) ) ) # ( HE1L252 & ( !HE1L490 & ( (!HE1_state.READ_SEND_WAIT & ((!HE1_state.WRITE_WAIT & ((HE1_state.GET_ADDR4))) # (HE1_state.WRITE_WAIT & (WF1_av_waitrequest)))) ) ) ) # ( !HE1L252 & ( !HE1L490 & ( (!HE1_state.READ_SEND_WAIT & ((!HE1_state.WRITE_WAIT & ((HE1_state.GET_ADDR4))) # (HE1_state.WRITE_WAIT & (WF1_av_waitrequest)))) ) ) );


--HE1L288 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector68~0
HE1L288 = (!HE1_state.GET_ADDR4 & ((HE1L70))) # (HE1_state.GET_ADDR4 & (LD1_out_payload[3]));


--HE1L287 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector67~0
HE1L287 = (!HE1_state.GET_ADDR4 & ((HE1L74))) # (HE1_state.GET_ADDR4 & (LD1_out_payload[4]));


--JD1L17 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_data[5]~0
JD1L17 = !JD1_received_esc $ (!LD1_out_payload[5]);


--HE1L286 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector66~0
HE1L286 = (!HE1_state.GET_ADDR4 & ((HE1L78))) # (HE1_state.GET_ADDR4 & (JD1L17));


--HE1L285 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector65~0
HE1L285 = (!HE1_state.GET_ADDR4 & ((HE1L82))) # (HE1_state.GET_ADDR4 & (LD1_out_payload[6]));


--HE1L284 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector64~0
HE1L284 = (!HE1_state.GET_ADDR4 & ((HE1L86))) # (HE1_state.GET_ADDR4 & (LD1_out_payload[7]));


--HE1_state.GET_ADDR3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3
--register power-up is low

HE1_state.GET_ADDR3 = DFFEAS(HE1L507, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L359 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~1
HE1L359 = ( HE1L490 & ( HE1_state.GET_ADDR3 & ( (!HE1_state.READ_SEND_WAIT & (((!HE1_state.WRITE_WAIT)) # (WF1_av_waitrequest))) # (HE1_state.READ_SEND_WAIT & (((!HE1L252)))) ) ) ) # ( !HE1L490 & ( HE1_state.GET_ADDR3 & ( (!HE1_state.READ_SEND_WAIT & ((!HE1_state.WRITE_WAIT) # (WF1_av_waitrequest))) ) ) ) # ( HE1L490 & ( !HE1_state.GET_ADDR3 & ( (!HE1_state.READ_SEND_WAIT & (WF1_av_waitrequest & (HE1_state.WRITE_WAIT))) # (HE1_state.READ_SEND_WAIT & (((!HE1L252)))) ) ) ) # ( !HE1L490 & ( !HE1_state.GET_ADDR3 & ( (WF1_av_waitrequest & (HE1_state.WRITE_WAIT & !HE1_state.READ_SEND_WAIT)) ) ) );


--HE1_state.GET_ADDR2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2
--register power-up is low

HE1_state.GET_ADDR2 = DFFEAS(HE1L508, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L367 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~2
HE1L367 = ( HE1L490 & ( HE1_state.GET_ADDR2 & ( (!HE1_state.READ_SEND_WAIT & (((!HE1_state.WRITE_WAIT)) # (WF1_av_waitrequest))) # (HE1_state.READ_SEND_WAIT & (((!HE1L252)))) ) ) ) # ( !HE1L490 & ( HE1_state.GET_ADDR2 & ( (!HE1_state.READ_SEND_WAIT & ((!HE1_state.WRITE_WAIT) # (WF1_av_waitrequest))) ) ) ) # ( HE1L490 & ( !HE1_state.GET_ADDR2 & ( (!HE1_state.READ_SEND_WAIT & (WF1_av_waitrequest & (HE1_state.WRITE_WAIT))) # (HE1_state.READ_SEND_WAIT & (((!HE1L252)))) ) ) ) # ( !HE1L490 & ( !HE1_state.GET_ADDR2 & ( (WF1_av_waitrequest & (HE1_state.WRITE_WAIT & !HE1_state.READ_SEND_WAIT)) ) ) );


--HE1_state.GET_ADDR1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1
--register power-up is low

HE1_state.GET_ADDR1 = DFFEAS(HE1L509, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L376 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~3
HE1L376 = ( HE1L490 & ( HE1_state.GET_ADDR1 & ( (!HE1_state.READ_SEND_WAIT & (((!HE1_state.WRITE_WAIT)) # (WF1_av_waitrequest))) # (HE1_state.READ_SEND_WAIT & (((!HE1L252)))) ) ) ) # ( !HE1L490 & ( HE1_state.GET_ADDR1 & ( (!HE1_state.READ_SEND_WAIT & ((!HE1_state.WRITE_WAIT) # (WF1_av_waitrequest))) ) ) ) # ( HE1L490 & ( !HE1_state.GET_ADDR1 & ( (!HE1_state.READ_SEND_WAIT & (WF1_av_waitrequest & (HE1_state.WRITE_WAIT))) # (HE1_state.READ_SEND_WAIT & (((!HE1L252)))) ) ) ) # ( !HE1L490 & ( !HE1_state.GET_ADDR1 & ( (WF1_av_waitrequest & (HE1_state.WRITE_WAIT & !HE1_state.READ_SEND_WAIT)) ) ) );


--HE1L540 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0
HE1L540 = (HE1_state.GET_WRITE_DATA & (!HE1_current_byte[1] & !HE1_current_byte[0]));


--HE1L549 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1
HE1L549 = (HE1_state.GET_WRITE_DATA & (!HE1_current_byte[1] & HE1_current_byte[0]));


--HE1L558 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2
HE1L558 = (HE1_state.GET_WRITE_DATA & (HE1_current_byte[1] & !HE1_current_byte[0]));


--HE1L572 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]~3
HE1L572 = (HE1_state.GET_WRITE_DATA & (HE1_current_byte[1] & HE1_current_byte[0]));


--HE1_state.GET_EXTRA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA
--register power-up is low

HE1_state.GET_EXTRA = DFFEAS(HE1L521, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L264 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector5~0
HE1L264 = ( HE1_state.GET_EXTRA & ( (!HE1_state.GET_WRITE_DATA & ((!HE1_state.WRITE_WAIT) # (WF1_av_waitrequest))) ) ) # ( !HE1_state.GET_EXTRA & ( (!HE1_state.GET_WRITE_DATA & ((!HE1_state.WRITE_WAIT & (HE1_state.READ_ASSERT)) # (HE1_state.WRITE_WAIT & ((WF1_av_waitrequest))))) ) );


--HE1_unshifted_byteenable[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]
--register power-up is low

HE1_unshifted_byteenable[0] = DFFEAS(VCC, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L531,  ,  ,  ,  );


--HE1L261 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector4~0
HE1L261 = (!HE1_state.GET_WRITE_DATA & ((!HE1_state.READ_ASSERT) # (!HE1_unshifted_byteenable[0])));


--HE1L265 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector5~1
HE1L265 = ( HE1L261 & ( (HE1_byteenable[0] & !HE1L264) ) ) # ( !HE1L261 & ( (!HE1_byteenable[0] & (!HE1_current_byte[1] & (!HE1_current_byte[0]))) # (HE1_byteenable[0] & ((!HE1L264) # ((!HE1_current_byte[1] & !HE1_current_byte[0])))) ) );


--HE1_unshifted_byteenable[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]
--register power-up is low

HE1_unshifted_byteenable[1] = DFFEAS(HE1L535, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L531,  ,  ,  ,  );


--HE1L262 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector4~1
HE1L262 = ( HE1_unshifted_byteenable[1] & ( (!HE1_current_byte[1] & ((!HE1_current_byte[0] & (HE1_state.READ_ASSERT)) # (HE1_current_byte[0] & ((!HE1L261))))) ) ) # ( !HE1_unshifted_byteenable[1] & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & !HE1L261)) ) );


--HE1L263 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector4~2
HE1L263 = ((HE1_byteenable[1] & !HE1L264)) # (HE1L262);


--HE1_unshifted_byteenable[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]
--register power-up is low

HE1_unshifted_byteenable[2] = DFFEAS(HE1L536, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L531,  ,  ,  ,  );


--HE1L259 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~0
HE1L259 = ( HE1_unshifted_byteenable[1] & ( HE1_unshifted_byteenable[2] & ( (!HE1_current_byte[1] & (HE1_state.READ_ASSERT)) # (HE1_current_byte[1] & (((!HE1_current_byte[0] & !HE1L261)))) ) ) ) # ( !HE1_unshifted_byteenable[1] & ( HE1_unshifted_byteenable[2] & ( (!HE1_current_byte[0] & ((!HE1_current_byte[1] & (HE1_state.READ_ASSERT)) # (HE1_current_byte[1] & ((!HE1L261))))) ) ) ) # ( HE1_unshifted_byteenable[1] & ( !HE1_unshifted_byteenable[2] & ( (!HE1_current_byte[1] & (HE1_state.READ_ASSERT & (HE1_current_byte[0]))) # (HE1_current_byte[1] & (((!HE1_current_byte[0] & !HE1L261)))) ) ) ) # ( !HE1_unshifted_byteenable[1] & ( !HE1_unshifted_byteenable[2] & ( (HE1_current_byte[1] & (!HE1_current_byte[0] & !HE1L261)) ) ) );


--HE1L260 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~1
HE1L260 = ((HE1_byteenable[2] & !HE1L264)) # (HE1L259);


--HE1_unshifted_byteenable[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]
--register power-up is low

HE1_unshifted_byteenable[3] = DFFEAS(HE1L536, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L531,  ,  ,  ,  );


--HE1L257 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector2~0
HE1L257 = ( HE1L258 & ( (((HE1_byteenable[3] & !HE1L264)) # (HE1L572)) # (HE1_state.READ_ASSERT) ) ) # ( !HE1L258 & ( ((HE1_byteenable[3] & !HE1L264)) # (HE1L572) ) );


--LF2_pending_response_count[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]
--register power-up is low

LF2_pending_response_count[1] = DFFEAS(LF2L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF2L17,  ,  ,  ,  );


--LF2_pending_response_count[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]
--register power-up is low

LF2_pending_response_count[0] = DFFEAS(LF2L15, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF2L17,  ,  ,  ,  );


--LF2L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0
LF2L18 = (MC1_h2f_lw_RREADY[0] & ((!LD5_empty) # ((!PF2L3) # (!PF3L3))));


--LF2L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0
LF2L7 = ( LF2_last_channel[2] & ( LF2_last_channel[0] & ( (MC1_h2f_lw_ARVALID[0] & ((!LF2_has_pending_responses) # ((MF2L1 & MF2L3)))) ) ) ) # ( !LF2_last_channel[2] & ( LF2_last_channel[0] & ( (MC1_h2f_lw_ARVALID[0] & ((!LF2_has_pending_responses) # ((MF2L1 & !MF2L3)))) ) ) ) # ( LF2_last_channel[2] & ( !LF2_last_channel[0] & ( (MC1_h2f_lw_ARVALID[0] & ((!LF2_has_pending_responses) # ((!MF2L1 & MF2L3)))) ) ) ) # ( !LF2_last_channel[2] & ( !LF2_last_channel[0] & ( (MC1_h2f_lw_ARVALID[0] & ((!LF2_has_pending_responses) # ((!MF2L1 & !MF2L3)))) ) ) );


--LF2_nonposted_cmd_accepted is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted
LF2_nonposted_cmd_accepted = (LF2L7 & (((JF2L4) # (JF2L2)) # (JF2L1)));


--LF2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0
LF2L6 = ( LF2L18 & ( LF2_nonposted_cmd_accepted & ( ((!LF2_pending_response_count[1] & (!LF2_pending_response_count[0] & !QF2_src_payload[0]))) # (LF2_has_pending_responses) ) ) ) # ( !LF2L18 & ( LF2_nonposted_cmd_accepted & ( ((!LF2_pending_response_count[1] & !LF2_pending_response_count[0])) # (LF2_has_pending_responses) ) ) ) # ( LF2L18 & ( !LF2_nonposted_cmd_accepted & ( (LF2_has_pending_responses & (((!LF2_pending_response_count[0]) # (!QF2_src_payload[0])) # (LF2_pending_response_count[1]))) ) ) ) # ( !LF2L18 & ( !LF2_nonposted_cmd_accepted & ( LF2_has_pending_responses ) ) );


--XE3_top_priority_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

XE3_top_priority_reg[1] = DFFEAS(XE3L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , XE3L6,  ,  ,  ,  );


--XE3_top_priority_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

XE3_top_priority_reg[0] = DFFEAS(XE3L7, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , XE3L6,  ,  ,  ,  );


--LF1_last_channel[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]
--register power-up is low

LF1_last_channel[1] = DFFEAS(MF1L9, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L6,  ,  ,  ,  );


--JF1L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|src1_valid~0
JF1L3 = (MC1_h2f_lw_AWVALID[0] & (MC1_h2f_lw_WVALID[0] & ((!LF1_has_pending_responses) # (LF1_last_channel[1]))));


--LF2_last_channel[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]
--register power-up is low

LF2_last_channel[1] = DFFEAS(MF2L2, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF2L7,  ,  ,  ,  );


--JF2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~2
JF2L10 = ( MC1_h2f_lw_ARVALID[0] & ( JF2L12 & ( (MC1_h2f_lw_ARADDR[16] & (!MC1_h2f_lw_ARADDR[17] & (MC1_h2f_lw_ARADDR[18] & JF2L8))) ) ) );


--XE3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~0
XE3L2 = ( JF1L3 & ( JF2L10 & ( ((!XE3_top_priority_reg[0] & ((!MF1L7) # (!MF1L8)))) # (XE3_top_priority_reg[1]) ) ) ) # ( !JF1L3 & ( JF2L10 & ( (!XE3_top_priority_reg[0]) # (XE3_top_priority_reg[1]) ) ) );


--KF2_WideOr1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|WideOr1
KF2_WideOr1 = ( JF1L3 & ( JF2L10 & ( ((KF2_saved_grant[0] & (MF1L7 & MF1L8))) # (KF2_saved_grant[1]) ) ) ) # ( !JF1L3 & ( JF2L10 & ( KF2_saved_grant[1] ) ) ) # ( JF1L3 & ( !JF2L10 & ( (KF2_saved_grant[0] & (MF1L7 & MF1L8)) ) ) );


--KF2_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload[0]
KF2_src_payload[0] = ((MC1_h2f_lw_WLAST[0] & KF2_saved_grant[0])) # (KF2_saved_grant[1]);


--KF2_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|packet_in_progress
--register power-up is low

KF2_packet_in_progress = DFFEAS(KF2L3, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KF2L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0
KF2L66 = ( KF2_packet_in_progress & ( (KF2_WideOr1 & (KF2_src_payload[0] & ((BF3L171) # (BF3L170)))) ) ) # ( !KF2_packet_in_progress & ( (!KF2_WideOr1) # ((KF2_src_payload[0] & ((BF3L171) # (BF3L170)))) ) );


--BF3L175 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0
BF3L175 = ( BF3_in_bytecount_reg_zero & ( (!BF3_state.ST_COMP_TRANS & (BF3_in_eop_reg)) # (BF3_state.ST_COMP_TRANS & (((!LD6L76) # (BF3_new_burst_reg)))) ) ) # ( !BF3_in_bytecount_reg_zero & ( (!BF3_state.ST_COMP_TRANS & (BF3_in_eop_reg)) # (BF3_state.ST_COMP_TRANS & (((BF3_new_burst_reg & LD6L76)))) ) );


--KF2L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_valid~0
KF2L65 = ( LF2_last_channel[1] & ( (MC1_h2f_lw_ARVALID[0] & (KF2_saved_grant[1] & MF2L2)) ) ) # ( !LF2_last_channel[1] & ( (MC1_h2f_lw_ARVALID[0] & (KF2_saved_grant[1] & (MF2L2 & !LF2_has_pending_responses))) ) );


--BF3_in_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid
BF3_in_valid = ( JF1L3 & ( KF2L65 & ( BF1_in_ready_hold ) ) ) # ( !JF1L3 & ( KF2L65 & ( BF1_in_ready_hold ) ) ) # ( JF1L3 & ( !KF2L65 & ( (BF1_in_ready_hold & (KF2_saved_grant[0] & (MF1L7 & MF1L8))) ) ) );


--BF3_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE
--register power-up is low

BF3_state.ST_IDLE = DFFEAS(BF3L23, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0
BF3L24 = (!BF3_state.ST_COMP_TRANS & BF3_state.ST_IDLE);


--BF3_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
BF3_load_next_out_cmd = (!BF3_out_valid_reg) # (LD6L76);


--NE3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|cp_ready~0
NE3L3 = ( !BF3_in_byteen_reg[0] & ( (!BF3_in_narrow_reg & (!BF3_in_byteen_reg[3] & (!BF3_in_byteen_reg[2] & !BF3_in_byteen_reg[1]))) ) );


--NE3L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|cp_ready~1
NE3L4 = (RE1_waitrequest_reset_override & (!RE3_wait_latency_counter[1] & (!RE3_wait_latency_counter[0] $ (!NE3_local_write))));


--BF3L176 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0
BF3L176 = ( NE3L4 & ( (!LD6_mem_used[1] & (!BF3_new_burst_reg)) # (LD6_mem_used[1] & ((!BF3_in_bytecount_reg_zero))) ) ) # ( !NE3L4 & ( (!LD6_mem_used[1] & ((!NE3L3 & ((!BF3_in_bytecount_reg_zero))) # (NE3L3 & (!BF3_new_burst_reg)))) # (LD6_mem_used[1] & (((!BF3_in_bytecount_reg_zero)))) ) );


--BF3L177 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1
BF3L177 = (!BF1_in_ready_hold & (BF3_state.ST_COMP_TRANS & ((BF3L176)))) # (BF1_in_ready_hold & (((BF3_state.ST_COMP_TRANS & BF3L176)) # (KF2_WideOr1)));


--AF4L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2
AF4L23 = (LD6_mem[0][57] & ((!NE3L2) # ((!AF4L21 & !AF4L22))));


--BF3_in_data_reg[60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]
--register power-up is low

BF3_in_data_reg[60] = DFFEAS(KF2_saved_grant[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|write~1
LD6L77 = ( BF3_in_data_reg[60] & ( (BF3_out_valid_reg & LD6L76) ) ) # ( !BF3_in_data_reg[60] & ( (BF3_in_data_reg[59] & (BF3_out_valid_reg & (LD6L76 & BF3L175))) ) );


--PF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|WideOr0~0
PF2L1 = (!LD6_mem[0][59] & (((MC1_h2f_lw_RREADY[0])))) # (LD6_mem[0][59] & ((!LD6_mem[0][57] & (MC1_h2f_lw_BREADY[0])) # (LD6_mem[0][57] & ((MC1_h2f_lw_RREADY[0])))));


--LD6L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|read~0
LD6L75 = (NE3L2 & PF2L1);


--LD6L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[1]~0
LD6L50 = ( LD6L75 & ( (!AF4L23 & (LD6_mem_used[1] & ((LD6L77)))) # (AF4L23 & ((!LD6L77 & (LD6_mem_used[1])) # (LD6L77 & ((LD6_mem_used[0]))))) ) ) # ( !LD6L75 & ( (!LD6L77 & (LD6_mem_used[1])) # (LD6L77 & ((LD6_mem_used[0]))) ) );


--KF2_src_data[78] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[78]
KF2_src_data[78] = (!MC1_h2f_lw_ARSIZE[1] & (MC1_h2f_lw_AWSIZE[1] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARSIZE[1] & (((MC1_h2f_lw_AWSIZE[1] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF2_src_data[79] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[79]
KF2_src_data[79] = (!MC1_h2f_lw_ARSIZE[2] & (MC1_h2f_lw_AWSIZE[2] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARSIZE[2] & (((MC1_h2f_lw_AWSIZE[2] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--BF3L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0
BF3L21 = (!KF2_src_data[78] & !KF2_src_data[79]);


--BF3_NON_PIPELINED_INPUTS.load_next_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
BF3_NON_PIPELINED_INPUTS.load_next_cmd = (BF1_in_ready_hold & (KF2_WideOr1 & ((BF3L171) # (BF3L170))));


--KF2_src_data[35] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[35]
KF2_src_data[35] = ((MC1_h2f_lw_WSTRB[3] & KF2_saved_grant[0])) # (KF2_saved_grant[1]);


--KF2_src_data[34] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[34]
KF2_src_data[34] = ((MC1_h2f_lw_WSTRB[2] & KF2_saved_grant[0])) # (KF2_saved_grant[1]);


--KF2_src_data[33] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[33]
KF2_src_data[33] = ((MC1_h2f_lw_WSTRB[1] & KF2_saved_grant[0])) # (KF2_saved_grant[1]);


--KF2_src_data[32] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[32]
KF2_src_data[32] = ((MC1_h2f_lw_WSTRB[0] & KF2_saved_grant[0])) # (KF2_saved_grant[1]);


--NE3_m0_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|m0_write
NE3_m0_write = (!LD6_mem_used[1] & (NE3L1 & NE3_local_write));


--RE3L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|read_latency_shift_reg~0
RE3L36 = (!LD6_mem_used[1] & (NE3L1 & (BF3_out_valid_reg & BF3_in_data_reg[60])));


--RE3L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter[1]~0
RE3L41 = ( RE3L36 & ( (RE1_waitrequest_reset_override & ((!RE3_wait_latency_counter[0] $ (NE3_m0_write)) # (RE3_wait_latency_counter[1]))) ) ) # ( !RE3L36 & ( (RE1_waitrequest_reset_override & (NE3_m0_write & ((RE3_wait_latency_counter[0]) # (RE3_wait_latency_counter[1])))) ) );


--RE3L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter~1
RE3L42 = (RE3L41 & (!RE3_wait_latency_counter[1] $ (!RE3_wait_latency_counter[0])));


--RE3L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter~2
RE3L43 = (!RE3_wait_latency_counter[0] & RE3L41);


--BF3_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]
--register power-up is low

BF3_out_byte_cnt_reg[2] = DFFEAS(VCC, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]
--register power-up is low

BF3_out_uncomp_byte_cnt_reg[5] = DFFEAS(BF3L181, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3L183 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0
BF3L183 = (BF3_out_valid_reg & LD6L76);


--BF3_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]
--register power-up is low

BF3_out_uncomp_byte_cnt_reg[4] = DFFEAS(BF3L180, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]
--register power-up is low

BF3_out_uncomp_byte_cnt_reg[3] = DFFEAS(BF3L179, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]
--register power-up is low

BF3_out_uncomp_byte_cnt_reg[2] = DFFEAS(BF3L178, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0
BF3L19 = (!BF3_out_uncomp_byte_cnt_reg[4] & (!BF3_out_uncomp_byte_cnt_reg[3] & (BF3L183 & !BF3_out_uncomp_byte_cnt_reg[2])));


--BF3L181 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1
BF3L181 = ( BF3L19 & ( (!BF3_state.ST_UNCOMP_TRANS & (((!BF3_out_uncomp_byte_cnt_reg[5])))) # (BF3_state.ST_UNCOMP_TRANS & ((!BF3L183 & ((BF3_out_uncomp_byte_cnt_reg[5]))) # (BF3L183 & (!BF3_out_byte_cnt_reg[2])))) ) ) # ( !BF3L19 & ( (!BF3_state.ST_UNCOMP_TRANS & (((BF3_out_uncomp_byte_cnt_reg[5])))) # (BF3_state.ST_UNCOMP_TRANS & ((!BF3L183 & ((BF3_out_uncomp_byte_cnt_reg[5]))) # (BF3L183 & (!BF3_out_byte_cnt_reg[2])))) ) );


--BF3L180 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2
BF3L180 = ( BF3L183 & ( BF3_out_uncomp_byte_cnt_reg[2] & ( (!BF3_state.ST_UNCOMP_TRANS & ((BF3_out_uncomp_byte_cnt_reg[4]))) # (BF3_state.ST_UNCOMP_TRANS & (!BF3_out_byte_cnt_reg[2])) ) ) ) # ( !BF3L183 & ( BF3_out_uncomp_byte_cnt_reg[2] & ( BF3_out_uncomp_byte_cnt_reg[4] ) ) ) # ( BF3L183 & ( !BF3_out_uncomp_byte_cnt_reg[2] & ( (!BF3_state.ST_UNCOMP_TRANS & ((!BF3_out_uncomp_byte_cnt_reg[4] $ (BF3_out_uncomp_byte_cnt_reg[3])))) # (BF3_state.ST_UNCOMP_TRANS & (!BF3_out_byte_cnt_reg[2])) ) ) ) # ( !BF3L183 & ( !BF3_out_uncomp_byte_cnt_reg[2] & ( BF3_out_uncomp_byte_cnt_reg[4] ) ) );


--BF3L179 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3
BF3L179 = ( BF3_out_uncomp_byte_cnt_reg[2] & ( (!BF3_state.ST_UNCOMP_TRANS & (((BF3_out_uncomp_byte_cnt_reg[3])))) # (BF3_state.ST_UNCOMP_TRANS & ((!BF3L183 & ((BF3_out_uncomp_byte_cnt_reg[3]))) # (BF3L183 & (!BF3_out_byte_cnt_reg[2])))) ) ) # ( !BF3_out_uncomp_byte_cnt_reg[2] & ( (!BF3L183 & (((BF3_out_uncomp_byte_cnt_reg[3])))) # (BF3L183 & ((!BF3_state.ST_UNCOMP_TRANS & ((!BF3_out_uncomp_byte_cnt_reg[3]))) # (BF3_state.ST_UNCOMP_TRANS & (!BF3_out_byte_cnt_reg[2])))) ) );


--BF3L178 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4
BF3L178 = (!BF3L183 & (((BF3_out_uncomp_byte_cnt_reg[2])))) # (BF3L183 & ((!BF3_state.ST_UNCOMP_TRANS & ((!BF3_out_uncomp_byte_cnt_reg[2]))) # (BF3_state.ST_UNCOMP_TRANS & (!BF3_out_byte_cnt_reg[2]))));


--BF3L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0
BF3L36 = (!BF3L175 & !BF3L169);


--BF3_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]
--register power-up is low

BF3_out_uncomp_byte_cnt_reg[6] = DFFEAS(BF3L182, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3L182 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5
BF3L182 = ( BF3L19 & ( BF3_out_uncomp_byte_cnt_reg[6] & ( (!BF3_state.ST_UNCOMP_TRANS & (((BF3_out_uncomp_byte_cnt_reg[5])))) # (BF3_state.ST_UNCOMP_TRANS & ((!BF3_out_byte_cnt_reg[2]) # ((!BF3L183)))) ) ) ) # ( !BF3L19 & ( BF3_out_uncomp_byte_cnt_reg[6] & ( (!BF3_state.ST_UNCOMP_TRANS) # ((!BF3_out_byte_cnt_reg[2]) # (!BF3L183)) ) ) ) # ( BF3L19 & ( !BF3_out_uncomp_byte_cnt_reg[6] & ( (!BF3_state.ST_UNCOMP_TRANS & (((!BF3_out_uncomp_byte_cnt_reg[5])))) # (BF3_state.ST_UNCOMP_TRANS & (!BF3_out_byte_cnt_reg[2] & ((BF3L183)))) ) ) ) # ( !BF3L19 & ( !BF3_out_uncomp_byte_cnt_reg[6] & ( (BF3_state.ST_UNCOMP_TRANS & (!BF3_out_byte_cnt_reg[2] & BF3L183)) ) ) );


--BF3L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0
BF3L31 = ( BF3L36 & ( !BF3L182 & ( (!BF3L181 & (!BF3L180 & (!BF3L179 & !BF3L178))) ) ) );


--BF3L32 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1
BF3L32 = (BF3L175 & BF3_state.ST_UNCOMP_TRANS);


--BF3L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2
BF3L33 = (BF3_state.ST_IDLE & ((!BF3L175) # ((!BF3_state.ST_COMP_TRANS & !BF3_state.ST_UNCOMP_WR_SUBBURST))));


--BF3L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3
BF3L34 = ( JF1L3 & ( !BF3L33 & ( (BF1_in_ready_hold & (KF2_saved_grant[0] & (MF1L7 & MF1L8))) ) ) );


--BF3L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4
BF3L35 = ( BF3L32 & ( BF3L34 & ( (!KF2_saved_grant[1]) # (BF3L31) ) ) ) # ( !BF3L32 & ( BF3L34 & ( (!KF2_saved_grant[1]) # (BF3L31) ) ) ) # ( BF3L32 & ( !BF3L34 & ( ((BF1_in_ready_hold & (!KF2_saved_grant[1] & KF2_WideOr1))) # (BF3L31) ) ) ) # ( !BF3L32 & ( !BF3L34 & ( BF3L31 ) ) );


--BF3L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1
BF3L37 = ( BF3L36 & ( BF3L182 ) ) # ( BF3L36 & ( !BF3L182 & ( (((BF3L178) # (BF3L179)) # (BF3L180)) # (BF3L181) ) ) );


--BF3L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1
BF3L25 = ( KF2_WideOr1 & ( (BF3_state.ST_COMP_TRANS & ((!BF3L175) # ((BF1_in_ready_hold & !KF2_saved_grant[0])))) ) ) # ( !KF2_WideOr1 & ( (BF3_state.ST_COMP_TRANS & !BF3L175) ) );


--BF3L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2
BF3L26 = ( KF2_WideOr1 & ( BF3L24 & ( (BF1_in_ready_hold & (KF2_saved_grant[1] & (BF3L175 & !BF3L169))) ) ) ) # ( KF2_WideOr1 & ( !BF3L24 & ( (BF1_in_ready_hold & KF2_saved_grant[1]) ) ) );


--BF3_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]
--register power-up is low

BF3_int_bytes_remaining_reg[6] = DFFEAS(BF3L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]
--register power-up is low

BF3_int_bytes_remaining_reg[5] = DFFEAS(BF3L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]
--register power-up is low

BF3_int_bytes_remaining_reg[4] = DFFEAS(BF3L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]
--register power-up is low

BF3_int_bytes_remaining_reg[3] = DFFEAS(BF3L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]
--register power-up is low

BF3_int_bytes_remaining_reg[2] = DFFEAS(BF3L46, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0
BF3L17 = (!BF3_int_bytes_remaining_reg[4] & (!BF3_int_bytes_remaining_reg[3] & (BF3_out_byte_cnt_reg[2] & !BF3_int_bytes_remaining_reg[2])));


--ME2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add2~0
ME2L3 = (MC1_h2f_lw_ARLEN[0] & (MC1_h2f_lw_ARLEN[1] & (MC1_h2f_lw_ARLEN[2] & MC1_h2f_lw_ARLEN[3])));


--ME2_burst_bytecount[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]
--register power-up is low

ME2_burst_bytecount[6] = DFFEAS(ME2L41, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ME2L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0
ME2L77 = ( MC1_h2f_lw_AWLEN[1] & ( MC1_h2f_lw_AWLEN[2] & ( (!ME2_sop_enable & (MC1_h2f_lw_AWLEN[3] & ((MC1_h2f_lw_AWLEN[0])))) # (ME2_sop_enable & (((ME2_burst_bytecount[6])))) ) ) ) # ( !MC1_h2f_lw_AWLEN[1] & ( MC1_h2f_lw_AWLEN[2] & ( (ME2_sop_enable & ME2_burst_bytecount[6]) ) ) ) # ( MC1_h2f_lw_AWLEN[1] & ( !MC1_h2f_lw_AWLEN[2] & ( (ME2_sop_enable & ME2_burst_bytecount[6]) ) ) ) # ( !MC1_h2f_lw_AWLEN[1] & ( !MC1_h2f_lw_AWLEN[2] & ( (ME2_sop_enable & ME2_burst_bytecount[6]) ) ) );


--BF3L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0
BF3L53 = (!KF2_saved_grant[1] & (KF2_saved_grant[0] & ((ME2L77)))) # (KF2_saved_grant[1] & (((KF2_saved_grant[0] & ME2L77)) # (ME2L3)));


--BF3L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1
BF3L54 = ( BF3L53 & ( (!BF3_int_bytes_remaining_reg[6] $ (((!BF3L17) # (BF3_int_bytes_remaining_reg[5])))) # (BF3_new_burst_reg) ) ) # ( !BF3L53 & ( (!BF3_new_burst_reg & (!BF3_int_bytes_remaining_reg[6] $ (((!BF3L17) # (BF3_int_bytes_remaining_reg[5]))))) ) );


--ME2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add2~1
ME2L4 = !MC1_h2f_lw_ARLEN[3] $ (((!MC1_h2f_lw_ARLEN[0]) # ((!MC1_h2f_lw_ARLEN[1]) # (!MC1_h2f_lw_ARLEN[2]))));


--ME2_burst_bytecount[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]
--register power-up is low

ME2_burst_bytecount[5] = DFFEAS(ME2L42, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ME2L76 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1
ME2L76 = ( MC1_h2f_lw_AWLEN[1] & ( MC1_h2f_lw_AWLEN[2] & ( (!ME2_sop_enable & (!MC1_h2f_lw_AWLEN[3] $ (((!MC1_h2f_lw_AWLEN[0]))))) # (ME2_sop_enable & (((ME2_burst_bytecount[5])))) ) ) ) # ( !MC1_h2f_lw_AWLEN[1] & ( MC1_h2f_lw_AWLEN[2] & ( (!ME2_sop_enable & (MC1_h2f_lw_AWLEN[3])) # (ME2_sop_enable & ((ME2_burst_bytecount[5]))) ) ) ) # ( MC1_h2f_lw_AWLEN[1] & ( !MC1_h2f_lw_AWLEN[2] & ( (!ME2_sop_enable & (MC1_h2f_lw_AWLEN[3])) # (ME2_sop_enable & ((ME2_burst_bytecount[5]))) ) ) ) # ( !MC1_h2f_lw_AWLEN[1] & ( !MC1_h2f_lw_AWLEN[2] & ( (!ME2_sop_enable & (MC1_h2f_lw_AWLEN[3])) # (ME2_sop_enable & ((ME2_burst_bytecount[5]))) ) ) );


--BF3L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2
BF3L51 = (!KF2_saved_grant[1] & (KF2_saved_grant[0] & ((ME2L76)))) # (KF2_saved_grant[1] & (((KF2_saved_grant[0] & ME2L76)) # (ME2L4)));


--BF3L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3
BF3L52 = (!BF3_new_burst_reg & (!BF3_int_bytes_remaining_reg[5] $ ((!BF3L17)))) # (BF3_new_burst_reg & (((BF3L51))));


--ME2_burst_bytecount[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]
--register power-up is low

ME2_burst_bytecount[3] = DFFEAS(ME2L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ME2L74 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~2
ME2L74 = (!ME2_sop_enable & (!MC1_h2f_lw_AWLEN[0] $ ((!MC1_h2f_lw_AWLEN[1])))) # (ME2_sop_enable & (((ME2_burst_bytecount[3]))));


--BF3L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4
BF3L47 = ( ME2L74 & ( ((KF2_saved_grant[1] & (!MC1_h2f_lw_ARLEN[0] $ (!MC1_h2f_lw_ARLEN[1])))) # (KF2_saved_grant[0]) ) ) # ( !ME2L74 & ( (KF2_saved_grant[1] & (!MC1_h2f_lw_ARLEN[0] $ (!MC1_h2f_lw_ARLEN[1]))) ) );


--BF3L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5
BF3L48 = ( BF3L47 & ( (!BF3_int_bytes_remaining_reg[3] $ (((!BF3_out_byte_cnt_reg[2]) # (BF3_int_bytes_remaining_reg[2])))) # (BF3_new_burst_reg) ) ) # ( !BF3L47 & ( (!BF3_new_burst_reg & (!BF3_int_bytes_remaining_reg[3] $ (((!BF3_out_byte_cnt_reg[2]) # (BF3_int_bytes_remaining_reg[2]))))) ) );


--BF3L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1
BF3L18 = !BF3_int_bytes_remaining_reg[4] $ (((!BF3_int_bytes_remaining_reg[3] & (BF3_out_byte_cnt_reg[2] & !BF3_int_bytes_remaining_reg[2]))));


--ME2_burst_bytecount[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]
--register power-up is low

ME2_burst_bytecount[4] = DFFEAS(ME2L44, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ME2L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3
ME2L75 = ( ME2_burst_bytecount[4] & ( (!MC1_h2f_lw_AWLEN[2] $ (((!MC1_h2f_lw_AWLEN[0]) # (!MC1_h2f_lw_AWLEN[1])))) # (ME2_sop_enable) ) ) # ( !ME2_burst_bytecount[4] & ( (!ME2_sop_enable & (!MC1_h2f_lw_AWLEN[2] $ (((!MC1_h2f_lw_AWLEN[0]) # (!MC1_h2f_lw_AWLEN[1]))))) ) );


--BF3L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6
BF3L49 = (KF2_saved_grant[1] & (!MC1_h2f_lw_ARLEN[2] $ (((!MC1_h2f_lw_ARLEN[0]) # (!MC1_h2f_lw_ARLEN[1])))));


--BF3L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7
BF3L50 = ( BF3L49 & ( (!BF3L18) # (BF3_new_burst_reg) ) ) # ( !BF3L49 & ( (!BF3_new_burst_reg & (((!BF3L18)))) # (BF3_new_burst_reg & (KF2_saved_grant[0] & ((ME2L75)))) ) );


--ME2_burst_bytecount[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]
--register power-up is low

ME2_burst_bytecount[2] = DFFEAS(ME2L73, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ME2L73 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4
ME2L73 = (!ME2_sop_enable & (MC1_h2f_lw_AWLEN[0])) # (ME2_sop_enable & ((!ME2_burst_bytecount[2])));


--BF3L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8
BF3L45 = ( ME2_sop_enable & ( ME2_burst_bytecount[2] & ( ((!MC1_h2f_lw_ARLEN[0] & KF2_saved_grant[1])) # (KF2_saved_grant[0]) ) ) ) # ( !ME2_sop_enable & ( ME2_burst_bytecount[2] & ( (!MC1_h2f_lw_ARLEN[0] & (((KF2_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])) # (KF2_saved_grant[1]))) # (MC1_h2f_lw_ARLEN[0] & (((KF2_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])))) ) ) ) # ( ME2_sop_enable & ( !ME2_burst_bytecount[2] & ( (!MC1_h2f_lw_ARLEN[0] & KF2_saved_grant[1]) ) ) ) # ( !ME2_sop_enable & ( !ME2_burst_bytecount[2] & ( (!MC1_h2f_lw_ARLEN[0] & (((KF2_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])) # (KF2_saved_grant[1]))) # (MC1_h2f_lw_ARLEN[0] & (((KF2_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])))) ) ) );


--BF3L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9
BF3L46 = (!BF3_new_burst_reg & (!BF3_out_byte_cnt_reg[2] $ ((!BF3_int_bytes_remaining_reg[2])))) # (BF3_new_burst_reg & (((BF3L45))));


--BF3L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0
BF3L20 = (!BF3L50 & BF3L46);


--BF3L152 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0
BF3L152 = ( BF3L48 & ( BF3L20 & ( (!BF3L25 & !BF3L26) ) ) ) # ( !BF3L48 & ( BF3L20 & ( (!BF3L25 & ((!BF3L26) # ((!BF3L54 & !BF3L52)))) # (BF3L25 & (((!BF3L54 & !BF3L52)))) ) ) ) # ( BF3L48 & ( !BF3L20 & ( (!BF3L25 & !BF3L26) ) ) ) # ( !BF3L48 & ( !BF3L20 & ( (!BF3L25 & !BF3L26) ) ) );


--BF3L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0
BF3L43 = ( !ME2_burst_bytecount[3] & ( !ME2_burst_bytecount[2] & ( (ME2_sop_enable & (!ME2_burst_bytecount[6] & (!ME2_burst_bytecount[5] & !ME2_burst_bytecount[4]))) ) ) );


--BF3L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1
BF3L44 = (!KF2_saved_grant[1] & ((!KF2_saved_grant[0]) # (BF3L43)));


--KF1L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]~0
KF1L7 = (MC1_h2f_lw_ARVALID[0] & ((!LF2_has_pending_responses) # (LF2_last_channel[0])));


--KF1_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress
--register power-up is low

KF1_packet_in_progress = DFFEAS(KF1L4, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JF2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~3
JF2L11 = (!MC1_h2f_lw_ARADDR[17] & (JF2L8 & JF2L9));


--BF2L103 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2
BF2L103 = (!BF2_state.ST_COMP_TRANS & (((BF2L101)))) # (BF2_state.ST_COMP_TRANS & (BF2_out_valid_reg & ((!BF2L102))));


--KF1L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|last_cycle~0
KF1L1 = (KF1_saved_grant[1] & KF1L7);


--KF1L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|last_cycle~1
KF1L2 = ( !BF2L103 & ( KF1L1 & ( (!MC1_h2f_lw_ARADDR[3] & (MC1_h2f_lw_ARADDR[16] & (!MC1_h2f_lw_ARADDR[18] & JF2L11))) ) ) );


--KF1L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]~1
KF1L8 = ( KF1L2 & ( (MF2L1 & KF1L7) ) ) # ( !KF1L2 & ( (!KF1_packet_in_progress & (((MF2L1 & KF1L7)))) # (KF1_packet_in_progress & (KF1_saved_grant[1])) ) );


--BF2L109 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0
BF2L109 = ( BF2_new_burst_reg & ( BF2_in_bytecount_reg_zero & ( (BF2_in_data_reg[60]) # (BF2_state.ST_COMP_TRANS) ) ) ) # ( !BF2_new_burst_reg & ( BF2_in_bytecount_reg_zero & ( (!BF2_state.ST_COMP_TRANS & (((BF2_in_data_reg[60])))) # (BF2_state.ST_COMP_TRANS & (((!NE2L1)) # (LD4_mem_used[1]))) ) ) ) # ( BF2_new_burst_reg & ( !BF2_in_bytecount_reg_zero & ( (!BF2_state.ST_COMP_TRANS & (((BF2_in_data_reg[60])))) # (BF2_state.ST_COMP_TRANS & (!LD4_mem_used[1] & ((NE2L1)))) ) ) ) # ( !BF2_new_burst_reg & ( !BF2_in_bytecount_reg_zero & ( (!BF2_state.ST_COMP_TRANS & BF2_in_data_reg[60]) ) ) );


--KF1L28 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_valid~0
KF1L28 = ( LF2_last_channel[0] & ( (MC1_h2f_lw_ARVALID[0] & (KF1_saved_grant[1] & MF2L1)) ) ) # ( !LF2_last_channel[0] & ( (MC1_h2f_lw_ARVALID[0] & (KF1_saved_grant[1] & (MF2L1 & !LF2_has_pending_responses))) ) );


--BF2_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE
--register power-up is low

BF2_state.ST_IDLE = DFFEAS(BF2L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0
BF2L18 = (KF1_saved_grant[1] & ((!BF2_state.ST_IDLE) # ((!BF2L20 & BF2L109))));


--BF2L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1
BF2L19 = ( BF2L18 & ( (!BF2_state.ST_COMP_TRANS & (BF1_in_ready_hold & ((KF1L28)))) # (BF2_state.ST_COMP_TRANS & ((!BF2L109) # ((BF1_in_ready_hold & KF1L28)))) ) ) # ( !BF2L18 & ( (BF2_state.ST_COMP_TRANS & ((!BF2L109) # ((BF1_in_ready_hold & KF1L28)))) ) );


--BF2_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
BF2_load_next_out_cmd = (!BF2_out_valid_reg) # ((!LD4_mem_used[1] & NE2L1));


--NE2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|cp_ready~1
NE2L2 = ( RE2_wait_latency_counter[0] & ( (!RE1_waitrequest_reset_override & (!BF2_in_data_reg[60] & (!BF2_in_narrow_reg))) # (RE1_waitrequest_reset_override & ((!RE2_wait_latency_counter[1]) # ((!BF2_in_data_reg[60] & !BF2_in_narrow_reg)))) ) ) # ( !RE2_wait_latency_counter[0] & ( (!BF2_in_data_reg[60] & !BF2_in_narrow_reg) ) );


--BF2L110 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0
BF2L110 = (!LD4_mem_used[1] & ((!NE2L2 & ((!BF2_in_bytecount_reg_zero))) # (NE2L2 & (!BF2_new_burst_reg)))) # (LD4_mem_used[1] & (((!BF2_in_bytecount_reg_zero))));


--BF2L111 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1
BF2L111 = (!BF2_state.ST_COMP_TRANS & (BF1_in_ready_hold & (KF1L28))) # (BF2_state.ST_COMP_TRANS & (((BF1_in_ready_hold & KF1L28)) # (BF2L110)));


--LD4L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|write~0
LD4L66 = (RE1_waitrequest_reset_override & (BF2_out_valid_reg & (!LD4_mem_used[1] & BF2_in_data_reg[60])));


--LD4L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|write~1
LD4L67 = (!RE2_wait_latency_counter[1] & (RE2_wait_latency_counter[0] & LD4L66));


--LD4L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0
LD4L46 = ( AF3L25 & ( LD4L67 & ( LD4_mem_used[0] ) ) ) # ( !AF3L25 & ( LD4L67 & ( (LD4_mem_used[0] & ((!MC1_h2f_lw_RREADY[0]) # ((LD5_empty) # (LD4_mem_used[1])))) ) ) ) # ( AF3L25 & ( !LD4L67 & ( LD4_mem_used[1] ) ) ) # ( !AF3L25 & ( !LD4L67 & ( (LD4_mem_used[1] & ((!MC1_h2f_lw_RREADY[0]) # ((!LD4_mem_used[0]) # (LD5_empty)))) ) ) );


--BF2L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0
BF2L16 = (MF2L1 & (BF1_in_ready_hold & (!BF2L103 & KF1L1)));


--ME2L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~0
ME2L45 = (!MC1_h2f_lw_ARSIZE[1] & !MC1_h2f_lw_ARSIZE[2]);


--RE2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter~0
RE2L10 = (RE2_wait_latency_counter[1] & (!RE2_wait_latency_counter[0] & LD4L66));


--RE2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter~1
RE2L11 = (!RE2_wait_latency_counter[0] & LD4L66);


--BF2_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]
--register power-up is low

BF2_out_uncomp_byte_cnt_reg[3] = DFFEAS(BF2L113, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L117 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0
BF2L117 = (BF2_out_valid_reg & (!LD4_mem_used[1] & NE2L1));


--BF2_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]
--register power-up is low

BF2_out_uncomp_byte_cnt_reg[2] = DFFEAS(BF2L112, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]
--register power-up is low

BF2_out_byte_cnt_reg[2] = DFFEAS(VCC, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L113 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1
BF2L113 = ( BF2_out_byte_cnt_reg[2] & ( (!BF2L117 & (((BF2_out_uncomp_byte_cnt_reg[3])))) # (BF2L117 & (!BF2_state.ST_UNCOMP_TRANS & (!BF2_out_uncomp_byte_cnt_reg[3] $ (BF2_out_uncomp_byte_cnt_reg[2])))) ) ) # ( !BF2_out_byte_cnt_reg[2] & ( (!BF2L117 & (((BF2_out_uncomp_byte_cnt_reg[3])))) # (BF2L117 & ((!BF2_out_uncomp_byte_cnt_reg[3] $ (BF2_out_uncomp_byte_cnt_reg[2])) # (BF2_state.ST_UNCOMP_TRANS))) ) );


--BF2_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]
--register power-up is low

BF2_out_uncomp_byte_cnt_reg[4] = DFFEAS(BF2L114, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L114 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2
BF2L114 = ( BF2_out_byte_cnt_reg[2] & ( BF2_out_uncomp_byte_cnt_reg[4] & ( (!BF2L117) # ((!BF2_state.ST_UNCOMP_TRANS & ((BF2_out_uncomp_byte_cnt_reg[2]) # (BF2_out_uncomp_byte_cnt_reg[3])))) ) ) ) # ( !BF2_out_byte_cnt_reg[2] & ( BF2_out_uncomp_byte_cnt_reg[4] & ( (((!BF2L117) # (BF2_out_uncomp_byte_cnt_reg[2])) # (BF2_out_uncomp_byte_cnt_reg[3])) # (BF2_state.ST_UNCOMP_TRANS) ) ) ) # ( BF2_out_byte_cnt_reg[2] & ( !BF2_out_uncomp_byte_cnt_reg[4] & ( (!BF2_state.ST_UNCOMP_TRANS & (!BF2_out_uncomp_byte_cnt_reg[3] & (BF2L117 & !BF2_out_uncomp_byte_cnt_reg[2]))) ) ) ) # ( !BF2_out_byte_cnt_reg[2] & ( !BF2_out_uncomp_byte_cnt_reg[4] & ( (BF2L117 & (((!BF2_out_uncomp_byte_cnt_reg[3] & !BF2_out_uncomp_byte_cnt_reg[2])) # (BF2_state.ST_UNCOMP_TRANS))) ) ) );


--BF2_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]
--register power-up is low

BF2_out_uncomp_byte_cnt_reg[6] = DFFEAS(BF2L116, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]
--register power-up is low

BF2_out_uncomp_byte_cnt_reg[5] = DFFEAS(BF2L115, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0
BF2L15 = (!BF2_out_uncomp_byte_cnt_reg[3] & (BF2L117 & (!BF2_out_uncomp_byte_cnt_reg[2] & !BF2_out_uncomp_byte_cnt_reg[4])));


--BF2L116 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3
BF2L116 = ( BF2_out_uncomp_byte_cnt_reg[5] & ( BF2L15 & ( (!BF2_state.ST_UNCOMP_TRANS & (((BF2_out_uncomp_byte_cnt_reg[6])))) # (BF2_state.ST_UNCOMP_TRANS & ((!BF2L117 & ((BF2_out_uncomp_byte_cnt_reg[6]))) # (BF2L117 & (!BF2_out_byte_cnt_reg[2])))) ) ) ) # ( !BF2_out_uncomp_byte_cnt_reg[5] & ( BF2L15 & ( (!BF2_state.ST_UNCOMP_TRANS & (((!BF2_out_uncomp_byte_cnt_reg[6])))) # (BF2_state.ST_UNCOMP_TRANS & ((!BF2L117 & ((BF2_out_uncomp_byte_cnt_reg[6]))) # (BF2L117 & (!BF2_out_byte_cnt_reg[2])))) ) ) ) # ( BF2_out_uncomp_byte_cnt_reg[5] & ( !BF2L15 & ( (!BF2_state.ST_UNCOMP_TRANS & (((BF2_out_uncomp_byte_cnt_reg[6])))) # (BF2_state.ST_UNCOMP_TRANS & ((!BF2L117 & ((BF2_out_uncomp_byte_cnt_reg[6]))) # (BF2L117 & (!BF2_out_byte_cnt_reg[2])))) ) ) ) # ( !BF2_out_uncomp_byte_cnt_reg[5] & ( !BF2L15 & ( (!BF2_state.ST_UNCOMP_TRANS & (((BF2_out_uncomp_byte_cnt_reg[6])))) # (BF2_state.ST_UNCOMP_TRANS & ((!BF2L117 & ((BF2_out_uncomp_byte_cnt_reg[6]))) # (BF2L117 & (!BF2_out_byte_cnt_reg[2])))) ) ) );


--BF2L115 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4
BF2L115 = ( BF2L15 & ( (!BF2_state.ST_UNCOMP_TRANS & (((!BF2_out_uncomp_byte_cnt_reg[5])))) # (BF2_state.ST_UNCOMP_TRANS & ((!BF2L117 & ((BF2_out_uncomp_byte_cnt_reg[5]))) # (BF2L117 & (!BF2_out_byte_cnt_reg[2])))) ) ) # ( !BF2L15 & ( (!BF2_state.ST_UNCOMP_TRANS & (((BF2_out_uncomp_byte_cnt_reg[5])))) # (BF2_state.ST_UNCOMP_TRANS & ((!BF2L117 & ((BF2_out_uncomp_byte_cnt_reg[5]))) # (BF2L117 & (!BF2_out_byte_cnt_reg[2])))) ) );


--BF2L112 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5
BF2L112 = (!BF2L117 & (((BF2_out_uncomp_byte_cnt_reg[2])))) # (BF2L117 & ((!BF2_state.ST_UNCOMP_TRANS & (!BF2_out_uncomp_byte_cnt_reg[2])) # (BF2_state.ST_UNCOMP_TRANS & ((!BF2_out_byte_cnt_reg[2])))));


--BF2_WideNor1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1
BF2_WideNor1 = ( !BF2L112 & ( (!BF2L113 & (!BF2L114 & (!BF2L116 & !BF2L115))) ) );


--BF2L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1
BF2L21 = (!BF2L20 & (!BF2L109 & BF2_WideNor1));


--BF2L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0
BF2L22 = (!BF2L20 & (!BF2L109 & !BF2_WideNor1));


--BF2_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]
--register power-up is low

BF2_int_bytes_remaining_reg[5] = DFFEAS(BF2L36, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]
--register power-up is low

BF2_int_bytes_remaining_reg[4] = DFFEAS(BF2L35, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]
--register power-up is low

BF2_int_bytes_remaining_reg[3] = DFFEAS(BF2L31, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]
--register power-up is low

BF2_int_bytes_remaining_reg[2] = DFFEAS(BF2L30, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0
BF2L13 = (BF2_out_byte_cnt_reg[2] & (!BF2_int_bytes_remaining_reg[4] & (!BF2_int_bytes_remaining_reg[3] & !BF2_int_bytes_remaining_reg[2])));


--BF2L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0
BF2L36 = ( ME2L4 & ( (!BF2_new_burst_reg & ((!BF2_int_bytes_remaining_reg[5] $ (!BF2L13)))) # (BF2_new_burst_reg & (KF1_saved_grant[1])) ) ) # ( !ME2L4 & ( (!BF2_new_burst_reg & (!BF2_int_bytes_remaining_reg[5] $ (!BF2L13))) ) );


--BF2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1
BF2L14 = !BF2_int_bytes_remaining_reg[4] $ (((BF2_out_byte_cnt_reg[2] & (!BF2_int_bytes_remaining_reg[3] & !BF2_int_bytes_remaining_reg[2]))));


--BF2L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1
BF2L35 = ( BF2_new_burst_reg & ( BF2L14 & ( (KF1_saved_grant[1] & (!MC1_h2f_lw_ARLEN[2] $ (((!MC1_h2f_lw_ARLEN[0]) # (!MC1_h2f_lw_ARLEN[1]))))) ) ) ) # ( BF2_new_burst_reg & ( !BF2L14 & ( (KF1_saved_grant[1] & (!MC1_h2f_lw_ARLEN[2] $ (((!MC1_h2f_lw_ARLEN[0]) # (!MC1_h2f_lw_ARLEN[1]))))) ) ) ) # ( !BF2_new_burst_reg & ( !BF2L14 ) );


--BF2L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~2
BF2L30 = ( BF2_int_bytes_remaining_reg[2] & ( (!BF2_new_burst_reg & (((!BF2_out_byte_cnt_reg[2])))) # (BF2_new_burst_reg & (!MC1_h2f_lw_ARLEN[0] & (KF1_saved_grant[1]))) ) ) # ( !BF2_int_bytes_remaining_reg[2] & ( (!BF2_new_burst_reg & (((BF2_out_byte_cnt_reg[2])))) # (BF2_new_burst_reg & (!MC1_h2f_lw_ARLEN[0] & (KF1_saved_grant[1]))) ) );


--BF2_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]
--register power-up is low

BF2_int_bytes_remaining_reg[6] = DFFEAS(BF2L37, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3
BF2L37 = ( BF2_int_bytes_remaining_reg[6] & ( ME2L3 & ( (!BF2_new_burst_reg & (((!BF2L13) # (BF2_int_bytes_remaining_reg[5])))) # (BF2_new_burst_reg & (KF1_saved_grant[1])) ) ) ) # ( !BF2_int_bytes_remaining_reg[6] & ( ME2L3 & ( (!BF2_new_burst_reg & (((!BF2_int_bytes_remaining_reg[5] & BF2L13)))) # (BF2_new_burst_reg & (KF1_saved_grant[1])) ) ) ) # ( BF2_int_bytes_remaining_reg[6] & ( !ME2L3 & ( (!BF2_new_burst_reg & ((!BF2L13) # (BF2_int_bytes_remaining_reg[5]))) ) ) ) # ( !BF2_int_bytes_remaining_reg[6] & ( !ME2L3 & ( (!BF2_new_burst_reg & (!BF2_int_bytes_remaining_reg[5] & BF2L13)) ) ) );


--BF2L90 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0
BF2L90 = ( BF2L30 & ( BF2L37 & ( !BF2L19 ) ) ) # ( !BF2L30 & ( BF2L37 & ( !BF2L19 ) ) ) # ( BF2L30 & ( !BF2L37 & ( (!BF2L19) # ((!BF2L36 & (!BF2L35 & !BF2L31))) ) ) ) # ( !BF2L30 & ( !BF2L37 & ( !BF2L19 ) ) );


--XE4_top_priority_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

XE4_top_priority_reg[1] = DFFEAS(XE4L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , XE4L6,  ,  ,  ,  );


--XE4_top_priority_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

XE4_top_priority_reg[0] = DFFEAS(XE4L7, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , XE4L6,  ,  ,  ,  );


--JF1L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|src2_valid~0
JF1L4 = (MC1_h2f_lw_AWVALID[0] & (MC1_h2f_lw_WVALID[0] & ((!LF1_has_pending_responses) # (LF1_last_dest_id[0]))));


--JF2L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src2_valid~0
JF2L13 = (MC1_h2f_lw_ARVALID[0] & (MF2L3 & ((!LF2_has_pending_responses) # (LF2_last_channel[2]))));


--XE4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~0
XE4L2 = ( JF1L4 & ( JF2L13 & ( ((MF1L7 & (MF1L8 & !XE4_top_priority_reg[0]))) # (XE4_top_priority_reg[1]) ) ) ) # ( !JF1L4 & ( JF2L13 & ( (!XE4_top_priority_reg[0]) # (XE4_top_priority_reg[1]) ) ) );


--KF3L32 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_valid~0
KF3L32 = ( LF2_last_channel[2] & ( (MC1_h2f_lw_ARVALID[0] & (KF3_saved_grant[1] & MF2L3)) ) ) # ( !LF2_last_channel[2] & ( (MC1_h2f_lw_ARVALID[0] & (KF3_saved_grant[1] & (MF2L3 & !LF2_has_pending_responses))) ) );


--KF3L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_valid~1
KF3L33 = (KF3_saved_grant[0] & (JF1L4 & ((!MF1L7) # (!MF1L8))));


--KF3_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_payload[0]
KF3_src_payload[0] = ((MC1_h2f_lw_WLAST[0] & KF3_saved_grant[0])) # (KF3_saved_grant[1]);


--KF3_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|packet_in_progress
--register power-up is low

KF3_packet_in_progress = DFFEAS(KF3L2, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KF3L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0
KF3L34 = ( KF3_src_payload[0] & ( KF3_packet_in_progress & ( (!BF4L142 & (BF4L143 & ((KF3L33) # (KF3L32)))) # (BF4L142 & (((KF3L33) # (KF3L32)))) ) ) ) # ( KF3_src_payload[0] & ( !KF3_packet_in_progress & ( (((!KF3L32 & !KF3L33)) # (BF4L143)) # (BF4L142) ) ) ) # ( !KF3_src_payload[0] & ( !KF3_packet_in_progress & ( (!KF3L32 & !KF3L33) ) ) );


--BF4_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE
--register power-up is low

BF4_state.ST_IDLE = DFFEAS(BF4L23, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_in_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid
BF4_in_valid = ( JF1L4 & ( KF3L32 & ( BF1_in_ready_hold ) ) ) # ( !JF1L4 & ( KF3L32 & ( BF1_in_ready_hold ) ) ) # ( JF1L4 & ( !KF3L32 & ( (BF1_in_ready_hold & (KF3_saved_grant[0] & ((!MF1L7) # (!MF1L8)))) ) ) );


--BF4L145 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0
BF4L145 = ( BF4_in_bytecount_reg_zero & ( (!BF4_state.ST_COMP_TRANS & (BF4_in_eop_reg)) # (BF4_state.ST_COMP_TRANS & (((!LD8L76) # (BF4_new_burst_reg)))) ) ) # ( !BF4_in_bytecount_reg_zero & ( (!BF4_state.ST_COMP_TRANS & (BF4_in_eop_reg)) # (BF4_state.ST_COMP_TRANS & (((BF4_new_burst_reg & LD8L76)))) ) );


--BF4L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0
BF4L27 = (BF4L145 & ((BF4_state.ST_UNCOMP_WR_SUBBURST) # (BF4_state.ST_UNCOMP_TRANS)));


--BF4L28 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1
BF4L28 = (!KF3_saved_grant[1] & KF3_saved_grant[0]);


--BF4_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
BF4_load_next_out_cmd = (!BF4_out_valid_reg) # (LD8L76);


--NE4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|cp_ready~0
NE4L3 = ( !BF4_in_byteen_reg[0] & ( (!BF4_in_narrow_reg & (!BF4_in_byteen_reg[3] & (!BF4_in_byteen_reg[2] & !BF4_in_byteen_reg[1]))) ) );


--NE4L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|cp_ready~1
NE4L4 = (RE1_waitrequest_reset_override & (!RE4_wait_latency_counter[1] & (!RE4_wait_latency_counter[0] $ (!NE4_local_write))));


--BF4L146 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0
BF4L146 = ( NE4L4 & ( (!LD8_mem_used[1] & (!BF4_new_burst_reg)) # (LD8_mem_used[1] & ((!BF4_in_bytecount_reg_zero))) ) ) # ( !NE4L4 & ( (!LD8_mem_used[1] & ((!NE4L3 & ((!BF4_in_bytecount_reg_zero))) # (NE4L3 & (!BF4_new_burst_reg)))) # (LD8_mem_used[1] & (((!BF4_in_bytecount_reg_zero)))) ) );


--BF4L147 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1
BF4L147 = ( BF4L146 & ( ((BF1_in_ready_hold & ((KF3L33) # (KF3L32)))) # (BF4_state.ST_COMP_TRANS) ) ) # ( !BF4L146 & ( (BF1_in_ready_hold & ((KF3L33) # (KF3L32))) ) );


--BF4_in_data_reg[60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]
--register power-up is low

BF4_in_data_reg[60] = DFFEAS(KF3_saved_grant[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|write~1
LD8L77 = ( BF4_in_data_reg[60] & ( (BF4_out_valid_reg & LD8L76) ) ) # ( !BF4_in_data_reg[60] & ( (BF4_in_data_reg[59] & (BF4_out_valid_reg & (LD8L76 & BF4L145))) ) );


--PF3L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|WideOr0~0
PF3L1 = (!LD8_mem[0][59] & (((MC1_h2f_lw_RREADY[0])))) # (LD8_mem[0][59] & ((!LD8_mem[0][57] & (MC1_h2f_lw_BREADY[0])) # (LD8_mem[0][57] & ((MC1_h2f_lw_RREADY[0])))));


--LD8L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|read~0
LD8L75 = (NE4L2 & PF3L1);


--LD8L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[1]~0
LD8L50 = ( LD8L75 & ( (!AF5L23 & (LD8_mem_used[1] & ((LD8L77)))) # (AF5L23 & ((!LD8L77 & (LD8_mem_used[1])) # (LD8L77 & ((LD8_mem_used[0]))))) ) ) # ( !LD8L75 & ( (!LD8L77 & (LD8_mem_used[1])) # (LD8L77 & ((LD8_mem_used[0]))) ) );


--KF3_src_data[78] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[78]
KF3_src_data[78] = (!MC1_h2f_lw_ARSIZE[1] & (MC1_h2f_lw_AWSIZE[1] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARSIZE[1] & (((MC1_h2f_lw_AWSIZE[1] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF3_src_data[79] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[79]
KF3_src_data[79] = (!MC1_h2f_lw_ARSIZE[2] & (MC1_h2f_lw_AWSIZE[2] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARSIZE[2] & (((MC1_h2f_lw_AWSIZE[2] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--BF4L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0
BF4L21 = (!KF3_src_data[78] & !KF3_src_data[79]);


--BF4_NON_PIPELINED_INPUTS.load_next_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
BF4_NON_PIPELINED_INPUTS.load_next_cmd = ( KF3L33 & ( (BF1_in_ready_hold & ((BF4L143) # (BF4L142))) ) ) # ( !KF3L33 & ( (BF1_in_ready_hold & (KF3L32 & ((BF4L143) # (BF4L142)))) ) );


--KF3_src_data[35] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[35]
KF3_src_data[35] = ((MC1_h2f_lw_WSTRB[3] & KF3_saved_grant[0])) # (KF3_saved_grant[1]);


--KF3_src_data[34] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[34]
KF3_src_data[34] = ((MC1_h2f_lw_WSTRB[2] & KF3_saved_grant[0])) # (KF3_saved_grant[1]);


--KF3_src_data[33] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[33]
KF3_src_data[33] = ((MC1_h2f_lw_WSTRB[1] & KF3_saved_grant[0])) # (KF3_saved_grant[1]);


--KF3_src_data[32] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[32]
KF3_src_data[32] = ((MC1_h2f_lw_WSTRB[0] & KF3_saved_grant[0])) # (KF3_saved_grant[1]);


--NE4_m0_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|m0_write
NE4_m0_write = (!LD8_mem_used[1] & (NE4L1 & NE4_local_write));


--RE4L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|read_latency_shift_reg~0
RE4L12 = (!LD8_mem_used[1] & (NE4L1 & (BF4_out_valid_reg & BF4_in_data_reg[60])));


--RE4L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter[1]~0
RE4L17 = ( RE4L12 & ( (RE1_waitrequest_reset_override & ((!RE4_wait_latency_counter[0] $ (NE4_m0_write)) # (RE4_wait_latency_counter[1]))) ) ) # ( !RE4L12 & ( (RE1_waitrequest_reset_override & (NE4_m0_write & ((RE4_wait_latency_counter[0]) # (RE4_wait_latency_counter[1])))) ) );


--RE4L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter~1
RE4L18 = (RE4L17 & (!RE4_wait_latency_counter[1] $ (!RE4_wait_latency_counter[0])));


--RE4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter~2
RE4L19 = (!RE4_wait_latency_counter[0] & RE4L17);


--BF4L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0
BF4L41 = (!BF4L145 & ((BF4_state.ST_UNCOMP_WR_SUBBURST) # (BF4_state.ST_UNCOMP_TRANS)));


--BF4_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]
--register power-up is low

BF4_out_byte_cnt_reg[2] = DFFEAS(VCC, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]
--register power-up is low

BF4_out_uncomp_byte_cnt_reg[4] = DFFEAS(BF4L150, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]
--register power-up is low

BF4_out_uncomp_byte_cnt_reg[3] = DFFEAS(BF4L149, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L153 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0
BF4L153 = (BF4_out_valid_reg & LD8L76);


--BF4_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]
--register power-up is low

BF4_out_uncomp_byte_cnt_reg[2] = DFFEAS(BF4L148, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L150 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1
BF4L150 = ( BF4L153 & ( BF4_out_uncomp_byte_cnt_reg[2] & ( (!BF4_state.ST_UNCOMP_TRANS & ((BF4_out_uncomp_byte_cnt_reg[4]))) # (BF4_state.ST_UNCOMP_TRANS & (!BF4_out_byte_cnt_reg[2])) ) ) ) # ( !BF4L153 & ( BF4_out_uncomp_byte_cnt_reg[2] & ( BF4_out_uncomp_byte_cnt_reg[4] ) ) ) # ( BF4L153 & ( !BF4_out_uncomp_byte_cnt_reg[2] & ( (!BF4_state.ST_UNCOMP_TRANS & ((!BF4_out_uncomp_byte_cnt_reg[4] $ (BF4_out_uncomp_byte_cnt_reg[3])))) # (BF4_state.ST_UNCOMP_TRANS & (!BF4_out_byte_cnt_reg[2])) ) ) ) # ( !BF4L153 & ( !BF4_out_uncomp_byte_cnt_reg[2] & ( BF4_out_uncomp_byte_cnt_reg[4] ) ) );


--BF4L149 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2
BF4L149 = ( BF4_out_uncomp_byte_cnt_reg[2] & ( (!BF4_state.ST_UNCOMP_TRANS & (((BF4_out_uncomp_byte_cnt_reg[3])))) # (BF4_state.ST_UNCOMP_TRANS & ((!BF4L153 & ((BF4_out_uncomp_byte_cnt_reg[3]))) # (BF4L153 & (!BF4_out_byte_cnt_reg[2])))) ) ) # ( !BF4_out_uncomp_byte_cnt_reg[2] & ( (!BF4L153 & (((BF4_out_uncomp_byte_cnt_reg[3])))) # (BF4L153 & ((!BF4_state.ST_UNCOMP_TRANS & ((!BF4_out_uncomp_byte_cnt_reg[3]))) # (BF4_state.ST_UNCOMP_TRANS & (!BF4_out_byte_cnt_reg[2])))) ) );


--BF4_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]
--register power-up is low

BF4_out_uncomp_byte_cnt_reg[5] = DFFEAS(BF4L151, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0
BF4L19 = (!BF4_out_uncomp_byte_cnt_reg[4] & (!BF4_out_uncomp_byte_cnt_reg[3] & (BF4L153 & !BF4_out_uncomp_byte_cnt_reg[2])));


--BF4L151 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3
BF4L151 = ( BF4L19 & ( (!BF4_state.ST_UNCOMP_TRANS & (((!BF4_out_uncomp_byte_cnt_reg[5])))) # (BF4_state.ST_UNCOMP_TRANS & ((!BF4L153 & ((BF4_out_uncomp_byte_cnt_reg[5]))) # (BF4L153 & (!BF4_out_byte_cnt_reg[2])))) ) ) # ( !BF4L19 & ( (!BF4_state.ST_UNCOMP_TRANS & (((BF4_out_uncomp_byte_cnt_reg[5])))) # (BF4_state.ST_UNCOMP_TRANS & ((!BF4L153 & ((BF4_out_uncomp_byte_cnt_reg[5]))) # (BF4L153 & (!BF4_out_byte_cnt_reg[2])))) ) );


--BF4L148 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4
BF4L148 = (!BF4L153 & (((BF4_out_uncomp_byte_cnt_reg[2])))) # (BF4L153 & ((!BF4_state.ST_UNCOMP_TRANS & ((!BF4_out_uncomp_byte_cnt_reg[2]))) # (BF4_state.ST_UNCOMP_TRANS & (!BF4_out_byte_cnt_reg[2]))));


--BF4_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]
--register power-up is low

BF4_out_uncomp_byte_cnt_reg[6] = DFFEAS(BF4L152, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L152 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5
BF4L152 = ( BF4L19 & ( BF4_out_uncomp_byte_cnt_reg[6] & ( (!BF4_state.ST_UNCOMP_TRANS & (((BF4_out_uncomp_byte_cnt_reg[5])))) # (BF4_state.ST_UNCOMP_TRANS & ((!BF4_out_byte_cnt_reg[2]) # ((!BF4L153)))) ) ) ) # ( !BF4L19 & ( BF4_out_uncomp_byte_cnt_reg[6] & ( (!BF4_state.ST_UNCOMP_TRANS) # ((!BF4_out_byte_cnt_reg[2]) # (!BF4L153)) ) ) ) # ( BF4L19 & ( !BF4_out_uncomp_byte_cnt_reg[6] & ( (!BF4_state.ST_UNCOMP_TRANS & (((!BF4_out_uncomp_byte_cnt_reg[5])))) # (BF4_state.ST_UNCOMP_TRANS & (!BF4_out_byte_cnt_reg[2] & (BF4L153))) ) ) ) # ( !BF4L19 & ( !BF4_out_uncomp_byte_cnt_reg[6] & ( (BF4_state.ST_UNCOMP_TRANS & (!BF4_out_byte_cnt_reg[2] & BF4L153)) ) ) );


--BF4_WideOr0 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0
BF4_WideOr0 = ( BF4L152 ) # ( !BF4L152 & ( (((BF4L148) # (BF4L151)) # (BF4L149)) # (BF4L150) ) );


--BF4L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0
BF4L35 = (BF4_state.ST_IDLE & ((!BF4L145) # ((!BF4_state.ST_COMP_TRANS & !BF4_state.ST_UNCOMP_WR_SUBBURST))));


--BF4L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1
BF4L36 = ( JF1L4 & ( !BF4L35 & ( (BF1_in_ready_hold & (KF3_saved_grant[0] & ((!MF1L7) # (!MF1L8)))) ) ) );


--BF4L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1
BF4L42 = (BF4L41 & BF4_WideOr0);


--BF4_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]
--register power-up is low

BF4_int_bytes_remaining_reg[5] = DFFEAS(BF4L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]
--register power-up is low

BF4_int_bytes_remaining_reg[4] = DFFEAS(BF4L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]
--register power-up is low

BF4_int_bytes_remaining_reg[3] = DFFEAS(BF4L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]
--register power-up is low

BF4_int_bytes_remaining_reg[2] = DFFEAS(BF4L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0
BF4L17 = (!BF4_int_bytes_remaining_reg[4] & (!BF4_int_bytes_remaining_reg[3] & (BF4_out_byte_cnt_reg[2] & !BF4_int_bytes_remaining_reg[2])));


--BF4L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0
BF4L56 = (!KF3_saved_grant[1] & (KF3_saved_grant[0] & ((ME2L76)))) # (KF3_saved_grant[1] & (((KF3_saved_grant[0] & ME2L76)) # (ME2L4)));


--BF4L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1
BF4L57 = (!BF4_new_burst_reg & (!BF4_int_bytes_remaining_reg[5] $ ((!BF4L17)))) # (BF4_new_burst_reg & (((BF4L56))));


--BF4L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2
BF4L52 = ( ME2L74 & ( ((KF3_saved_grant[1] & (!MC1_h2f_lw_ARLEN[0] $ (!MC1_h2f_lw_ARLEN[1])))) # (KF3_saved_grant[0]) ) ) # ( !ME2L74 & ( (KF3_saved_grant[1] & (!MC1_h2f_lw_ARLEN[0] $ (!MC1_h2f_lw_ARLEN[1]))) ) );


--BF4L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3
BF4L53 = ( BF4L52 & ( (!BF4_int_bytes_remaining_reg[3] $ (((!BF4_out_byte_cnt_reg[2]) # (BF4_int_bytes_remaining_reg[2])))) # (BF4_new_burst_reg) ) ) # ( !BF4L52 & ( (!BF4_new_burst_reg & (!BF4_int_bytes_remaining_reg[3] $ (((!BF4_out_byte_cnt_reg[2]) # (BF4_int_bytes_remaining_reg[2]))))) ) );


--BF4_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]
--register power-up is low

BF4_int_bytes_remaining_reg[6] = DFFEAS(BF4L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4
BF4L58 = (!KF3_saved_grant[1] & (KF3_saved_grant[0] & ((ME2L77)))) # (KF3_saved_grant[1] & (((KF3_saved_grant[0] & ME2L77)) # (ME2L3)));


--BF4L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5
BF4L59 = ( BF4L58 & ( (!BF4_int_bytes_remaining_reg[6] $ (((!BF4L17) # (BF4_int_bytes_remaining_reg[5])))) # (BF4_new_burst_reg) ) ) # ( !BF4L58 & ( (!BF4_new_burst_reg & (!BF4_int_bytes_remaining_reg[6] $ (((!BF4L17) # (BF4_int_bytes_remaining_reg[5]))))) ) );


--BF4L29 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2
BF4L29 = ( BF4_state.ST_IDLE & ( BF4L27 & ( (BF1_in_ready_hold & (KF3_saved_grant[1] & ((KF3L33) # (KF3L32)))) ) ) ) # ( !BF4_state.ST_IDLE & ( BF4L27 & ( (BF1_in_ready_hold & (KF3_saved_grant[1] & ((KF3L33) # (KF3L32)))) ) ) ) # ( !BF4_state.ST_IDLE & ( !BF4L27 & ( (BF1_in_ready_hold & (KF3_saved_grant[1] & ((KF3L33) # (KF3L32)))) ) ) );


--BF4L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3
BF4L30 = ( KF3L33 & ( BF4L28 & ( (BF4_state.ST_COMP_TRANS & !BF4L145) ) ) ) # ( !KF3L33 & ( BF4L28 & ( (BF4_state.ST_COMP_TRANS & !BF4L145) ) ) ) # ( KF3L33 & ( !BF4L28 & ( (BF4_state.ST_COMP_TRANS & ((!BF4L145) # (BF1_in_ready_hold))) ) ) ) # ( !KF3L33 & ( !BF4L28 & ( (BF4_state.ST_COMP_TRANS & ((!BF4L145) # ((BF1_in_ready_hold & KF3L32)))) ) ) );


--BF4L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1
BF4L18 = !BF4_int_bytes_remaining_reg[4] $ (((!BF4_int_bytes_remaining_reg[3] & (BF4_out_byte_cnt_reg[2] & !BF4_int_bytes_remaining_reg[2]))));


--BF4L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6
BF4L54 = (KF3_saved_grant[1] & (!MC1_h2f_lw_ARLEN[2] $ (((!MC1_h2f_lw_ARLEN[0]) # (!MC1_h2f_lw_ARLEN[1])))));


--BF4L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7
BF4L55 = ( BF4L54 & ( (!BF4L18) # (BF4_new_burst_reg) ) ) # ( !BF4L54 & ( (!BF4_new_burst_reg & (((!BF4L18)))) # (BF4_new_burst_reg & (KF3_saved_grant[0] & (ME2L75))) ) );


--BF4L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8
BF4L50 = ( ME2_sop_enable & ( ME2_burst_bytecount[2] & ( ((!MC1_h2f_lw_ARLEN[0] & KF3_saved_grant[1])) # (KF3_saved_grant[0]) ) ) ) # ( !ME2_sop_enable & ( ME2_burst_bytecount[2] & ( (!MC1_h2f_lw_ARLEN[0] & (((KF3_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])) # (KF3_saved_grant[1]))) # (MC1_h2f_lw_ARLEN[0] & (((KF3_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])))) ) ) ) # ( ME2_sop_enable & ( !ME2_burst_bytecount[2] & ( (!MC1_h2f_lw_ARLEN[0] & KF3_saved_grant[1]) ) ) ) # ( !ME2_sop_enable & ( !ME2_burst_bytecount[2] & ( (!MC1_h2f_lw_ARLEN[0] & (((KF3_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])) # (KF3_saved_grant[1]))) # (MC1_h2f_lw_ARLEN[0] & (((KF3_saved_grant[0] & !MC1_h2f_lw_AWLEN[0])))) ) ) );


--BF4L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9
BF4L51 = (!BF4_new_burst_reg & (!BF4_out_byte_cnt_reg[2] $ ((!BF4_int_bytes_remaining_reg[2])))) # (BF4_new_burst_reg & (((BF4L50))));


--BF4L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0
BF4L20 = (!BF4L55 & BF4L51);


--BF4L125 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0
BF4L125 = ( BF4L30 & ( BF4L20 & ( (!BF4L57 & (!BF4L53 & !BF4L59)) ) ) ) # ( !BF4L30 & ( BF4L20 & ( (!BF4L29) # ((!BF4L57 & (!BF4L53 & !BF4L59))) ) ) ) # ( !BF4L30 & ( !BF4L20 & ( !BF4L29 ) ) );


--BF4L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0
BF4L48 = (!KF3_saved_grant[1] & ((!KF3_saved_grant[0]) # (BF3L43)));


--XE3L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1
XE3L1 = ( JF1L3 & ( JF2L10 & ( (MF1L7 & (MF1L8 & !XE3_top_priority_reg[0])) ) ) ) # ( JF1L3 & ( !JF2L10 & ( (MF1L7 & (MF1L8 & ((!XE3_top_priority_reg[0]) # (XE3_top_priority_reg[1])))) ) ) );


--ZE4L150 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[8]~2
ZE4L150 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[8])) # (ME2_sop_enable & ((ZE4_address_burst[8])));


--ZE4L149 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[7]~3
ZE4L149 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[7])) # (ME2_sop_enable & ((ZE4_address_burst[7])));


--ZE4L157 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[15]~4
ZE4L157 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[15])) # (ME2_sop_enable & ((ZE4_address_burst[15])));


--ZE4L151 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[9]~5
ZE4L151 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[9])) # (ME2_sop_enable & ((ZE4_address_burst[9])));


--ZE4L159 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[17]~6
ZE4L159 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[17])) # (ME2_sop_enable & ((ZE4_address_burst[17])));


--ZE4L158 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[16]~7
ZE4L158 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[16])) # (ME2_sop_enable & ((ZE4_address_burst[16])));


--ZE4L155 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[13]~8
ZE4L155 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[13])) # (ME2_sop_enable & ((ZE4_address_burst[13])));


--ZE4L160 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[18]~9
ZE4L160 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[18])) # (ME2_sop_enable & ((ZE4_address_burst[18])));


--ZE4L156 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[14]~10
ZE4L156 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[14])) # (ME2_sop_enable & ((ZE4_address_burst[14])));


--ZE4L152 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[10]~11
ZE4L152 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[10])) # (ME2_sop_enable & ((ZE4_address_burst[10])));


--ZE4L153 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[11]~12
ZE4L153 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[11])) # (ME2_sop_enable & ((ZE4_address_burst[11])));


--ZE4L154 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[12]~13
ZE4L154 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[12])) # (ME2_sop_enable & ((ZE4_address_burst[12])));


--ZE4L148 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[6]~14
ZE4L148 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[6])) # (ME2_sop_enable & ((ZE4_address_burst[6])));


--ME2L70 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|log2ceil~0
ME2L70 = (!MC1_h2f_lw_AWLEN[3] & ((MC1_h2f_lw_AWLEN[2]) # (MC1_h2f_lw_AWLEN[1])));


--ME2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add1~0
ME2L1 = ( MC1_h2f_lw_AWSIZE[0] & ( (!MC1_h2f_lw_AWLEN[3] & (((MC1_h2f_lw_AWLEN[0] & !MC1_h2f_lw_AWLEN[1])) # (MC1_h2f_lw_AWLEN[2]))) ) );


--ZE4L109 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector15~0
ZE4L109 = ( ME2L1 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[2] & ((!MC1_h2f_lw_AWSIZE[1]) # (!ME2L70)))) ) ) # ( !ME2L1 & ( (!MC1_h2f_lw_AWLEN[3] & ((!MC1_h2f_lw_AWSIZE[2]) # ((!MC1_h2f_lw_AWSIZE[1] & !ME2L70)))) # (MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[1] & (!MC1_h2f_lw_AWSIZE[2] & !ME2L70))) ) );


--ZE4L110 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector15~1
ZE4L110 = ( ZE4L109 & ( ZE4L54 & ( (ZE4L147) # (MC1_h2f_lw_AWBURST[0]) ) ) ) # ( !ZE4L109 & ( ZE4L54 & ( ((!MC1_h2f_lw_AWBURST[1] & (ZE4L147)) # (MC1_h2f_lw_AWBURST[1] & ((ZE4L78)))) # (MC1_h2f_lw_AWBURST[0]) ) ) ) # ( ZE4L109 & ( !ZE4L54 & ( (!MC1_h2f_lw_AWBURST[0] & ZE4L147) ) ) ) # ( !ZE4L109 & ( !ZE4L54 & ( (!MC1_h2f_lw_AWBURST[0] & ((!MC1_h2f_lw_AWBURST[1] & (ZE4L147)) # (MC1_h2f_lw_AWBURST[1] & ((ZE4L78))))) ) ) );


--ME2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add1~1
ME2L2 = ( MC1_h2f_lw_AWSIZE[0] & ( ((!MC1_h2f_lw_AWLEN[2] & ((!MC1_h2f_lw_AWLEN[0]) # (MC1_h2f_lw_AWLEN[1])))) # (MC1_h2f_lw_AWLEN[3]) ) ) # ( !MC1_h2f_lw_AWSIZE[0] & ( (!MC1_h2f_lw_AWLEN[3] & (((MC1_h2f_lw_AWLEN[0] & !MC1_h2f_lw_AWLEN[1])) # (MC1_h2f_lw_AWLEN[2]))) ) );


--ME2L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|LessThan14~0
ME2L51 = ( ME2L1 & ( ME2L2 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[1] & (!MC1_h2f_lw_AWSIZE[2] & !ME2L70))) ) ) ) # ( !ME2L1 & ( ME2L2 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[2] & ((!MC1_h2f_lw_AWSIZE[1]) # (!ME2L70)))) ) ) ) # ( ME2L1 & ( !ME2L2 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[2] & ((!MC1_h2f_lw_AWSIZE[1]) # (!ME2L70)))) ) ) ) # ( !ME2L1 & ( !ME2L2 & ( (!MC1_h2f_lw_AWLEN[3] & ((!MC1_h2f_lw_AWSIZE[2]) # ((!MC1_h2f_lw_AWSIZE[1] & !ME2L70)))) # (MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[1] & (!MC1_h2f_lw_AWSIZE[2] & !ME2L70))) ) ) );


--ZE4L111 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector16~0
ZE4L111 = ( ME2L51 & ( ZE4L58 & ( (ZE4L146) # (MC1_h2f_lw_AWBURST[0]) ) ) ) # ( !ME2L51 & ( ZE4L58 & ( ((!MC1_h2f_lw_AWBURST[1] & (ZE4L146)) # (MC1_h2f_lw_AWBURST[1] & ((ZE4L82)))) # (MC1_h2f_lw_AWBURST[0]) ) ) ) # ( ME2L51 & ( !ZE4L58 & ( (!MC1_h2f_lw_AWBURST[0] & ZE4L146) ) ) ) # ( !ME2L51 & ( !ZE4L58 & ( (!MC1_h2f_lw_AWBURST[0] & ((!MC1_h2f_lw_AWBURST[1] & (ZE4L146)) # (MC1_h2f_lw_AWBURST[1] & ((ZE4L82))))) ) ) );


--XE4L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~1
XE4L1 = ( JF1L4 & ( JF2L13 & ( (!XE4_top_priority_reg[0] & ((!MF1L7) # (!MF1L8))) ) ) ) # ( JF1L4 & ( !JF2L13 & ( (!MF1L7 & (((!XE4_top_priority_reg[0]) # (XE4_top_priority_reg[1])))) # (MF1L7 & (!MF1L8 & ((!XE4_top_priority_reg[0]) # (XE4_top_priority_reg[1])))) ) ) );


--LF1_pending_response_count[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]
--register power-up is low

LF1_pending_response_count[1] = DFFEAS(LF1L1, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L18,  ,  ,  ,  );


--LF1_pending_response_count[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]
--register power-up is low

LF1_pending_response_count[0] = DFFEAS(LF1L16, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L18,  ,  ,  ,  );


--QF2L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~29
QF2L62 = ( AF4L22 & ( (LD6_mem[0][115] & ((!LD6_mem[0][57]) # (NE3L2))) ) ) # ( !AF4L22 & ( (LD6_mem[0][115] & ((!LD6_mem[0][57]) # ((NE3L2 & AF4L21)))) ) );


--LF1L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0
LF1L19 = ( LD8_mem[0][115] & ( AF5L23 & ( (MC1_h2f_lw_BREADY[0] & (PF2_src0_valid & QF2L62)) ) ) ) # ( !LD8_mem[0][115] & ( AF5L23 & ( (MC1_h2f_lw_BREADY[0] & (PF2_src0_valid & QF2L62)) ) ) ) # ( LD8_mem[0][115] & ( !AF5L23 & ( (MC1_h2f_lw_BREADY[0] & (((PF2_src0_valid & QF2L62)) # (PF3_src0_valid))) ) ) ) # ( !LD8_mem[0][115] & ( !AF5L23 & ( (MC1_h2f_lw_BREADY[0] & (PF2_src0_valid & QF2L62)) ) ) );


--LF1L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0
LF1L3 = (LF1_has_pending_responses & (((!LF1_pending_response_count[0]) # (!LF1L19)) # (LF1_pending_response_count[1])));


--LF1L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1
LF1L4 = (!LF1_has_pending_responses & (((LF1L19) # (LF1_pending_response_count[0])) # (LF1_pending_response_count[1])));


--LF1L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2
LF1L5 = ( LF1L3 & ( LF1L4 ) ) # ( LF1L3 & ( !LF1L4 ) ) # ( !LF1L3 & ( !LF1L4 & ( (MC1_h2f_lw_WLAST[0] & (LF1L6 & ((JF1L2) # (JF1L1)))) ) ) );


--MF1L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~8
MF1L9 = (MF1L7 & MF1L8);


--RE3L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|read_latency_shift_reg~1
RE3L37 = ( RE3L36 & ( (RE1_waitrequest_reset_override & (!RE3_wait_latency_counter[1] & (!RE3_wait_latency_counter[0] $ (!NE3_m0_write)))) ) );


--LD7_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[1]
--register power-up is low

LD7_mem_used[1] = DFFEAS(LD7L73, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L106 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|read~0
LD7L106 = ( PF2L1 & ( (!RE3_read_latency_shift_reg[0] & (LD7_mem_used[0] & ((!LD6_mem[0][114]) # (!LD6_mem_used[0])))) # (RE3_read_latency_shift_reg[0] & (((!LD6_mem[0][114]) # (!LD6_mem_used[0])))) ) );


--LD7L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[0]~0
LD7L71 = (!RE3_read_latency_shift_reg[0] & ((!LD7L106 & (LD7_mem_used[0])) # (LD7L106 & ((LD7_mem_used[1]))))) # (RE3_read_latency_shift_reg[0] & ((!LD7_mem_used[1] $ (LD7L106)) # (LD7_mem_used[0])));


--LD6_mem[1][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][114]
--register power-up is low

LD6_mem[1][114] = DFFEAS(LD6L71, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--NE3_rp_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|rp_valid
NE3_rp_valid = (!RE3_read_latency_shift_reg[0] & (!LD7_mem_used[0] & ((!LD6_mem[0][114]) # (!LD6_mem_used[0]))));


--LD6L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|always0~0
LD6L1 = (!LD6_mem_used[0]) # ((!NE3_rp_valid & (!AF4L23 & LD6L75)));


--LD6L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[0]~1
LD6L48 = ( LD6L77 & ( LD6L75 ) ) # ( !LD6L77 & ( LD6L75 & ( (LD6_mem_used[0] & (((AF4L23) # (NE3_rp_valid)) # (LD6_mem_used[1]))) ) ) ) # ( LD6L77 & ( !LD6L75 ) ) # ( !LD6L77 & ( !LD6L75 & ( LD6_mem_used[0] ) ) );


--LD6_mem[1][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][59]
--register power-up is low

LD6_mem[1][59] = DFFEAS(LD6L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~0
LD6L51 = (!LD6_mem_used[1] & (BF3_in_data_reg[59])) # (LD6_mem_used[1] & ((LD6_mem[1][59])));


--LD6_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][60]
--register power-up is low

LD6_mem[1][60] = DFFEAS(LD6L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~1
LD6L52 = (!LD6_mem_used[1] & (BF3_in_data_reg[60])) # (LD6_mem_used[1] & ((LD6_mem[1][60])));


--RE4L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|read_latency_shift_reg~1
RE4L13 = ( RE4L12 & ( (RE1_waitrequest_reset_override & (!RE4_wait_latency_counter[1] & (!RE4_wait_latency_counter[0] $ (!NE4_m0_write)))) ) );


--LD9_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[1]
--register power-up is low

LD9_mem_used[1] = DFFEAS(LD9L25, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|read~0
LD9L34 = ( PF3L1 & ( (!RE4_read_latency_shift_reg[0] & (LD9_mem_used[0] & ((!LD8_mem[0][114]) # (!LD8_mem_used[0])))) # (RE4_read_latency_shift_reg[0] & (((!LD8_mem[0][114]) # (!LD8_mem_used[0])))) ) );


--LD9L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[0]~0
LD9L23 = (!RE4_read_latency_shift_reg[0] & ((!LD9L34 & (LD9_mem_used[0])) # (LD9L34 & ((LD9_mem_used[1]))))) # (RE4_read_latency_shift_reg[0] & ((!LD9_mem_used[1] $ (LD9L34)) # (LD9_mem_used[0])));


--LD8_mem[1][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][114]
--register power-up is low

LD8_mem[1][114] = DFFEAS(LD8L71, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--NE4_rp_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|rp_valid
NE4_rp_valid = (!RE4_read_latency_shift_reg[0] & (!LD9_mem_used[0] & ((!LD8_mem[0][114]) # (!LD8_mem_used[0]))));


--LD8L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|always0~0
LD8L1 = (!LD8_mem_used[0]) # ((!NE4_rp_valid & (!AF5L23 & LD8L75)));


--LD8L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[0]~1
LD8L48 = ( LD8L77 & ( LD8L75 ) ) # ( !LD8L77 & ( LD8L75 & ( (LD8_mem_used[0] & (((AF5L23) # (NE4_rp_valid)) # (LD8_mem_used[1]))) ) ) ) # ( LD8L77 & ( !LD8L75 ) ) # ( !LD8L77 & ( !LD8L75 & ( LD8_mem_used[0] ) ) );


--LD8_mem[1][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][59]
--register power-up is low

LD8_mem[1][59] = DFFEAS(LD8L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~0
LD8L51 = (!LD8_mem_used[1] & (BF4_in_data_reg[59])) # (LD8_mem_used[1] & ((LD8_mem[1][59])));


--LD8_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][60]
--register power-up is low

LD8_mem[1][60] = DFFEAS(LD8L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~1
LD8L52 = (!LD8_mem_used[1] & (BF4_in_data_reg[60])) # (LD8_mem_used[1] & ((LD8_mem[1][60])));


--LD5_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]
--register power-up is low

LD5_mem_used[1] = DFFEAS(LD5L15, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD5L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]~0
LD5L13 = (!RE2_read_latency_shift_reg[0] & (LD5_mem_used[0] & ((!MC1_h2f_lw_RREADY[0]) # (LD5_mem_used[1])))) # (RE2_read_latency_shift_reg[0] & ((!MC1_h2f_lw_RREADY[0] $ (LD5_mem_used[1])) # (LD5_mem_used[0])));


--LD4_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60]
--register power-up is low

LD4_mem[1][60] = DFFEAS(LD4L47, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD4L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~0
LD4L47 = (!LD4_mem_used[1] & (BF2_in_data_reg[60])) # (LD4_mem_used[1] & ((LD4_mem[1][60])));


--LD4L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0
LD4L1 = (!LD4_mem_used[0]) # ((MC1_h2f_lw_RREADY[0] & (!LD5_empty & !AF3L25)));


--LD4L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~1
LD4L44 = ( AF3L25 & ( LD4L67 ) ) # ( !AF3L25 & ( LD4L67 ) ) # ( AF3L25 & ( !LD4L67 & ( LD4_mem_used[0] ) ) ) # ( !AF3L25 & ( !LD4L67 & ( (LD4_mem_used[0] & ((!MC1_h2f_lw_RREADY[0]) # ((LD5_empty) # (LD4_mem_used[1])))) ) ) );


--AF3L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0
AF3L6 = (MC1_h2f_lw_RREADY[0] & (!LD5_empty & LD4_mem_used[0]));


--AF3_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]
--register power-up is low

AF3_burst_uncompress_byte_counter[7] = DFFEAS(AF3L21, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF3L6,  ,  ,  ,  );


--AF3L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0
AF3L15 = (AF3_burst_uncompress_busy & (((!AF3L23) # (AF3_burst_uncompress_byte_counter[7])) # (AF3_burst_uncompress_byte_counter[2])));


--AF3L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1
AF3L16 = (!AF3L22 & (AF3L25 & ((!LD4_mem[0][65]) # (AF3L15))));


--AF3L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0
AF3L1 = (!AF3_burst_uncompress_byte_counter[5] & (!AF3_burst_uncompress_byte_counter[4] & (!AF3_burst_uncompress_byte_counter[3] & !AF3_burst_uncompress_byte_counter[2])));


--AF3L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0
AF3L4 = (!LD4_mem[0][68] & (!LD4_mem[0][67] & (!LD4_mem[0][66] & !LD4_mem[0][65])));


--AF3L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2
AF3L17 = ( AF3L15 & ( AF3L4 & ( (AF3L25 & (!AF3_burst_uncompress_byte_counter[6] $ (!AF3L1))) ) ) ) # ( !AF3L15 & ( AF3L4 & ( (!LD4_mem[0][69] & AF3L25) ) ) ) # ( AF3L15 & ( !AF3L4 & ( (AF3L25 & (!AF3_burst_uncompress_byte_counter[6] $ (!AF3L1))) ) ) ) # ( !AF3L15 & ( !AF3L4 & ( (LD4_mem[0][69] & AF3L25) ) ) );


--AF3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1
AF3L2 = !AF3_burst_uncompress_byte_counter[5] $ (((!AF3_burst_uncompress_byte_counter[4] & (!AF3_burst_uncompress_byte_counter[3] & !AF3_burst_uncompress_byte_counter[2]))));


--AF3L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1
AF3L5 = !LD4_mem[0][68] $ (((!LD4_mem[0][67] & (!LD4_mem[0][66] & !LD4_mem[0][65]))));


--AF3L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3
AF3L18 = (AF3L25 & ((!AF3L15 & ((!AF3L5))) # (AF3L15 & (!AF3L2))));


--AF3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2
AF3L3 = !AF3_burst_uncompress_byte_counter[4] $ (((!AF3_burst_uncompress_byte_counter[3] & !AF3_burst_uncompress_byte_counter[2])));


--AF3L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4
AF3L19 = ( !AF3L15 & ( AF3L3 & ( (AF3L25 & (!LD4_mem[0][67] $ (((LD4_mem[0][65]) # (LD4_mem[0][66]))))) ) ) ) # ( AF3L15 & ( !AF3L3 & ( AF3L25 ) ) ) # ( !AF3L15 & ( !AF3L3 & ( (AF3L25 & (!LD4_mem[0][67] $ (((LD4_mem[0][65]) # (LD4_mem[0][66]))))) ) ) );


--AF3L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5
AF3L20 = ( AF3L25 & ( AF3L15 & ( !AF3_burst_uncompress_byte_counter[3] $ (AF3_burst_uncompress_byte_counter[2]) ) ) ) # ( AF3L25 & ( !AF3L15 & ( !LD4_mem[0][66] $ (LD4_mem[0][65]) ) ) );


--LD4_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]
--register power-up is low

LD4_mem[1][69] = DFFEAS(LD4L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD4L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~1
LD4L48 = (!LD4_mem_used[1] & (BF2_state.ST_UNCOMP_WR_SUBBURST & (BF2_out_uncomp_byte_cnt_reg[6]))) # (LD4_mem_used[1] & (((LD4_mem[1][69]))));


--LD4_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]
--register power-up is low

LD4_mem[1][68] = DFFEAS(LD4L49, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD4L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~2
LD4L49 = (!LD4_mem_used[1] & (BF2_state.ST_UNCOMP_WR_SUBBURST & (BF2_out_uncomp_byte_cnt_reg[5]))) # (LD4_mem_used[1] & (((LD4_mem[1][68]))));


--LD4_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][67]
--register power-up is low

LD4_mem[1][67] = DFFEAS(LD4L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD4L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~3
LD4L50 = (!LD4_mem_used[1] & (BF2_state.ST_UNCOMP_WR_SUBBURST & (BF2_out_uncomp_byte_cnt_reg[4]))) # (LD4_mem_used[1] & (((LD4_mem[1][67]))));


--LD4_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][66]
--register power-up is low

LD4_mem[1][66] = DFFEAS(LD4L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD4L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~4
LD4L51 = (!LD4_mem_used[1] & (BF2_state.ST_UNCOMP_WR_SUBBURST & (BF2_out_uncomp_byte_cnt_reg[3]))) # (LD4_mem_used[1] & (((LD4_mem[1][66]))));


--LD4_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][65]
--register power-up is low

LD4_mem[1][65] = DFFEAS(LD4L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD4L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~5
LD4L52 = ( LD4_mem[1][65] & ( ((!BF2_state.ST_UNCOMP_WR_SUBBURST & ((BF2_out_byte_cnt_reg[2]))) # (BF2_state.ST_UNCOMP_WR_SUBBURST & (BF2_out_uncomp_byte_cnt_reg[2]))) # (LD4_mem_used[1]) ) ) # ( !LD4_mem[1][65] & ( (!LD4_mem_used[1] & ((!BF2_state.ST_UNCOMP_WR_SUBBURST & ((BF2_out_byte_cnt_reg[2]))) # (BF2_state.ST_UNCOMP_WR_SUBBURST & (BF2_out_uncomp_byte_cnt_reg[2])))) ) );


--LD6_mem[1][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][115]
--register power-up is low

LD6_mem[1][115] = DFFEAS(LD6L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~2
LD6L53 = (!LD6_mem_used[1] & (BF3L175)) # (LD6_mem_used[1] & ((LD6_mem[1][115])));


--AF4L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0
AF4L1 = (!AF4_burst_uncompress_byte_counter[5] & (!AF4_burst_uncompress_byte_counter[4] & (!AF4_burst_uncompress_byte_counter[3] & !AF4_burst_uncompress_byte_counter[2])));


--AF4L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3
AF4L24 = (!AF4_burst_uncompress_byte_counter[6] & (!AF4_burst_uncompress_byte_counter[5] & (!AF4_burst_uncompress_byte_counter[4] & !AF4_burst_uncompress_byte_counter[3])));


--AF4_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]
--register power-up is low

AF4_burst_uncompress_byte_counter[7] = DFFEAS(AF4L20, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD6L75,  ,  ,  ,  );


--AF4L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0
AF4L14 = (AF4_burst_uncompress_busy & (((!AF4L24) # (AF4_burst_uncompress_byte_counter[7])) # (AF4_burst_uncompress_byte_counter[2])));


--AF4L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0
AF4L4 = (!LD6_mem[0][68] & (!LD6_mem[0][67] & (!LD6_mem[0][66] & !LD6_mem[0][65])));


--AF4L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1
AF4L15 = ( AF4L14 & ( AF4L4 & ( (AF4L23 & (!AF4_burst_uncompress_byte_counter[6] $ (!AF4L1))) ) ) ) # ( !AF4L14 & ( AF4L4 & ( (!LD6_mem[0][69] & AF4L23) ) ) ) # ( AF4L14 & ( !AF4L4 & ( (AF4L23 & (!AF4_burst_uncompress_byte_counter[6] $ (!AF4L1))) ) ) ) # ( !AF4L14 & ( !AF4L4 & ( (LD6_mem[0][69] & AF4L23) ) ) );


--AF4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1
AF4L2 = !AF4_burst_uncompress_byte_counter[5] $ (((!AF4_burst_uncompress_byte_counter[4] & (!AF4_burst_uncompress_byte_counter[3] & !AF4_burst_uncompress_byte_counter[2]))));


--AF4L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1
AF4L5 = !LD6_mem[0][68] $ (((!LD6_mem[0][67] & (!LD6_mem[0][66] & !LD6_mem[0][65]))));


--AF4L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2
AF4L16 = (AF4L23 & ((!AF4L14 & ((!AF4L5))) # (AF4L14 & (!AF4L2))));


--AF4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2
AF4L3 = !AF4_burst_uncompress_byte_counter[4] $ (((!AF4_burst_uncompress_byte_counter[3] & !AF4_burst_uncompress_byte_counter[2])));


--AF4L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3
AF4L17 = ( !AF4L14 & ( AF4L3 & ( (AF4L23 & (!LD6_mem[0][67] $ (((LD6_mem[0][65]) # (LD6_mem[0][66]))))) ) ) ) # ( AF4L14 & ( !AF4L3 & ( AF4L23 ) ) ) # ( !AF4L14 & ( !AF4L3 & ( (AF4L23 & (!LD6_mem[0][67] $ (((LD6_mem[0][65]) # (LD6_mem[0][66]))))) ) ) );


--AF4L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4
AF4L18 = ( AF4L23 & ( AF4L14 & ( !AF4_burst_uncompress_byte_counter[3] $ (AF4_burst_uncompress_byte_counter[2]) ) ) ) # ( AF4L23 & ( !AF4L14 & ( !LD6_mem[0][66] $ (LD6_mem[0][65]) ) ) );


--AF4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5
AF4L19 = ( AF4L14 & ( (AF4L23 & ((!AF4_burst_uncompress_busy) # (!AF4_burst_uncompress_byte_counter[2]))) ) ) # ( !AF4L14 & ( (!LD6_mem[0][65] & (AF4L23 & ((!AF4_burst_uncompress_busy) # (!AF4_burst_uncompress_byte_counter[2])))) ) );


--LD6_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][69]
--register power-up is low

LD6_mem[1][69] = DFFEAS(LD6L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~3
LD6L54 = (!LD6_mem_used[1] & (BF3_state.ST_UNCOMP_WR_SUBBURST & (BF3_out_uncomp_byte_cnt_reg[6]))) # (LD6_mem_used[1] & (((LD6_mem[1][69]))));


--LD6_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][68]
--register power-up is low

LD6_mem[1][68] = DFFEAS(LD6L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~4
LD6L55 = (!LD6_mem_used[1] & (BF3_state.ST_UNCOMP_WR_SUBBURST & (BF3_out_uncomp_byte_cnt_reg[5]))) # (LD6_mem_used[1] & (((LD6_mem[1][68]))));


--LD6_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][67]
--register power-up is low

LD6_mem[1][67] = DFFEAS(LD6L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~5
LD6L56 = (!LD6_mem_used[1] & (BF3_state.ST_UNCOMP_WR_SUBBURST & (BF3_out_uncomp_byte_cnt_reg[4]))) # (LD6_mem_used[1] & (((LD6_mem[1][67]))));


--LD6_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][66]
--register power-up is low

LD6_mem[1][66] = DFFEAS(LD6L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~6
LD6L57 = (!LD6_mem_used[1] & (BF3_state.ST_UNCOMP_WR_SUBBURST & (BF3_out_uncomp_byte_cnt_reg[3]))) # (LD6_mem_used[1] & (((LD6_mem[1][66]))));


--LD6_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][65]
--register power-up is low

LD6_mem[1][65] = DFFEAS(LD6L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD6L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~7
LD6L58 = ( LD6_mem[1][65] & ( ((!BF3_state.ST_UNCOMP_WR_SUBBURST & (BF3_out_byte_cnt_reg[2])) # (BF3_state.ST_UNCOMP_WR_SUBBURST & ((BF3_out_uncomp_byte_cnt_reg[2])))) # (LD6_mem_used[1]) ) ) # ( !LD6_mem[1][65] & ( (!LD6_mem_used[1] & ((!BF3_state.ST_UNCOMP_WR_SUBBURST & (BF3_out_byte_cnt_reg[2])) # (BF3_state.ST_UNCOMP_WR_SUBBURST & ((BF3_out_uncomp_byte_cnt_reg[2]))))) ) );


--LD8_mem[1][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][115]
--register power-up is low

LD8_mem[1][115] = DFFEAS(LD8L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~2
LD8L53 = (!LD8_mem_used[1] & (BF4L145)) # (LD8_mem_used[1] & ((LD8_mem[1][115])));


--AF5_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]
--register power-up is low

AF5_burst_uncompress_byte_counter[7] = DFFEAS(AF5L20, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD8L75,  ,  ,  ,  );


--AF5L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0
AF5L14 = (AF5_burst_uncompress_busy & (((!AF5L21) # (AF5_burst_uncompress_byte_counter[7])) # (AF5_burst_uncompress_byte_counter[2])));


--AF5L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1
AF5L15 = ( AF5L14 & ( (AF5L23 & ((!AF5_burst_uncompress_busy) # (!AF5_burst_uncompress_byte_counter[2]))) ) ) # ( !AF5L14 & ( (!LD8_mem[0][65] & (AF5L23 & ((!AF5_burst_uncompress_busy) # (!AF5_burst_uncompress_byte_counter[2])))) ) );


--AF5L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0
AF5L1 = (!AF5_burst_uncompress_byte_counter[5] & (!AF5_burst_uncompress_byte_counter[4] & (!AF5_burst_uncompress_byte_counter[3] & !AF5_burst_uncompress_byte_counter[2])));


--AF5L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0
AF5L4 = (!LD8_mem[0][68] & (!LD8_mem[0][67] & (!LD8_mem[0][66] & !LD8_mem[0][65])));


--AF5L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2
AF5L16 = ( AF5L14 & ( AF5L4 & ( (AF5L23 & (!AF5_burst_uncompress_byte_counter[6] $ (!AF5L1))) ) ) ) # ( !AF5L14 & ( AF5L4 & ( (!LD8_mem[0][69] & AF5L23) ) ) ) # ( AF5L14 & ( !AF5L4 & ( (AF5L23 & (!AF5_burst_uncompress_byte_counter[6] $ (!AF5L1))) ) ) ) # ( !AF5L14 & ( !AF5L4 & ( (LD8_mem[0][69] & AF5L23) ) ) );


--AF5L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1
AF5L2 = !AF5_burst_uncompress_byte_counter[5] $ (((!AF5_burst_uncompress_byte_counter[4] & (!AF5_burst_uncompress_byte_counter[3] & !AF5_burst_uncompress_byte_counter[2]))));


--AF5L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1
AF5L5 = !LD8_mem[0][68] $ (((!LD8_mem[0][67] & (!LD8_mem[0][66] & !LD8_mem[0][65]))));


--AF5L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3
AF5L17 = (AF5L23 & ((!AF5L14 & ((!AF5L5))) # (AF5L14 & (!AF5L2))));


--AF5L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2
AF5L3 = !AF5_burst_uncompress_byte_counter[4] $ (((!AF5_burst_uncompress_byte_counter[3] & !AF5_burst_uncompress_byte_counter[2])));


--AF5L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4
AF5L18 = ( !AF5L14 & ( AF5L3 & ( (AF5L23 & (!LD8_mem[0][67] $ (((LD8_mem[0][65]) # (LD8_mem[0][66]))))) ) ) ) # ( AF5L14 & ( !AF5L3 & ( AF5L23 ) ) ) # ( !AF5L14 & ( !AF5L3 & ( (AF5L23 & (!LD8_mem[0][67] $ (((LD8_mem[0][65]) # (LD8_mem[0][66]))))) ) ) );


--AF5L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5
AF5L19 = ( AF5L23 & ( AF5L14 & ( !AF5_burst_uncompress_byte_counter[3] $ (AF5_burst_uncompress_byte_counter[2]) ) ) ) # ( AF5L23 & ( !AF5L14 & ( !LD8_mem[0][66] $ (LD8_mem[0][65]) ) ) );


--LD8_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][69]
--register power-up is low

LD8_mem[1][69] = DFFEAS(LD8L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~3
LD8L54 = (!LD8_mem_used[1] & (BF4_state.ST_UNCOMP_WR_SUBBURST & (BF4_out_uncomp_byte_cnt_reg[6]))) # (LD8_mem_used[1] & (((LD8_mem[1][69]))));


--LD8_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][68]
--register power-up is low

LD8_mem[1][68] = DFFEAS(LD8L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~4
LD8L55 = (!LD8_mem_used[1] & (BF4_state.ST_UNCOMP_WR_SUBBURST & (BF4_out_uncomp_byte_cnt_reg[5]))) # (LD8_mem_used[1] & (((LD8_mem[1][68]))));


--LD8_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][67]
--register power-up is low

LD8_mem[1][67] = DFFEAS(LD8L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~5
LD8L56 = (!LD8_mem_used[1] & (BF4_state.ST_UNCOMP_WR_SUBBURST & (BF4_out_uncomp_byte_cnt_reg[4]))) # (LD8_mem_used[1] & (((LD8_mem[1][67]))));


--LD8_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][66]
--register power-up is low

LD8_mem[1][66] = DFFEAS(LD8L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~6
LD8L57 = (!LD8_mem_used[1] & (BF4_state.ST_UNCOMP_WR_SUBBURST & (BF4_out_uncomp_byte_cnt_reg[3]))) # (LD8_mem_used[1] & (((LD8_mem[1][66]))));


--LD8_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][65]
--register power-up is low

LD8_mem[1][65] = DFFEAS(LD8L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD8L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~7
LD8L58 = ( LD8_mem[1][65] & ( ((!BF4_state.ST_UNCOMP_WR_SUBBURST & (BF4_out_byte_cnt_reg[2])) # (BF4_state.ST_UNCOMP_WR_SUBBURST & ((BF4_out_uncomp_byte_cnt_reg[2])))) # (LD8_mem_used[1]) ) ) # ( !LD8_mem[1][65] & ( (!LD8_mem_used[1] & ((!BF4_state.ST_UNCOMP_WR_SUBBURST & (BF4_out_byte_cnt_reg[2])) # (BF4_state.ST_UNCOMP_WR_SUBBURST & ((BF4_out_uncomp_byte_cnt_reg[2]))))) ) );


--LD4_mem[1][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][115]
--register power-up is low

LD4_mem[1][115] = DFFEAS(LD4L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD4L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~6
LD4L53 = (!LD4_mem_used[1] & (BF2L109)) # (LD4_mem_used[1] & ((LD4_mem[1][115])));


--LD6_mem[1][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][90]
--register power-up is low

LD6_mem[1][90] = DFFEAS(LD6L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]
--register power-up is low

BF3_in_data_reg[90] = DFFEAS(KF2_src_data[90], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~8
LD6L59 = (!LD6_mem_used[1] & ((BF3_in_data_reg[90]))) # (LD6_mem_used[1] & (LD6_mem[1][90]));


--LD8_mem[1][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][90]
--register power-up is low

LD8_mem[1][90] = DFFEAS(LD8L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]
--register power-up is low

BF4_in_data_reg[90] = DFFEAS(KF3_src_data[90], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~8
LD8L59 = (!LD8_mem_used[1] & ((BF4_in_data_reg[90]))) # (LD8_mem_used[1] & (LD8_mem[1][90]));


--LD6_mem[1][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][91]
--register power-up is low

LD6_mem[1][91] = DFFEAS(LD6L60, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]
--register power-up is low

BF3_in_data_reg[91] = DFFEAS(KF2_src_data[91], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~9
LD6L60 = (!LD6_mem_used[1] & ((BF3_in_data_reg[91]))) # (LD6_mem_used[1] & (LD6_mem[1][91]));


--LD8_mem[1][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][91]
--register power-up is low

LD8_mem[1][91] = DFFEAS(LD8L60, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]
--register power-up is low

BF4_in_data_reg[91] = DFFEAS(KF3_src_data[91], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~9
LD8L60 = (!LD8_mem_used[1] & ((BF4_in_data_reg[91]))) # (LD8_mem_used[1] & (LD8_mem[1][91]));


--LD6_mem[1][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][92]
--register power-up is low

LD6_mem[1][92] = DFFEAS(LD6L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]
--register power-up is low

BF3_in_data_reg[92] = DFFEAS(KF2_src_data[92], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~10
LD6L61 = (!LD6_mem_used[1] & ((BF3_in_data_reg[92]))) # (LD6_mem_used[1] & (LD6_mem[1][92]));


--LD8_mem[1][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][92]
--register power-up is low

LD8_mem[1][92] = DFFEAS(LD8L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]
--register power-up is low

BF4_in_data_reg[92] = DFFEAS(KF3_src_data[92], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~10
LD8L61 = (!LD8_mem_used[1] & ((BF4_in_data_reg[92]))) # (LD8_mem_used[1] & (LD8_mem[1][92]));


--LD6_mem[1][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][93]
--register power-up is low

LD6_mem[1][93] = DFFEAS(LD6L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]
--register power-up is low

BF3_in_data_reg[93] = DFFEAS(KF2_src_data[93], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~11
LD6L62 = (!LD6_mem_used[1] & ((BF3_in_data_reg[93]))) # (LD6_mem_used[1] & (LD6_mem[1][93]));


--LD8_mem[1][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][93]
--register power-up is low

LD8_mem[1][93] = DFFEAS(LD8L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]
--register power-up is low

BF4_in_data_reg[93] = DFFEAS(KF3_src_data[93], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~11
LD8L62 = (!LD8_mem_used[1] & ((BF4_in_data_reg[93]))) # (LD8_mem_used[1] & (LD8_mem[1][93]));


--LD6_mem[1][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][94]
--register power-up is low

LD6_mem[1][94] = DFFEAS(LD6L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]
--register power-up is low

BF3_in_data_reg[94] = DFFEAS(KF2_src_data[94], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~12
LD6L63 = (!LD6_mem_used[1] & ((BF3_in_data_reg[94]))) # (LD6_mem_used[1] & (LD6_mem[1][94]));


--LD8_mem[1][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][94]
--register power-up is low

LD8_mem[1][94] = DFFEAS(LD8L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]
--register power-up is low

BF4_in_data_reg[94] = DFFEAS(KF3_src_data[94], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~12
LD8L63 = (!LD8_mem_used[1] & ((BF4_in_data_reg[94]))) # (LD8_mem_used[1] & (LD8_mem[1][94]));


--LD6_mem[1][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][95]
--register power-up is low

LD6_mem[1][95] = DFFEAS(LD6L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]
--register power-up is low

BF3_in_data_reg[95] = DFFEAS(KF2_src_data[95], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~13
LD6L64 = (!LD6_mem_used[1] & ((BF3_in_data_reg[95]))) # (LD6_mem_used[1] & (LD6_mem[1][95]));


--LD8_mem[1][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][95]
--register power-up is low

LD8_mem[1][95] = DFFEAS(LD8L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]
--register power-up is low

BF4_in_data_reg[95] = DFFEAS(KF3_src_data[95], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~13
LD8L64 = (!LD8_mem_used[1] & ((BF4_in_data_reg[95]))) # (LD8_mem_used[1] & (LD8_mem[1][95]));


--LD6_mem[1][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][96]
--register power-up is low

LD6_mem[1][96] = DFFEAS(LD6L65, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]
--register power-up is low

BF3_in_data_reg[96] = DFFEAS(KF2_src_data[96], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~14
LD6L65 = (!LD6_mem_used[1] & ((BF3_in_data_reg[96]))) # (LD6_mem_used[1] & (LD6_mem[1][96]));


--LD8_mem[1][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][96]
--register power-up is low

LD8_mem[1][96] = DFFEAS(LD8L65, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]
--register power-up is low

BF4_in_data_reg[96] = DFFEAS(KF3_src_data[96], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~14
LD8L65 = (!LD8_mem_used[1] & ((BF4_in_data_reg[96]))) # (LD8_mem_used[1] & (LD8_mem[1][96]));


--LD6_mem[1][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][97]
--register power-up is low

LD6_mem[1][97] = DFFEAS(LD6L66, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]
--register power-up is low

BF3_in_data_reg[97] = DFFEAS(KF2_src_data[97], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~15
LD6L66 = (!LD6_mem_used[1] & ((BF3_in_data_reg[97]))) # (LD6_mem_used[1] & (LD6_mem[1][97]));


--LD8_mem[1][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][97]
--register power-up is low

LD8_mem[1][97] = DFFEAS(LD8L66, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]
--register power-up is low

BF4_in_data_reg[97] = DFFEAS(KF3_src_data[97], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~15
LD8L66 = (!LD8_mem_used[1] & ((BF4_in_data_reg[97]))) # (LD8_mem_used[1] & (LD8_mem[1][97]));


--LD6_mem[1][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][98]
--register power-up is low

LD6_mem[1][98] = DFFEAS(LD6L67, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]
--register power-up is low

BF3_in_data_reg[98] = DFFEAS(KF2_src_data[98], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~16
LD6L67 = (!LD6_mem_used[1] & ((BF3_in_data_reg[98]))) # (LD6_mem_used[1] & (LD6_mem[1][98]));


--LD8_mem[1][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][98]
--register power-up is low

LD8_mem[1][98] = DFFEAS(LD8L67, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]
--register power-up is low

BF4_in_data_reg[98] = DFFEAS(KF3_src_data[98], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~16
LD8L67 = (!LD8_mem_used[1] & ((BF4_in_data_reg[98]))) # (LD8_mem_used[1] & (LD8_mem[1][98]));


--LD6_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][99]
--register power-up is low

LD6_mem[1][99] = DFFEAS(LD6L68, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]
--register power-up is low

BF3_in_data_reg[99] = DFFEAS(KF2_src_data[99], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L68 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~17
LD6L68 = (!LD6_mem_used[1] & ((BF3_in_data_reg[99]))) # (LD6_mem_used[1] & (LD6_mem[1][99]));


--LD8_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][99]
--register power-up is low

LD8_mem[1][99] = DFFEAS(LD8L68, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]
--register power-up is low

BF4_in_data_reg[99] = DFFEAS(KF3_src_data[99], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L68 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~17
LD8L68 = (!LD8_mem_used[1] & ((BF4_in_data_reg[99]))) # (LD8_mem_used[1] & (LD8_mem[1][99]));


--LD6_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][100]
--register power-up is low

LD6_mem[1][100] = DFFEAS(LD6L69, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]
--register power-up is low

BF3_in_data_reg[100] = DFFEAS(KF2_src_data[100], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L69 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~18
LD6L69 = (!LD6_mem_used[1] & ((BF3_in_data_reg[100]))) # (LD6_mem_used[1] & (LD6_mem[1][100]));


--LD8_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][100]
--register power-up is low

LD8_mem[1][100] = DFFEAS(LD8L69, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]
--register power-up is low

BF4_in_data_reg[100] = DFFEAS(KF3_src_data[100], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L69 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~18
LD8L69 = (!LD8_mem_used[1] & ((BF4_in_data_reg[100]))) # (LD8_mem_used[1] & (LD8_mem[1][100]));


--LD6_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][101]
--register power-up is low

LD6_mem[1][101] = DFFEAS(LD6L70, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]
--register power-up is low

BF3_in_data_reg[101] = DFFEAS(KF2_src_data[101], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD6L70 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~19
LD6L70 = (!LD6_mem_used[1] & ((BF3_in_data_reg[101]))) # (LD6_mem_used[1] & (LD6_mem[1][101]));


--LD8_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][101]
--register power-up is low

LD8_mem[1][101] = DFFEAS(LD8L70, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]
--register power-up is low

BF4_in_data_reg[101] = DFFEAS(KF3_src_data[101], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD8L70 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~19
LD8L70 = (!LD8_mem_used[1] & ((BF4_in_data_reg[101]))) # (LD8_mem_used[1] & (LD8_mem[1][101]));


--JC1_readdata[0] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[0]
--register power-up is low

JC1_readdata[0] = DFFEAS(JC1_read_mux_out[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][0]
--register power-up is low

LD9_mem[1][0] = DFFEAS(LD9L26, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~0
LD9L26 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[0])) # (LD9_mem_used[1] & ((LD9_mem[1][0])));


--LD9L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|always0~0
LD9L1 = (!LD9_mem_used[0]) # (LD9L34);


--LD5_mem[1][30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]
--register power-up is low

LD5_mem[1][30] = DFFEAS(LD5L16, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD5L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem~0
LD5L16 = (!LD5_mem_used[1] & (RE2_av_readdata_pre[30])) # (LD5_mem_used[1] & ((LD5_mem[1][30])));


--LD5L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|always0~0
LD5L1 = (!LD5_mem_used[0]) # (MC1_h2f_lw_RREADY[0]);


--BF2_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]
--register power-up is low

BF2_int_nxt_addr_reg_dly[2] = DFFEAS(BF2L44, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--HC1_data_out[0] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[0]
--register power-up is low

HC1_data_out[0] = DFFEAS(BF3_in_data_reg[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--BF3_int_nxt_addr_reg_dly[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]
--register power-up is low

BF3_int_nxt_addr_reg_dly[3] = DFFEAS(BF3L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]
--register power-up is low

BF3_int_nxt_addr_reg_dly[2] = DFFEAS(BF3L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--HC1_readdata[0] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[0]
HC1_readdata[0] = (HC1_data_out[0] & (!BF3_int_nxt_addr_reg_dly[3] & !BF3_int_nxt_addr_reg_dly[2]));


--LD7_mem[1][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][0]
--register power-up is low

LD7_mem[1][0] = DFFEAS(LD7L74, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L74 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~0
LD7L74 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[0])) # (LD7_mem_used[1] & ((LD7_mem[1][0])));


--LD7L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|always0~0
LD7L1 = (!LD7_mem_used[0]) # (LD7L106);


--JC1_readdata[1] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[1]
--register power-up is low

JC1_readdata[1] = DFFEAS(JC1_read_mux_out[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][1]
--register power-up is low

LD9_mem[1][1] = DFFEAS(LD9L27, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~1
LD9L27 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[1])) # (LD9_mem_used[1] & ((LD9_mem[1][1])));


--LD5_mem[1][31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]
--register power-up is low

LD5_mem[1][31] = DFFEAS(LD5L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD5L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem~1
LD5L17 = (!LD5_mem_used[1] & (RE2_av_readdata_pre[31])) # (LD5_mem_used[1] & ((LD5_mem[1][31])));


--HC1_data_out[1] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[1]
--register power-up is low

HC1_data_out[1] = DFFEAS(BF3_in_data_reg[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[1] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[1]
HC1_readdata[1] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[1]));


--LD7_mem[1][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][1]
--register power-up is low

LD7_mem[1][1] = DFFEAS(LD7L75, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~1
LD7L75 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[1])) # (LD7_mem_used[1] & ((LD7_mem[1][1])));


--JC1_readdata[2] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[2]
--register power-up is low

JC1_readdata[2] = DFFEAS(JC1_read_mux_out[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][2]
--register power-up is low

LD9_mem[1][2] = DFFEAS(LD9L28, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L28 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~2
LD9L28 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[2])) # (LD9_mem_used[1] & ((LD9_mem[1][2])));


--HC1_data_out[2] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[2]
--register power-up is low

HC1_data_out[2] = DFFEAS(BF3_in_data_reg[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[2] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[2]
HC1_readdata[2] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[2]));


--LD7_mem[1][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][2]
--register power-up is low

LD7_mem[1][2] = DFFEAS(LD7L76, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L76 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~2
LD7L76 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[2])) # (LD7_mem_used[1] & ((LD7_mem[1][2])));


--HC1_data_out[3] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[3]
--register power-up is low

HC1_data_out[3] = DFFEAS(BF3_in_data_reg[3], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[3] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[3]
HC1_readdata[3] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[3]));


--LD7_mem[1][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][3]
--register power-up is low

LD7_mem[1][3] = DFFEAS(LD7L77, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~3
LD7L77 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[3])) # (LD7_mem_used[1] & ((LD7_mem[1][3])));


--JC1_readdata[3] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[3]
--register power-up is low

JC1_readdata[3] = DFFEAS(JC1_read_mux_out[3], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][3]
--register power-up is low

LD9_mem[1][3] = DFFEAS(LD9L29, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L29 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~3
LD9L29 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[3])) # (LD9_mem_used[1] & ((LD9_mem[1][3])));


--JC1_readdata[4] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[4]
--register power-up is low

JC1_readdata[4] = DFFEAS(JC1_read_mux_out[4], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][4]
--register power-up is low

LD9_mem[1][4] = DFFEAS(LD9L30, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~4
LD9L30 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[4])) # (LD9_mem_used[1] & ((LD9_mem[1][4])));


--HC1_data_out[4] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[4]
--register power-up is low

HC1_data_out[4] = DFFEAS(BF3_in_data_reg[4], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[4] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[4]
HC1_readdata[4] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[4]));


--LD7_mem[1][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][4]
--register power-up is low

LD7_mem[1][4] = DFFEAS(LD7L78, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L78 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~4
LD7L78 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[4])) # (LD7_mem_used[1] & ((LD7_mem[1][4])));


--JC1_readdata[5] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[5]
--register power-up is low

JC1_readdata[5] = DFFEAS(JC1_read_mux_out[5], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][5]
--register power-up is low

LD9_mem[1][5] = DFFEAS(LD9L31, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~5
LD9L31 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[5])) # (LD9_mem_used[1] & ((LD9_mem[1][5])));


--HC1_data_out[5] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[5]
--register power-up is low

HC1_data_out[5] = DFFEAS(BF3_in_data_reg[5], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[5] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[5]
HC1_readdata[5] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[5]));


--LD7_mem[1][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][5]
--register power-up is low

LD7_mem[1][5] = DFFEAS(LD7L79, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L79 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~5
LD7L79 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[5])) # (LD7_mem_used[1] & ((LD7_mem[1][5])));


--JC1_readdata[6] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[6]
--register power-up is low

JC1_readdata[6] = DFFEAS(JC1_read_mux_out[6], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][6]
--register power-up is low

LD9_mem[1][6] = DFFEAS(LD9L32, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L32 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~6
LD9L32 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[6])) # (LD9_mem_used[1] & ((LD9_mem[1][6])));


--HC1_data_out[6] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[6]
--register power-up is low

HC1_data_out[6] = DFFEAS(BF3_in_data_reg[6], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[6] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[6]
HC1_readdata[6] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[6]));


--LD7_mem[1][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][6]
--register power-up is low

LD7_mem[1][6] = DFFEAS(LD7L80, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L80 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~6
LD7L80 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[6])) # (LD7_mem_used[1] & ((LD7_mem[1][6])));


--HC1_data_out[7] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[7]
--register power-up is low

HC1_data_out[7] = DFFEAS(BF3_in_data_reg[7], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[7] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[7]
HC1_readdata[7] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[7]));


--LD7_mem[1][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][7]
--register power-up is low

LD7_mem[1][7] = DFFEAS(LD7L81, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L81 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~7
LD7L81 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[7])) # (LD7_mem_used[1] & ((LD7_mem[1][7])));


--JC1_readdata[7] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[7]
--register power-up is low

JC1_readdata[7] = DFFEAS(JC1_read_mux_out[7], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9_mem[1][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][7]
--register power-up is low

LD9_mem[1][7] = DFFEAS(LD9L33, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD9L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~7
LD9L33 = (!LD9_mem_used[1] & (RE4_av_readdata_pre[7])) # (LD9_mem_used[1] & ((LD9_mem[1][7])));


--HC1_data_out[8] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[8]
--register power-up is low

HC1_data_out[8] = DFFEAS(BF3_in_data_reg[8], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[8] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[8]
HC1_readdata[8] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[8]));


--LD7_mem[1][8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][8]
--register power-up is low

LD7_mem[1][8] = DFFEAS(LD7L82, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L82 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~8
LD7L82 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[8])) # (LD7_mem_used[1] & ((LD7_mem[1][8])));


--LD5_mem[1][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][16]
--register power-up is low

LD5_mem[1][16] = DFFEAS(LD5L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD5L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem~2
LD5L18 = (!LD5_mem_used[1] & (BF1_in_ready_hold)) # (LD5_mem_used[1] & ((LD5_mem[1][16])));


--HC1_data_out[9] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[9]
--register power-up is low

HC1_data_out[9] = DFFEAS(BF3_in_data_reg[9], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[9] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[9]
HC1_readdata[9] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[9]));


--LD7_mem[1][9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][9]
--register power-up is low

LD7_mem[1][9] = DFFEAS(LD7L83, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L83 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~9
LD7L83 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[9])) # (LD7_mem_used[1] & ((LD7_mem[1][9])));


--HC1_data_out[10] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[10]
--register power-up is low

HC1_data_out[10] = DFFEAS(BF3_in_data_reg[10], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[10] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[10]
HC1_readdata[10] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[10]));


--LD7_mem[1][10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][10]
--register power-up is low

LD7_mem[1][10] = DFFEAS(LD7L84, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L84 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~10
LD7L84 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[10])) # (LD7_mem_used[1] & ((LD7_mem[1][10])));


--HC1_data_out[11] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[11]
--register power-up is low

HC1_data_out[11] = DFFEAS(BF3_in_data_reg[11], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[11] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[11]
HC1_readdata[11] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[11]));


--LD7_mem[1][11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][11]
--register power-up is low

LD7_mem[1][11] = DFFEAS(LD7L85, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L85 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~11
LD7L85 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[11])) # (LD7_mem_used[1] & ((LD7_mem[1][11])));


--HC1_data_out[12] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[12]
--register power-up is low

HC1_data_out[12] = DFFEAS(BF3_in_data_reg[12], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[12] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[12]
HC1_readdata[12] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[12]));


--LD7_mem[1][12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][12]
--register power-up is low

LD7_mem[1][12] = DFFEAS(LD7L86, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L86 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~12
LD7L86 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[12])) # (LD7_mem_used[1] & ((LD7_mem[1][12])));


--HC1_data_out[13] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[13]
--register power-up is low

HC1_data_out[13] = DFFEAS(BF3_in_data_reg[13], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[13] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[13]
HC1_readdata[13] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[13]));


--LD7_mem[1][13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][13]
--register power-up is low

LD7_mem[1][13] = DFFEAS(LD7L87, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L87 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~13
LD7L87 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[13])) # (LD7_mem_used[1] & ((LD7_mem[1][13])));


--HC1_data_out[14] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[14]
--register power-up is low

HC1_data_out[14] = DFFEAS(BF3_in_data_reg[14], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[14] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[14]
HC1_readdata[14] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[14]));


--LD7_mem[1][14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][14]
--register power-up is low

LD7_mem[1][14] = DFFEAS(LD7L88, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L88 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~14
LD7L88 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[14])) # (LD7_mem_used[1] & ((LD7_mem[1][14])));


--HC1_data_out[15] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[15]
--register power-up is low

HC1_data_out[15] = DFFEAS(BF3_in_data_reg[15], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[15] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[15]
HC1_readdata[15] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[15]));


--LD7_mem[1][15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][15]
--register power-up is low

LD7_mem[1][15] = DFFEAS(LD7L89, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L89 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~15
LD7L89 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[15])) # (LD7_mem_used[1] & ((LD7_mem[1][15])));


--HC1_data_out[16] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[16]
--register power-up is low

HC1_data_out[16] = DFFEAS(BF3_in_data_reg[16], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[16] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[16]
HC1_readdata[16] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[16]));


--LD7_mem[1][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][16]
--register power-up is low

LD7_mem[1][16] = DFFEAS(LD7L90, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L90 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~16
LD7L90 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[16])) # (LD7_mem_used[1] & ((LD7_mem[1][16])));


--HC1_data_out[17] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[17]
--register power-up is low

HC1_data_out[17] = DFFEAS(BF3_in_data_reg[17], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[17] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[17]
HC1_readdata[17] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[17]));


--LD7_mem[1][17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][17]
--register power-up is low

LD7_mem[1][17] = DFFEAS(LD7L91, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L91 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~17
LD7L91 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[17])) # (LD7_mem_used[1] & ((LD7_mem[1][17])));


--HC1_data_out[18] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[18]
--register power-up is low

HC1_data_out[18] = DFFEAS(BF3_in_data_reg[18], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[18] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[18]
HC1_readdata[18] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[18]));


--LD7_mem[1][18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][18]
--register power-up is low

LD7_mem[1][18] = DFFEAS(LD7L92, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L92 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~18
LD7L92 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[18])) # (LD7_mem_used[1] & ((LD7_mem[1][18])));


--HC1_data_out[19] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[19]
--register power-up is low

HC1_data_out[19] = DFFEAS(BF3_in_data_reg[19], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[19] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[19]
HC1_readdata[19] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[19]));


--LD7_mem[1][19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][19]
--register power-up is low

LD7_mem[1][19] = DFFEAS(LD7L93, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L93 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~19
LD7L93 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[19])) # (LD7_mem_used[1] & ((LD7_mem[1][19])));


--HC1_data_out[20] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[20]
--register power-up is low

HC1_data_out[20] = DFFEAS(BF3_in_data_reg[20], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[20] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[20]
HC1_readdata[20] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[20]));


--LD7_mem[1][20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][20]
--register power-up is low

LD7_mem[1][20] = DFFEAS(LD7L94, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L94 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~20
LD7L94 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[20])) # (LD7_mem_used[1] & ((LD7_mem[1][20])));


--HC1_data_out[21] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[21]
--register power-up is low

HC1_data_out[21] = DFFEAS(BF3_in_data_reg[21], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[21] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[21]
HC1_readdata[21] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[21]));


--LD7_mem[1][21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][21]
--register power-up is low

LD7_mem[1][21] = DFFEAS(LD7L95, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L95 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~21
LD7L95 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[21])) # (LD7_mem_used[1] & ((LD7_mem[1][21])));


--HC1_data_out[22] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[22]
--register power-up is low

HC1_data_out[22] = DFFEAS(BF3_in_data_reg[22], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[22] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[22]
HC1_readdata[22] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[22]));


--LD7_mem[1][22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][22]
--register power-up is low

LD7_mem[1][22] = DFFEAS(LD7L96, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L96 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~22
LD7L96 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[22])) # (LD7_mem_used[1] & ((LD7_mem[1][22])));


--HC1_data_out[23] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[23]
--register power-up is low

HC1_data_out[23] = DFFEAS(BF3_in_data_reg[23], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[23] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[23]
HC1_readdata[23] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[23]));


--LD7_mem[1][23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][23]
--register power-up is low

LD7_mem[1][23] = DFFEAS(LD7L97, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L97 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~23
LD7L97 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[23])) # (LD7_mem_used[1] & ((LD7_mem[1][23])));


--HC1_data_out[24] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[24]
--register power-up is low

HC1_data_out[24] = DFFEAS(BF3_in_data_reg[24], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[24] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[24]
HC1_readdata[24] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[24]));


--LD7_mem[1][24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][24]
--register power-up is low

LD7_mem[1][24] = DFFEAS(LD7L98, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L98 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~24
LD7L98 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[24])) # (LD7_mem_used[1] & ((LD7_mem[1][24])));


--HC1_data_out[25] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[25]
--register power-up is low

HC1_data_out[25] = DFFEAS(BF3_in_data_reg[25], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[25] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[25]
HC1_readdata[25] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[25]));


--LD7_mem[1][25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][25]
--register power-up is low

LD7_mem[1][25] = DFFEAS(LD7L99, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L99 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~25
LD7L99 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[25])) # (LD7_mem_used[1] & ((LD7_mem[1][25])));


--HC1_data_out[26] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[26]
--register power-up is low

HC1_data_out[26] = DFFEAS(BF3_in_data_reg[26], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[26] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[26]
HC1_readdata[26] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[26]));


--LD7_mem[1][26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][26]
--register power-up is low

LD7_mem[1][26] = DFFEAS(LD7L100, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L100 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~26
LD7L100 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[26])) # (LD7_mem_used[1] & ((LD7_mem[1][26])));


--HC1_data_out[27] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[27]
--register power-up is low

HC1_data_out[27] = DFFEAS(BF3_in_data_reg[27], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[27] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[27]
HC1_readdata[27] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[27]));


--LD7_mem[1][27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][27]
--register power-up is low

LD7_mem[1][27] = DFFEAS(LD7L101, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L101 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~27
LD7L101 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[27])) # (LD7_mem_used[1] & ((LD7_mem[1][27])));


--HC1_data_out[28] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[28]
--register power-up is low

HC1_data_out[28] = DFFEAS(BF3_in_data_reg[28], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[28] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[28]
HC1_readdata[28] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[28]));


--LD7_mem[1][28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][28]
--register power-up is low

LD7_mem[1][28] = DFFEAS(LD7L102, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L102 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~28
LD7L102 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[28])) # (LD7_mem_used[1] & ((LD7_mem[1][28])));


--HC1_data_out[29] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[29]
--register power-up is low

HC1_data_out[29] = DFFEAS(BF3_in_data_reg[29], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[29] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[29]
HC1_readdata[29] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[29]));


--LD7_mem[1][29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][29]
--register power-up is low

LD7_mem[1][29] = DFFEAS(LD7L103, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L103 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~29
LD7L103 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[29])) # (LD7_mem_used[1] & ((LD7_mem[1][29])));


--HC1_data_out[30] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[30]
--register power-up is low

HC1_data_out[30] = DFFEAS(BF3_in_data_reg[30], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[30] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[30]
HC1_readdata[30] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[30]));


--LD7_mem[1][30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][30]
--register power-up is low

LD7_mem[1][30] = DFFEAS(LD7L104, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L104 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~30
LD7L104 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[30])) # (LD7_mem_used[1] & ((LD7_mem[1][30])));


--HC1_data_out[31] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[31]
--register power-up is low

HC1_data_out[31] = DFFEAS(BF3_in_data_reg[31], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , HC1L1,  ,  ,  ,  );


--HC1_readdata[31] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[31]
HC1_readdata[31] = (!BF3_int_nxt_addr_reg_dly[3] & (!BF3_int_nxt_addr_reg_dly[2] & HC1_data_out[31]));


--LD7_mem[1][31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][31]
--register power-up is low

LD7_mem[1][31] = DFFEAS(LD7L105, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD7L105 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~31
LD7L105 = (!LD7_mem_used[1] & (RE3_av_readdata_pre[31])) # (LD7_mem_used[1] & ((LD7_mem[1][31])));


--LD4_mem[1][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90]
--register power-up is low

LD4_mem[1][90] = DFFEAS(LD4L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]
--register power-up is low

BF2_in_data_reg[90] = DFFEAS(KF1L9, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~7
LD4L54 = (!LD4_mem_used[1] & ((BF2_in_data_reg[90]))) # (LD4_mem_used[1] & (LD4_mem[1][90]));


--LD4_mem[1][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][91]
--register power-up is low

LD4_mem[1][91] = DFFEAS(LD4L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]
--register power-up is low

BF2_in_data_reg[91] = DFFEAS(KF1L10, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~8
LD4L55 = (!LD4_mem_used[1] & ((BF2_in_data_reg[91]))) # (LD4_mem_used[1] & (LD4_mem[1][91]));


--LD4_mem[1][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][92]
--register power-up is low

LD4_mem[1][92] = DFFEAS(LD4L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]
--register power-up is low

BF2_in_data_reg[92] = DFFEAS(KF1L11, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~9
LD4L56 = (!LD4_mem_used[1] & ((BF2_in_data_reg[92]))) # (LD4_mem_used[1] & (LD4_mem[1][92]));


--LD4_mem[1][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][93]
--register power-up is low

LD4_mem[1][93] = DFFEAS(LD4L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]
--register power-up is low

BF2_in_data_reg[93] = DFFEAS(KF1L12, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~10
LD4L57 = (!LD4_mem_used[1] & ((BF2_in_data_reg[93]))) # (LD4_mem_used[1] & (LD4_mem[1][93]));


--LD4_mem[1][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][94]
--register power-up is low

LD4_mem[1][94] = DFFEAS(LD4L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]
--register power-up is low

BF2_in_data_reg[94] = DFFEAS(KF1L13, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~11
LD4L58 = (!LD4_mem_used[1] & ((BF2_in_data_reg[94]))) # (LD4_mem_used[1] & (LD4_mem[1][94]));


--LD4_mem[1][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][95]
--register power-up is low

LD4_mem[1][95] = DFFEAS(LD4L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]
--register power-up is low

BF2_in_data_reg[95] = DFFEAS(KF1L14, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~12
LD4L59 = (!LD4_mem_used[1] & ((BF2_in_data_reg[95]))) # (LD4_mem_used[1] & (LD4_mem[1][95]));


--LD4_mem[1][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][96]
--register power-up is low

LD4_mem[1][96] = DFFEAS(LD4L60, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]
--register power-up is low

BF2_in_data_reg[96] = DFFEAS(KF1L15, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~13
LD4L60 = (!LD4_mem_used[1] & ((BF2_in_data_reg[96]))) # (LD4_mem_used[1] & (LD4_mem[1][96]));


--LD4_mem[1][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]
--register power-up is low

LD4_mem[1][97] = DFFEAS(LD4L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]
--register power-up is low

BF2_in_data_reg[97] = DFFEAS(KF1L16, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~14
LD4L61 = (!LD4_mem_used[1] & ((BF2_in_data_reg[97]))) # (LD4_mem_used[1] & (LD4_mem[1][97]));


--LD4_mem[1][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][98]
--register power-up is low

LD4_mem[1][98] = DFFEAS(LD4L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]
--register power-up is low

BF2_in_data_reg[98] = DFFEAS(KF1L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~15
LD4L62 = (!LD4_mem_used[1] & ((BF2_in_data_reg[98]))) # (LD4_mem_used[1] & (LD4_mem[1][98]));


--LD4_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][99]
--register power-up is low

LD4_mem[1][99] = DFFEAS(LD4L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]
--register power-up is low

BF2_in_data_reg[99] = DFFEAS(KF1L18, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~16
LD4L63 = (!LD4_mem_used[1] & ((BF2_in_data_reg[99]))) # (LD4_mem_used[1] & (LD4_mem[1][99]));


--LD4_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][100]
--register power-up is low

LD4_mem[1][100] = DFFEAS(LD4L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]
--register power-up is low

BF2_in_data_reg[100] = DFFEAS(KF1L19, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~17
LD4L64 = (!LD4_mem_used[1] & ((BF2_in_data_reg[100]))) # (LD4_mem_used[1] & (LD4_mem[1][100]));


--LD4_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][101]
--register power-up is low

LD4_mem[1][101] = DFFEAS(LD4L65, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF2_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]
--register power-up is low

BF2_in_data_reg[101] = DFFEAS(KF1L20, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--LD4L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~18
LD4L65 = (!LD4_mem_used[1] & ((BF2_in_data_reg[101]))) # (LD4_mem_used[1] & (LD4_mem[1][101]));


--XE1_top_priority_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

XE1_top_priority_reg[1] = DFFEAS(XE1L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , XE1L6,  ,  ,  ,  );


--XE1_top_priority_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

XE1_top_priority_reg[0] = DFFEAS(XE1L7, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , XE1L6,  ,  ,  ,  );


--XE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[1]~0
XE1L2 = ( XE1_top_priority_reg[0] & ( (MC1_h2f_ARVALID[0] & XE1_top_priority_reg[1]) ) ) # ( !XE1_top_priority_reg[0] & ( (MC1_h2f_ARVALID[0] & ((!MC1_h2f_AWVALID[0]) # ((!MC1_h2f_WVALID[0]) # (XE1_top_priority_reg[1])))) ) );


--LE1_WideOr1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1
LE1_WideOr1 = ( LE1_saved_grant[0] & ( (!MC1_h2f_ARVALID[0] & (MC1_h2f_AWVALID[0] & (MC1_h2f_WVALID[0]))) # (MC1_h2f_ARVALID[0] & (((MC1_h2f_AWVALID[0] & MC1_h2f_WVALID[0])) # (LE1_saved_grant[1]))) ) ) # ( !LE1_saved_grant[0] & ( (MC1_h2f_ARVALID[0] & LE1_saved_grant[1]) ) );


--LE1_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress
--register power-up is low

LE1_packet_in_progress = DFFEAS(LE1L5, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|always6~0
LE1L2 = (!LE1_WideOr1 & !LE1_packet_in_progress);


--LE1_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload[0]
LE1_src_payload[0] = ((MC1_h2f_WLAST[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1]);


--LE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|last_cycle~0
LE1L3 = (LE1_WideOr1 & LE1_src_payload[0]);


--LE1L66 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0
LE1L66 = ( LE1L3 & ( ((!QE2L51 & ((BF1L150) # (BF1L149)))) # (LE1L2) ) ) # ( !LE1L3 & ( LE1L2 ) );


--QE2L49 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|count~0
QE2L49 = (!LE1_saved_grant[1] & (((LE1_src_data[125] & LE1_src_data[124])) # (LE1_src_data[126])));


--BF1L151 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3
BF1L151 = (!BF1L149 & !BF1L150);


--QE2_use_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|use_reg
--register power-up is low

QE2_use_reg = DFFEAS(QE2L84, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE2L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~0
QE2L18 = (LE1_src_data[125] & (!LE1_src_data[126] & !LE1_src_data[124]));


--QE2L48 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|count[0]~1
QE2L48 = ( QE2_use_reg & ( QE2L18 & ( !QE2_count[0] $ (BF1L151) ) ) ) # ( !QE2_use_reg & ( QE2L18 & ( (QE2_count[0] & ((!QE2L49) # ((!LE1_WideOr1) # (BF1L151)))) ) ) ) # ( QE2_use_reg & ( !QE2L18 & ( !QE2_count[0] $ (BF1L151) ) ) ) # ( !QE2_use_reg & ( !QE2L18 & ( ((QE2L49 & (!BF1L151 & LE1_WideOr1))) # (QE2_count[0]) ) ) );


--XE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[0]~1
XE1L1 = ( XE1_top_priority_reg[0] & ( (!MC1_h2f_ARVALID[0] & (MC1_h2f_AWVALID[0] & (MC1_h2f_WVALID[0] & XE1_top_priority_reg[1]))) ) ) # ( !XE1_top_priority_reg[0] & ( (MC1_h2f_AWVALID[0] & MC1_h2f_WVALID[0]) ) );


--BF1L152 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0
BF1L152 = ( BF1_in_bytecount_reg_zero & ( (!BF1_state.ST_COMP_TRANS & (((BF1_in_eop_reg)))) # (BF1_state.ST_COMP_TRANS & ((!NE1L3) # ((BF1_new_burst_reg)))) ) ) # ( !BF1_in_bytecount_reg_zero & ( (!BF1_state.ST_COMP_TRANS & (((BF1_in_eop_reg)))) # (BF1_state.ST_COMP_TRANS & (NE1L3 & ((BF1_new_burst_reg)))) ) );


--BF1_in_valid is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid
BF1_in_valid = (BF1_in_ready_hold & LE1_WideOr1);


--BF1_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE
--register power-up is low

BF1_state.ST_IDLE = DFFEAS(BF1L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
BF1_load_next_out_cmd = (!BF1_out_valid_reg) # (NE1L3);


--BF1L71 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0
BF1L71 = (!BF1L148 & !BF1L152);


--BF1L160 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0
BF1L160 = (BF1_out_valid_reg & NE1L3);


--BF1_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]
--register power-up is low

BF1_out_byte_cnt_reg[2] = DFFEAS(VCC, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1L76 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0
BF1L76 = ( BF1_out_byte_cnt_reg[2] & ( ((!BF1_out_uncomp_byte_cnt_reg[5] & (!BF1_out_uncomp_byte_cnt_reg[7] & !BF1_out_uncomp_byte_cnt_reg[6]))) # (BF1L160) ) ) # ( !BF1_out_byte_cnt_reg[2] & ( (!BF1_out_uncomp_byte_cnt_reg[5] & (!BF1_out_uncomp_byte_cnt_reg[7] & (!BF1_out_uncomp_byte_cnt_reg[6] & !BF1L160))) ) );


--BF1L77 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1
BF1L77 = ( BF1_out_byte_cnt_reg[2] & ( ((!BF1_out_uncomp_byte_cnt_reg[4] & (!BF1_out_uncomp_byte_cnt_reg[3] & !BF1_out_uncomp_byte_cnt_reg[2]))) # (BF1L160) ) ) # ( !BF1_out_byte_cnt_reg[2] & ( (!BF1_out_uncomp_byte_cnt_reg[4] & (!BF1_out_uncomp_byte_cnt_reg[3] & (!BF1_out_uncomp_byte_cnt_reg[2] & !BF1L160))) ) );


--BF1L78 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2
BF1L78 = ( BF1L77 & ( (!BF1_state.ST_UNCOMP_TRANS & (!BF1L42 & (!BF1L46))) # (BF1_state.ST_UNCOMP_TRANS & (((BF1L76)))) ) ) # ( !BF1L77 & ( (!BF1_state.ST_UNCOMP_TRANS & (!BF1L42 & !BF1L46)) ) );


--BF1L79 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3
BF1L79 = (!BF1_state.ST_UNCOMP_TRANS & (((BF1L58) # (BF1L54)) # (BF1L50)));


--BF1L68 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0
BF1L68 = ( LE1L65 & ( BF1_state.ST_IDLE & ( (BF1_in_ready_hold & (BF1L152 & ((BF1_state.ST_UNCOMP_WR_SUBBURST) # (BF1_state.ST_COMP_TRANS)))) ) ) ) # ( LE1L65 & ( !BF1_state.ST_IDLE & ( BF1_in_ready_hold ) ) );


--BF1L69 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1
BF1L69 = ( BF1L68 & ( !LE1_saved_grant[1] ) ) # ( !BF1L68 & ( (!LE1_saved_grant[1] & (BF1_state.ST_UNCOMP_TRANS & (BF1L152 & BF1_in_valid))) ) );


--BF1L70 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2
BF1L70 = ( BF1L79 & ( BF1L69 ) ) # ( !BF1L79 & ( BF1L69 ) ) # ( !BF1L79 & ( !BF1L69 & ( (BF1L71 & (BF1L78 & ((!BF1L38) # (BF1_state.ST_UNCOMP_TRANS)))) ) ) );


--BF1L72 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1
BF1L72 = ( BF1L79 & ( BF1L71 ) ) # ( !BF1L79 & ( (BF1L71 & ((!BF1L78) # ((!BF1_state.ST_UNCOMP_TRANS & BF1L38)))) ) );


--NE1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~1
NE1L4 = (!BF1_in_byteen_reg[3] & (!BF1_in_byteen_reg[2] & (!BF1_in_byteen_reg[1] & !BF1_in_byteen_reg[0])));


--NE1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~2
NE1L5 = (RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & (!RE1_wait_latency_counter[0] $ (!NE1_local_write))));


--NE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~3
NE1L6 = (!LD2_mem_used[1] & (((!BF1_in_narrow_reg & NE1L4)) # (NE1L5)));


--BF1L153 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0
BF1L153 = ( NE1L6 & ( ((BF1_state.ST_COMP_TRANS & !BF1_new_burst_reg)) # (BF1_in_valid) ) ) # ( !NE1L6 & ( ((BF1_state.ST_COMP_TRANS & !BF1_in_bytecount_reg_zero)) # (BF1_in_valid) ) );


--BF1L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0
BF1L61 = (LE1_src_data[126]) # (LE1_src_data[125]);


--BF1_NON_PIPELINED_INPUTS.load_next_cmd is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
BF1_NON_PIPELINED_INPUTS.load_next_cmd = (BF1_in_ready_hold & (LE1_WideOr1 & ((BF1L150) # (BF1L149))));


--QE2_address_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg[2]
--register power-up is low

QE2_address_reg[2] = DFFEAS(QE2L2, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--ME1_sop_enable is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable
--register power-up is low

ME1_sop_enable = DFFEAS(ME1L56, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--ZE1_address_burst[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]
--register power-up is low

ZE1_address_burst[2] = DFFEAS(ZE1L26, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--ZE1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[2]~0
ZE1L40 = (!ME1_sop_enable & (MC1_h2f_AWADDR[2])) # (ME1_sop_enable & ((ZE1_address_burst[2])));


--LE1L52 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~0
LE1L52 = (MC1_h2f_ARADDR[2] & LE1_saved_grant[1]);


--QE2L52 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0
QE2L52 = ( ZE1L40 & ( LE1L52 & ( (!LE1_src_data[126] & ((!LE1_src_data[125]) # (!LE1_src_data[124]))) ) ) ) # ( !ZE1L40 & ( LE1L52 & ( (!LE1_src_data[126] & ((!LE1_src_data[125]) # (!LE1_src_data[124]))) ) ) ) # ( ZE1L40 & ( !LE1L52 & ( (LE1_saved_grant[0] & (!LE1_src_data[126] & ((!LE1_src_data[125]) # (!LE1_src_data[124])))) ) ) );


--QE2L53 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1
QE2L53 = (!QE2_use_reg & ((QE2L52))) # (QE2_use_reg & (QE2_address_reg[2]));


--QE2L57 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[35]~0
QE2L57 = ( QE2L53 & ( ((MC1_h2f_WSTRB[7] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) ) # ( !QE2L53 & ( ((MC1_h2f_WSTRB[3] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) );


--QE2L56 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[34]~1
QE2L56 = ( QE2L53 & ( ((MC1_h2f_WSTRB[6] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) ) # ( !QE2L53 & ( ((MC1_h2f_WSTRB[2] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) );


--QE2L55 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[33]~2
QE2L55 = ( QE2L53 & ( ((MC1_h2f_WSTRB[5] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) ) # ( !QE2L53 & ( ((MC1_h2f_WSTRB[1] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) );


--QE2L54 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[32]~3
QE2L54 = ( QE2L53 & ( ((MC1_h2f_WSTRB[4] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) ) # ( !QE2L53 & ( ((MC1_h2f_WSTRB[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) );


--NE1_m0_write is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|m0_write
NE1_m0_write = (NE1L1 & (NE1_local_write & !LD2_mem_used[1]));


--BF1_in_data_reg[69] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]
--register power-up is low

BF1_in_data_reg[69] = DFFEAS(LE1_saved_grant[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--RE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg~0
RE1L3 = (BF1_out_valid_reg & (NE1L1 & (!LD2_mem_used[1] & BF1_in_data_reg[69])));


--RE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[0]~0
RE1L7 = ( RE1L3 & ( (RE1_waitrequest_reset_override & ((!RE1_wait_latency_counter[0] $ (NE1_m0_write)) # (RE1_wait_latency_counter[1]))) ) ) # ( !RE1L3 & ( (RE1_waitrequest_reset_override & (NE1_m0_write & ((RE1_wait_latency_counter[0]) # (RE1_wait_latency_counter[1])))) ) );


--RE1L9 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter~1
RE1L9 = (RE1L7 & (!RE1_wait_latency_counter[1] $ (!RE1_wait_latency_counter[0])));


--RE1L10 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter~2
RE1L10 = (!RE1_wait_latency_counter[0] & RE1L7);


--LD2L111 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|write~0
LD2L111 = ( BF1_in_data_reg[69] & ( (BF1_out_valid_reg & NE1L3) ) ) # ( !BF1_in_data_reg[69] & ( (BF1_out_valid_reg & (BF1_in_data_reg[68] & (NE1L3 & BF1L152))) ) );


--QE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|p1_ready~0
QE1L7 = (!UE1L1 & ((MC1_h2f_RREADY[0]))) # (UE1L1 & (MC1_h2f_BREADY[0]));


--AF1L55 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0
AF1L55 = ( QE1L4 & ( QE1L7 & ( NE1L2 ) ) ) # ( !QE1L4 & ( QE1L7 & ( NE1L2 ) ) ) # ( QE1L4 & ( !QE1L7 & ( (NE1L2 & (((!LD2_mem[0][124]) # (AF1L50)) # (QE1L5))) ) ) ) # ( !QE1L4 & ( !QE1L7 & ( (NE1L2 & QE1L5) ) ) );


--LD2L74 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
LD2L74 = ( AF1L55 & ( (!AF1L50 & (LD2_mem_used[1] & ((LD2L111)))) # (AF1L50 & ((!LD2L111 & (LD2_mem_used[1])) # (LD2L111 & ((LD2_mem_used[0]))))) ) ) # ( !AF1L55 & ( (!LD2L111 & (LD2_mem_used[1])) # (LD2L111 & ((LD2_mem_used[0]))) ) );


--QE2_endofpacket_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg
--register power-up is low

QE2_endofpacket_reg = DFFEAS(LE1_src_payload[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , !QE2_use_reg,  ,  ,  ,  );


--QE2L81 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0
QE2L81 = ( LE1_src_data[124] & ( (MC1_h2f_WLAST[0] & (LE1_saved_grant[0] & (!LE1_src_data[125] & !LE1_src_data[126]))) ) ) # ( !LE1_src_data[124] & ( (MC1_h2f_WLAST[0] & (LE1_saved_grant[0] & !LE1_src_data[126])) ) );


--QE2L82 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1
QE2L82 = ( QE2L81 & ( (!QE2_count[0]) # ((!QE2_use_reg) # (QE2_endofpacket_reg)) ) ) # ( !QE2L81 & ( (!QE2_count[0] & (LE1_saved_grant[1])) # (QE2_count[0] & ((!QE2_use_reg & (LE1_saved_grant[1])) # (QE2_use_reg & ((QE2_endofpacket_reg))))) ) );


--QE2_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3]
--register power-up is low

QE2_byte_cnt_reg[3] = DFFEAS(QE2L13, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--ME1_burst_bytecount[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[6]
--register power-up is low

ME1_burst_bytecount[6] = DFFEAS(ME1L36, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--ME1L34 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add6~0
ME1L34 = !MC1_h2f_AWLEN[3] $ (((!MC1_h2f_AWLEN[0]) # ((!MC1_h2f_AWLEN[1]) # (!MC1_h2f_AWLEN[2]))));


--ME1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add2~0
ME1L4 = !MC1_h2f_ARLEN[3] $ (((!MC1_h2f_ARLEN[0]) # ((!MC1_h2f_ARLEN[1]) # (!MC1_h2f_ARLEN[2]))));


--LE1_src_data[114] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[114]
LE1_src_data[114] = ( ME1L34 & ( ME1L4 & ( ((LE1_saved_grant[0] & ((!ME1_sop_enable) # (ME1_burst_bytecount[6])))) # (LE1_saved_grant[1]) ) ) ) # ( !ME1L34 & ( ME1L4 & ( ((LE1_saved_grant[0] & (ME1_sop_enable & ME1_burst_bytecount[6]))) # (LE1_saved_grant[1]) ) ) ) # ( ME1L34 & ( !ME1L4 & ( (LE1_saved_grant[0] & ((!ME1_sop_enable) # (ME1_burst_bytecount[6]))) ) ) ) # ( !ME1L34 & ( !ME1L4 & ( (LE1_saved_grant[0] & (ME1_sop_enable & ME1_burst_bytecount[6])) ) ) );


--ME1_burst_bytecount[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[5]
--register power-up is low

ME1_burst_bytecount[5] = DFFEAS(ME1L37, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--ME1L35 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add6~1
ME1L35 = !MC1_h2f_AWLEN[2] $ (((!MC1_h2f_AWLEN[0]) # (!MC1_h2f_AWLEN[1])));


--ME1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add2~1
ME1L5 = !MC1_h2f_ARLEN[2] $ (((!MC1_h2f_ARLEN[0]) # (!MC1_h2f_ARLEN[1])));


--LE1_src_data[113] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[113]
LE1_src_data[113] = ( ME1L35 & ( ME1L5 & ( ((LE1_saved_grant[0] & ((!ME1_sop_enable) # (ME1_burst_bytecount[5])))) # (LE1_saved_grant[1]) ) ) ) # ( !ME1L35 & ( ME1L5 & ( ((LE1_saved_grant[0] & (ME1_sop_enable & ME1_burst_bytecount[5]))) # (LE1_saved_grant[1]) ) ) ) # ( ME1L35 & ( !ME1L5 & ( (LE1_saved_grant[0] & ((!ME1_sop_enable) # (ME1_burst_bytecount[5]))) ) ) ) # ( !ME1L35 & ( !ME1L5 & ( (LE1_saved_grant[0] & (ME1_sop_enable & ME1_burst_bytecount[5])) ) ) );


--ME1_burst_bytecount[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4]
--register power-up is low

ME1_burst_bytecount[4] = DFFEAS(ME1L38, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--ME1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add2~2
ME1L6 = !MC1_h2f_ARLEN[0] $ (!MC1_h2f_ARLEN[1]);


--ME1_burst_bytecount[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[3]
--register power-up is low

ME1_burst_bytecount[3] = DFFEAS(ME1L58, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--LE1_src_data[111] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[111]
LE1_src_data[111] = ( ME1_sop_enable & ( ME1_burst_bytecount[3] & ( ((!MC1_h2f_ARLEN[0] & LE1_saved_grant[1])) # (LE1_saved_grant[0]) ) ) ) # ( !ME1_sop_enable & ( ME1_burst_bytecount[3] & ( (!MC1_h2f_ARLEN[0] & (((!MC1_h2f_AWLEN[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1]))) # (MC1_h2f_ARLEN[0] & (!MC1_h2f_AWLEN[0] & ((LE1_saved_grant[0])))) ) ) ) # ( ME1_sop_enable & ( !ME1_burst_bytecount[3] & ( (!MC1_h2f_ARLEN[0] & LE1_saved_grant[1]) ) ) ) # ( !ME1_sop_enable & ( !ME1_burst_bytecount[3] & ( (!MC1_h2f_ARLEN[0] & (((!MC1_h2f_AWLEN[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1]))) # (MC1_h2f_ARLEN[0] & (!MC1_h2f_AWLEN[0] & ((LE1_saved_grant[0])))) ) ) );


--QE2L19 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~1
QE2L19 = ( LE1_saved_grant[1] & ( LE1_saved_grant[0] & ( (!MC1_h2f_ARSIZE[1] & (!MC1_h2f_ARSIZE[2] & (!MC1_h2f_AWSIZE[1] & !MC1_h2f_AWSIZE[2]))) ) ) ) # ( !LE1_saved_grant[1] & ( LE1_saved_grant[0] & ( (!MC1_h2f_AWSIZE[1] & !MC1_h2f_AWSIZE[2]) ) ) ) # ( LE1_saved_grant[1] & ( !LE1_saved_grant[0] & ( (!MC1_h2f_ARSIZE[1] & !MC1_h2f_ARSIZE[2]) ) ) ) # ( !LE1_saved_grant[1] & ( !LE1_saved_grant[0] ) );


--QE2L66 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[76]~4
QE2L66 = ( LE1_saved_grant[1] & ( LE1_saved_grant[0] & ( (!MC1_h2f_ARSIZE[1] & (!MC1_h2f_AWSIZE[1] & ((MC1_h2f_AWSIZE[2]) # (MC1_h2f_ARSIZE[2])))) ) ) ) # ( !LE1_saved_grant[1] & ( LE1_saved_grant[0] & ( (!MC1_h2f_AWSIZE[1] & MC1_h2f_AWSIZE[2]) ) ) ) # ( LE1_saved_grant[1] & ( !LE1_saved_grant[0] & ( (!MC1_h2f_ARSIZE[1] & MC1_h2f_ARSIZE[2]) ) ) );


--QE2L65 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[75]~5
QE2L65 = (!QE2_use_reg & (!LE1_src_data[126] & ((QE2L29)))) # (QE2_use_reg & (((QE2_byte_cnt_reg[3]))));


--ME1L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[113]~0
ME1L60 = ( ME1_burst_bytecount[5] & ( (!MC1_h2f_AWLEN[2] $ (((!MC1_h2f_AWLEN[0]) # (!MC1_h2f_AWLEN[1])))) # (ME1_sop_enable) ) ) # ( !ME1_burst_bytecount[5] & ( (!ME1_sop_enable & (!MC1_h2f_AWLEN[2] $ (((!MC1_h2f_AWLEN[0]) # (!MC1_h2f_AWLEN[1]))))) ) );


--LE1L53 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~1
LE1L53 = (LE1_saved_grant[1] & (!MC1_h2f_ARLEN[2] $ (((!MC1_h2f_ARLEN[0]) # (!MC1_h2f_ARLEN[1])))));


--QE2L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0
QE2L25 = ( LE1L53 & ( (!LE1_src_data[124]) # (QE2L19) ) ) # ( !LE1L53 & ( (LE1_saved_grant[0] & (ME1L60 & ((!LE1_src_data[124]) # (QE2L19)))) ) );


--LE1L54 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~2
LE1L54 = ( ME1_burst_bytecount[4] & ( (LE1_saved_grant[0] & ((!MC1_h2f_AWLEN[0] $ (!MC1_h2f_AWLEN[1])) # (ME1_sop_enable))) ) ) # ( !ME1_burst_bytecount[4] & ( (LE1_saved_grant[0] & (!ME1_sop_enable & (!MC1_h2f_AWLEN[0] $ (!MC1_h2f_AWLEN[1])))) ) );


--LE1L55 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~3
LE1L55 = (LE1_saved_grant[1] & (!MC1_h2f_ARLEN[0] $ (!MC1_h2f_ARLEN[1])));


--QE2L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1
QE2L26 = (LE1_src_data[124] & (!QE2L19 & ((LE1L55) # (LE1L54))));


--QE2_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4]
--register power-up is low

QE2_byte_cnt_reg[4] = DFFEAS(QE2L14, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--QE2L67 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[76]~6
QE2L67 = (QE2L66 & (!LE1_src_data[124] & LE1_src_data[111]));


--QE2L68 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[76]~7
QE2L68 = ( QE2_byte_cnt_reg[4] & ( QE2L67 ) ) # ( !QE2_byte_cnt_reg[4] & ( QE2L67 & ( !QE2_use_reg ) ) ) # ( QE2_byte_cnt_reg[4] & ( !QE2L67 & ( ((!LE1_src_data[126] & ((QE2L26) # (QE2L25)))) # (QE2_use_reg) ) ) ) # ( !QE2_byte_cnt_reg[4] & ( !QE2L67 & ( (!LE1_src_data[126] & (!QE2_use_reg & ((QE2L26) # (QE2L25)))) ) ) );


--QE2_byte_cnt_reg[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[7]
--register power-up is low

QE2_byte_cnt_reg[7] = DFFEAS(QE2L15, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--ME1_burst_bytecount[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[7]
--register power-up is low

ME1_burst_bytecount[7] = DFFEAS(ME1L39, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--ME1L62 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[115]~1
ME1L62 = ( ME1_sop_enable & ( ME1_burst_bytecount[7] ) ) # ( !ME1_sop_enable & ( ME1_burst_bytecount[7] & ( (MC1_h2f_AWLEN[0] & (MC1_h2f_AWLEN[1] & (MC1_h2f_AWLEN[2] & MC1_h2f_AWLEN[3]))) ) ) ) # ( !ME1_sop_enable & ( !ME1_burst_bytecount[7] & ( (MC1_h2f_AWLEN[0] & (MC1_h2f_AWLEN[1] & (MC1_h2f_AWLEN[2] & MC1_h2f_AWLEN[3]))) ) ) );


--LE1L56 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~4
LE1L56 = ( LE1_saved_grant[1] & ( (MC1_h2f_ARLEN[0] & (MC1_h2f_ARLEN[1] & (MC1_h2f_ARLEN[2] & MC1_h2f_ARLEN[3]))) ) );


--QE2L78 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[79]~8
QE2L78 = ( ME1L62 & ( LE1L56 & ( (LE1_src_data[125] & (!LE1_src_data[126] & LE1_src_data[124])) ) ) ) # ( !ME1L62 & ( LE1L56 & ( (LE1_src_data[125] & (!LE1_src_data[126] & LE1_src_data[124])) ) ) ) # ( ME1L62 & ( !LE1L56 & ( (LE1_saved_grant[0] & (LE1_src_data[125] & (!LE1_src_data[126] & LE1_src_data[124]))) ) ) );


--QE2L79 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[79]~9
QE2L79 = ( QE2L78 & ( (!QE2_use_reg) # (QE2_byte_cnt_reg[7]) ) ) # ( !QE2L78 & ( (!QE2_use_reg & (LE1_src_data[126] & (QE2L29))) # (QE2_use_reg & (((QE2_byte_cnt_reg[7])))) ) );


--QE2L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2
QE2L27 = ( LE1_src_data[113] & ( LE1L13 & ( (!LE1_src_data[125] & (((LE1_src_data[111])) # (LE1_src_data[126]))) # (LE1_src_data[125] & (((!LE1_src_data[124] & LE1_src_data[111])))) ) ) ) # ( !LE1_src_data[113] & ( LE1L13 & ( (!LE1_src_data[125] & ((!LE1_src_data[126] & ((LE1_src_data[111]))) # (LE1_src_data[126] & (LE1_src_data[124])))) # (LE1_src_data[125] & (((!LE1_src_data[124] & LE1_src_data[111])))) ) ) ) # ( LE1_src_data[113] & ( !LE1L13 & ( (!LE1_src_data[125] & ((!LE1_src_data[126] & ((LE1_src_data[111]))) # (LE1_src_data[126] & (!LE1_src_data[124])))) # (LE1_src_data[125] & (((!LE1_src_data[124] & LE1_src_data[111])))) ) ) ) # ( !LE1_src_data[113] & ( !LE1L13 & ( (LE1_src_data[111] & ((!LE1_src_data[125] & (!LE1_src_data[126])) # (LE1_src_data[125] & ((!LE1_src_data[124]))))) ) ) );


--QE2_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]
--register power-up is low

QE2_byte_cnt_reg[6] = DFFEAS(QE2L16, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--QE2L76 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[78]~10
QE2L76 = ( ME1L62 & ( LE1L56 & ( (LE1_src_data[124] & (!QE2L19 & !LE1_src_data[114])) ) ) ) # ( !ME1L62 & ( LE1L56 & ( (LE1_src_data[124] & (!QE2L19 & !LE1_src_data[114])) ) ) ) # ( ME1L62 & ( !LE1L56 & ( (!LE1_src_data[124] & (!LE1_saved_grant[0])) # (LE1_src_data[124] & ((!QE2L19 & ((!LE1_src_data[114]))) # (QE2L19 & (!LE1_saved_grant[0])))) ) ) ) # ( !ME1L62 & ( !LE1L56 & ( (!LE1_src_data[124]) # ((!LE1_src_data[114]) # (QE2L19)) ) ) );


--QE2L77 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[78]~11
QE2L77 = ( QE2L76 & ( (!QE2_use_reg & (LE1_src_data[126] & (QE2L27))) # (QE2_use_reg & (((QE2_byte_cnt_reg[6])))) ) ) # ( !QE2L76 & ( (!QE2_use_reg & ((!LE1_src_data[126]) # ((QE2L27)))) # (QE2_use_reg & (((QE2_byte_cnt_reg[6])))) ) );


--QE2_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]
--register power-up is low

QE2_byte_cnt_reg[5] = DFFEAS(QE2L17, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--QE2L69 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~12
QE2L69 = ( LE1L55 & ( (!LE1_src_data[124]) # ((QE2L19) # (LE1_src_data[111])) ) ) # ( !LE1L55 & ( (!LE1_src_data[124] & (((LE1L54)))) # (LE1_src_data[124] & ((!QE2L19 & (LE1_src_data[111])) # (QE2L19 & ((LE1L54))))) ) );


--QE2L70 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~13
QE2L70 = ( LE1L53 & ( (LE1_src_data[124] & !QE2L19) ) ) # ( !LE1L53 & ( (LE1_saved_grant[0] & (LE1_src_data[124] & (!QE2L19 & ME1L60))) ) );


--ME1L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[114]~2
ME1L61 = ( ME1_sop_enable & ( ME1_burst_bytecount[6] ) ) # ( !ME1_sop_enable & ( ME1_burst_bytecount[6] & ( !MC1_h2f_AWLEN[3] $ (((!MC1_h2f_AWLEN[0]) # ((!MC1_h2f_AWLEN[1]) # (!MC1_h2f_AWLEN[2])))) ) ) ) # ( !ME1_sop_enable & ( !ME1_burst_bytecount[6] & ( !MC1_h2f_AWLEN[3] $ (((!MC1_h2f_AWLEN[0]) # ((!MC1_h2f_AWLEN[1]) # (!MC1_h2f_AWLEN[2])))) ) ) );


--QE2L71 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~14
QE2L71 = ( ME1L61 & ( ME1L4 & ( (!LE1_saved_grant[1] & (LE1_saved_grant[0] & ((!LE1_src_data[124]) # (QE2L19)))) # (LE1_saved_grant[1] & (((!LE1_src_data[124]) # (QE2L19)))) ) ) ) # ( !ME1L61 & ( ME1L4 & ( (LE1_saved_grant[1] & ((!LE1_src_data[124]) # (QE2L19))) ) ) ) # ( ME1L61 & ( !ME1L4 & ( (LE1_saved_grant[0] & ((!LE1_src_data[124]) # (QE2L19))) ) ) );


--BF1L141 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0
BF1L141 = ( !QE2L72 & ( (!QE2L65 & (!QE2L68 & (!QE2L79 & !QE2L77))) ) );


--QE2_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2]
--register power-up is low

QE2_byte_cnt_reg[2] = DFFEAS(QE2L45, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE2L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3
QE2L28 = (LE1_src_data[111] & ((!LE1_src_data[125] & (!LE1_src_data[126])) # (LE1_src_data[125] & ((!LE1_src_data[124])))));


--BF1L142 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1
BF1L142 = (BF1_new_burst_reg & QE2L61);


--BF1L143 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2
BF1L143 = ( !BF1L34 & ( (!BF1_new_burst_reg & (BF1L22 & (!BF1L26 & !BF1L30))) ) );


--BF1L144 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3
BF1L144 = ( BF1L142 & ( BF1L143 & ( ((!BF1L64) # ((!BF1L14 & !BF1L18))) # (BF1L141) ) ) ) # ( !BF1L142 & ( BF1L143 & ( (!BF1L64) # ((!BF1L14 & !BF1L18)) ) ) ) # ( BF1L142 & ( !BF1L143 & ( (!BF1L64) # (BF1L141) ) ) ) # ( !BF1L142 & ( !BF1L143 & ( !BF1L64 ) ) );


--BF1_WideNor0 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0
BF1_WideNor0 = (!QE2L61 & BF1L141);


--RE1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg~1
RE1L4 = ( RE1L3 & ( (RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & (!RE1_wait_latency_counter[0] $ (!NE1_m0_write)))) ) );


--QE1L8 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|p1_ready~1
QE1L8 = ( !QE1L7 & ( (!QE1L5 & ((!QE1L4) # ((LD2_mem[0][124] & !AF1L50)))) ) );


--LD3_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]
--register power-up is low

LD3_mem_used[1] = DFFEAS(LD3L5, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD3L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0
LD3L3 = ( QE1L8 & ( LD3_mem_used[1] & ( LD3_mem_used[0] ) ) ) # ( !QE1L8 & ( LD3_mem_used[1] & ( ((RE1_read_latency_shift_reg[0] & ((!LD2_mem[0][123]) # (!LD2_mem_used[0])))) # (LD3_mem_used[0]) ) ) ) # ( QE1L8 & ( !LD3_mem_used[1] & ( (LD3_mem_used[0]) # (RE1_read_latency_shift_reg[0]) ) ) ) # ( !QE1L8 & ( !LD3_mem_used[1] & ( (!RE1_read_latency_shift_reg[0] & (LD3_mem_used[0] & (LD2_mem[0][123] & LD2_mem_used[0]))) # (RE1_read_latency_shift_reg[0] & (((LD2_mem[0][123] & LD2_mem_used[0])) # (LD3_mem_used[0]))) ) ) );


--LD2_mem[1][123] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][123]
--register power-up is low

LD2_mem[1][123] = DFFEAS(LD2L107, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--QE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|out_valid~1
QE1L6 = (!QE1L5 & ((!QE1L4) # ((LD2_mem[0][124] & !AF1L50))));


--LD2L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|always0~0
LD2L1 = ( QE1L7 & ( (!LD2_mem_used[0]) # ((NE1L2 & !AF1L50)) ) ) # ( !QE1L7 & ( (!LD2_mem_used[0]) # ((NE1L2 & (!AF1L50 & !QE1L6))) ) );


--LD2L72 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1
LD2L72 = ( AF1L55 & ( ((LD2_mem_used[0] & ((AF1L50) # (LD2_mem_used[1])))) # (LD2L111) ) ) # ( !AF1L55 & ( (LD2L111) # (LD2_mem_used[0]) ) );


--LD2_mem[1][124] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][124]
--register power-up is low

LD2_mem[1][124] = DFFEAS(LD2L75, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L75 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~0
LD2L75 = (!LD2_mem_used[1] & (BF1L152)) # (LD2_mem_used[1] & ((LD2_mem[1][124])));


--LD2_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]
--register power-up is low

LD2_mem[1][69] = DFFEAS(LD2L76, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L76 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~1
LD2L76 = (!LD2_mem_used[1] & (BF1_in_data_reg[69])) # (LD2_mem_used[1] & ((LD2_mem[1][69])));


--AF1_burst_uncompress_byte_counter[8] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]
--register power-up is low

AF1_burst_uncompress_byte_counter[8] = DFFEAS(AF1L46, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--AF1L39 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0
AF1L39 = (AF1_burst_uncompress_busy & (((!AF1L48) # (AF1_burst_uncompress_byte_counter[8])) # (AF1_burst_uncompress_byte_counter[2])));


--AF1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1
AF1L40 = (!AF1L47 & (AF1L50 & ((!LD2_mem[0][74]) # (AF1L39))));


--AF1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0
AF1L1 = ( !AF1_burst_uncompress_byte_counter[2] & ( (!AF1_burst_uncompress_byte_counter[6] & (!AF1_burst_uncompress_byte_counter[5] & (!AF1_burst_uncompress_byte_counter[4] & !AF1_burst_uncompress_byte_counter[3]))) ) );


--AF1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0
AF1L5 = (!LD2_mem[0][77] & (!LD2_mem[0][76] & (!LD2_mem[0][75] & !LD2_mem[0][74])));


--AF1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1
AF1L6 = (!LD2_mem[0][78] & AF1L5);


--AF1L41 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2
AF1L41 = ( AF1L39 & ( AF1L6 & ( (AF1L50 & (!AF1_burst_uncompress_byte_counter[7] $ (!AF1L1))) ) ) ) # ( !AF1L39 & ( AF1L6 & ( (!LD2_mem[0][79] & AF1L50) ) ) ) # ( AF1L39 & ( !AF1L6 & ( (AF1L50 & (!AF1_burst_uncompress_byte_counter[7] $ (!AF1L1))) ) ) ) # ( !AF1L39 & ( !AF1L6 & ( (LD2_mem[0][79] & AF1L50) ) ) );


--AF1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1
AF1L2 = ( AF1_burst_uncompress_byte_counter[2] & ( !AF1_burst_uncompress_byte_counter[6] ) ) # ( !AF1_burst_uncompress_byte_counter[2] & ( !AF1_burst_uncompress_byte_counter[6] $ (((!AF1_burst_uncompress_byte_counter[5] & (!AF1_burst_uncompress_byte_counter[4] & !AF1_burst_uncompress_byte_counter[3])))) ) );


--AF1L42 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3
AF1L42 = ( AF1L2 & ( (AF1L50 & (!AF1L39 & (!LD2_mem[0][78] $ (!AF1L5)))) ) ) # ( !AF1L2 & ( (AF1L50 & ((!LD2_mem[0][78] $ (!AF1L5)) # (AF1L39))) ) );


--AF1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2
AF1L3 = !AF1_burst_uncompress_byte_counter[5] $ (((!AF1_burst_uncompress_byte_counter[4] & (!AF1_burst_uncompress_byte_counter[3] & !AF1_burst_uncompress_byte_counter[2]))));


--AF1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~2
AF1L7 = !LD2_mem[0][77] $ (((!LD2_mem[0][76] & (!LD2_mem[0][75] & !LD2_mem[0][74]))));


--AF1L43 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4
AF1L43 = (AF1L50 & ((!AF1L39 & ((!AF1L7))) # (AF1L39 & (!AF1L3))));


--AF1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~3
AF1L4 = !AF1_burst_uncompress_byte_counter[4] $ (((!AF1_burst_uncompress_byte_counter[3] & !AF1_burst_uncompress_byte_counter[2])));


--AF1L44 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5
AF1L44 = ( !AF1L39 & ( AF1L4 & ( (AF1L50 & (!LD2_mem[0][76] $ (((LD2_mem[0][74]) # (LD2_mem[0][75]))))) ) ) ) # ( AF1L39 & ( !AF1L4 & ( AF1L50 ) ) ) # ( !AF1L39 & ( !AF1L4 & ( (AF1L50 & (!LD2_mem[0][76] $ (((LD2_mem[0][74]) # (LD2_mem[0][75]))))) ) ) );


--AF1L45 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6
AF1L45 = ( AF1L50 & ( AF1L39 & ( !AF1_burst_uncompress_byte_counter[3] $ (AF1_burst_uncompress_byte_counter[2]) ) ) ) # ( AF1L50 & ( !AF1L39 & ( !LD2_mem[0][75] $ (LD2_mem[0][74]) ) ) );


--LD2_mem[1][74] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]
--register power-up is low

LD2_mem[1][74] = DFFEAS(LD2L77, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L77 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~2
LD2L77 = ( LD2_mem[1][74] & ( ((!BF1_state.ST_UNCOMP_WR_SUBBURST & ((BF1_out_byte_cnt_reg[2]))) # (BF1_state.ST_UNCOMP_WR_SUBBURST & (BF1_out_uncomp_byte_cnt_reg[2]))) # (LD2_mem_used[1]) ) ) # ( !LD2_mem[1][74] & ( (!LD2_mem_used[1] & ((!BF1_state.ST_UNCOMP_WR_SUBBURST & ((BF1_out_byte_cnt_reg[2]))) # (BF1_state.ST_UNCOMP_WR_SUBBURST & (BF1_out_uncomp_byte_cnt_reg[2])))) ) );


--LD2_mem[1][79] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]
--register power-up is low

LD2_mem[1][79] = DFFEAS(LD2L78, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L78 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~3
LD2L78 = (!LD2_mem_used[1] & (BF1_state.ST_UNCOMP_WR_SUBBURST & (BF1_out_uncomp_byte_cnt_reg[7]))) # (LD2_mem_used[1] & (((LD2_mem[1][79]))));


--LD2_mem[1][78] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]
--register power-up is low

LD2_mem[1][78] = DFFEAS(LD2L79, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L79 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~4
LD2L79 = (!LD2_mem_used[1] & (BF1_state.ST_UNCOMP_WR_SUBBURST & (BF1_out_uncomp_byte_cnt_reg[6]))) # (LD2_mem_used[1] & (((LD2_mem[1][78]))));


--LD2_mem[1][77] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]
--register power-up is low

LD2_mem[1][77] = DFFEAS(LD2L80, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L80 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~5
LD2L80 = (!LD2_mem_used[1] & (BF1_state.ST_UNCOMP_WR_SUBBURST & (BF1_out_uncomp_byte_cnt_reg[5]))) # (LD2_mem_used[1] & (((LD2_mem[1][77]))));


--LD2_mem[1][76] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]
--register power-up is low

LD2_mem[1][76] = DFFEAS(LD2L81, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L81 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~6
LD2L81 = (!LD2_mem_used[1] & (BF1_state.ST_UNCOMP_WR_SUBBURST & (BF1_out_uncomp_byte_cnt_reg[4]))) # (LD2_mem_used[1] & (((LD2_mem[1][76]))));


--LD2_mem[1][75] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]
--register power-up is low

LD2_mem[1][75] = DFFEAS(LD2L82, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L82 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~7
LD2L82 = (!LD2_mem_used[1] & (BF1_state.ST_UNCOMP_WR_SUBBURST & (BF1_out_uncomp_byte_cnt_reg[3]))) # (LD2_mem_used[1] & (((LD2_mem[1][75]))));


--LD2_mem[0][82] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]
--register power-up is low

LD2_mem[0][82] = DFFEAS(LD2L102, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--AF1L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]~0
AF1L25 = ( QE1L8 & ( LD2_mem[0][82] & ( AF1_burst_uncompress_address_base[2] ) ) ) # ( !QE1L8 & ( LD2_mem[0][82] & ( (AF1_burst_uncompress_address_base[2] & ((!NE1L2) # (AF1_burst_uncompress_busy))) ) ) ) # ( QE1L8 & ( !LD2_mem[0][82] & ( AF1_burst_uncompress_address_base[2] ) ) ) # ( !QE1L8 & ( !LD2_mem[0][82] & ( (!NE1L2 & (((AF1_burst_uncompress_address_base[2])))) # (NE1L2 & ((!AF1_burst_uncompress_busy & ((LD2_mem[0][38]))) # (AF1_burst_uncompress_busy & (AF1_burst_uncompress_address_base[2])))) ) ) );


--AF1_p1_burst_uncompress_address_offset[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[2]
AF1_p1_burst_uncompress_address_offset[2] = (LD2_mem[0][82] & AF1L9);


--LD2_mem[1][120] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][120]
--register power-up is low

LD2_mem[1][120] = DFFEAS(LD2L83, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[120] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[120]
--register power-up is low

BF1_in_data_reg[120] = DFFEAS(LE1_src_data[124], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L83 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~8
LD2L83 = (!LD2_mem_used[1] & ((BF1_in_data_reg[120]))) # (LD2_mem_used[1] & (LD2_mem[1][120]));


--LD2_mem[1][121] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][121]
--register power-up is low

LD2_mem[1][121] = DFFEAS(LD2L84, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[121] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[121]
--register power-up is low

BF1_in_data_reg[121] = DFFEAS(LE1_src_data[125], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L84 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~9
LD2L84 = (!LD2_mem_used[1] & ((BF1_in_data_reg[121]))) # (LD2_mem_used[1] & (LD2_mem[1][121]));


--LD2_mem[1][122] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][122]
--register power-up is low

LD2_mem[1][122] = DFFEAS(LD2L85, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[122] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[122]
--register power-up is low

BF1_in_data_reg[122] = DFFEAS(LE1_src_data[126], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L85 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~10
LD2L85 = (!LD2_mem_used[1] & ((BF1_in_data_reg[122]))) # (LD2_mem_used[1] & (LD2_mem[1][122]));


--LD2_mem[1][88] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]
--register power-up is low

LD2_mem[1][88] = DFFEAS(LD2L86, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[88] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]
--register power-up is low

BF1_in_data_reg[88] = DFFEAS(QE2L80, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L86 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~11
LD2L86 = (!LD2_mem_used[1] & ((BF1_in_data_reg[88]))) # (LD2_mem_used[1] & (LD2_mem[1][88]));


--LD2_mem[1][89] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]
--register power-up is low

LD2_mem[1][89] = DFFEAS(LD2L87, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[89] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]
--register power-up is low

BF1_in_data_reg[89] = DFFEAS(BF1L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L87 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~12
LD2L87 = (!LD2_mem_used[1] & ((BF1_in_data_reg[89]))) # (LD2_mem_used[1] & (LD2_mem[1][89]));


--LD2_mem[1][38] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]
--register power-up is low

LD2_mem[1][38] = DFFEAS(LD2L88, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L88 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~13
LD2L88 = (!LD2_mem_used[1] & ((BF1_int_nxt_addr_reg_dly[2]))) # (LD2_mem_used[1] & (LD2_mem[1][38]));


--LD2_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]
--register power-up is low

LD2_mem[1][68] = DFFEAS(LD2L89, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L89 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~14
LD2L89 = (!LD2_mem_used[1] & (BF1_in_data_reg[68])) # (LD2_mem_used[1] & ((LD2_mem[1][68])));


--LD2_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]
--register power-up is low

LD2_mem[1][99] = DFFEAS(LD2L90, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]
--register power-up is low

BF1_in_data_reg[99] = DFFEAS(LE1_src_data[135], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L90 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~15
LD2L90 = (!LD2_mem_used[1] & ((BF1_in_data_reg[99]))) # (LD2_mem_used[1] & (LD2_mem[1][99]));


--LD2_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][100]
--register power-up is low

LD2_mem[1][100] = DFFEAS(LD2L91, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]
--register power-up is low

BF1_in_data_reg[100] = DFFEAS(LE1_src_data[136], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L91 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~16
LD2L91 = (!LD2_mem_used[1] & ((BF1_in_data_reg[100]))) # (LD2_mem_used[1] & (LD2_mem[1][100]));


--LD2_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][101]
--register power-up is low

LD2_mem[1][101] = DFFEAS(LD2L92, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]
--register power-up is low

BF1_in_data_reg[101] = DFFEAS(LE1_src_data[137], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L92 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~17
LD2L92 = (!LD2_mem_used[1] & ((BF1_in_data_reg[101]))) # (LD2_mem_used[1] & (LD2_mem[1][101]));


--LD2_mem[1][102] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][102]
--register power-up is low

LD2_mem[1][102] = DFFEAS(LD2L93, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[102] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]
--register power-up is low

BF1_in_data_reg[102] = DFFEAS(LE1_src_data[138], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L93 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~18
LD2L93 = (!LD2_mem_used[1] & ((BF1_in_data_reg[102]))) # (LD2_mem_used[1] & (LD2_mem[1][102]));


--LD2_mem[1][103] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][103]
--register power-up is low

LD2_mem[1][103] = DFFEAS(LD2L94, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[103] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]
--register power-up is low

BF1_in_data_reg[103] = DFFEAS(LE1_src_data[139], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L94 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~19
LD2L94 = (!LD2_mem_used[1] & ((BF1_in_data_reg[103]))) # (LD2_mem_used[1] & (LD2_mem[1][103]));


--LD2_mem[1][104] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][104]
--register power-up is low

LD2_mem[1][104] = DFFEAS(LD2L95, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[104] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]
--register power-up is low

BF1_in_data_reg[104] = DFFEAS(LE1_src_data[140], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L95 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~20
LD2L95 = (!LD2_mem_used[1] & ((BF1_in_data_reg[104]))) # (LD2_mem_used[1] & (LD2_mem[1][104]));


--LD2_mem[1][105] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][105]
--register power-up is low

LD2_mem[1][105] = DFFEAS(LD2L96, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[105] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]
--register power-up is low

BF1_in_data_reg[105] = DFFEAS(LE1_src_data[141], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L96 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~21
LD2L96 = (!LD2_mem_used[1] & ((BF1_in_data_reg[105]))) # (LD2_mem_used[1] & (LD2_mem[1][105]));


--LD2_mem[1][106] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]
--register power-up is low

LD2_mem[1][106] = DFFEAS(LD2L97, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[106] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]
--register power-up is low

BF1_in_data_reg[106] = DFFEAS(LE1_src_data[142], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L97 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~22
LD2L97 = (!LD2_mem_used[1] & ((BF1_in_data_reg[106]))) # (LD2_mem_used[1] & (LD2_mem[1][106]));


--LD2_mem[1][107] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]
--register power-up is low

LD2_mem[1][107] = DFFEAS(LD2L98, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[107] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]
--register power-up is low

BF1_in_data_reg[107] = DFFEAS(LE1_src_data[143], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L98 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~23
LD2L98 = (!LD2_mem_used[1] & ((BF1_in_data_reg[107]))) # (LD2_mem_used[1] & (LD2_mem[1][107]));


--LD2_mem[1][108] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]
--register power-up is low

LD2_mem[1][108] = DFFEAS(LD2L99, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[108] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]
--register power-up is low

BF1_in_data_reg[108] = DFFEAS(LE1_src_data[144], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L99 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~24
LD2L99 = (!LD2_mem_used[1] & ((BF1_in_data_reg[108]))) # (LD2_mem_used[1] & (LD2_mem[1][108]));


--LD2_mem[1][109] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]
--register power-up is low

LD2_mem[1][109] = DFFEAS(LD2L100, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[109] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]
--register power-up is low

BF1_in_data_reg[109] = DFFEAS(LE1_src_data[145], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L100 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~25
LD2L100 = (!LD2_mem_used[1] & ((BF1_in_data_reg[109]))) # (LD2_mem_used[1] & (LD2_mem[1][109]));


--LD2_mem[1][110] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]
--register power-up is low

LD2_mem[1][110] = DFFEAS(LD2L101, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_in_data_reg[110] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]
--register power-up is low

BF1_in_data_reg[110] = DFFEAS(LE1_src_data[146], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LD2L101 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~26
LD2L101 = (!LD2_mem_used[1] & ((BF1_in_data_reg[110]))) # (LD2_mem_used[1] & (LD2_mem[1][110]));


--XD1_dr_control[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]
--register power-up is low

XD1_dr_control[2] = DFFEAS(XD1L326, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--XD1L325 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~2
XD1L325 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[2])));


--EE1L24 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1
EE1L24 = (BE1L1 & EE1L23);


--XD1L352 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~8
XD1L352 = ( !XD1_read_state.ST_HEADER & ( XD1_read_state.ST_READ_DATA & ( (XD1_header_out_bit_counter[0] & (!XD1_header_out_bit_counter[1] & (!XD1_header_out_bit_counter[2] & !XD1_header_out_bit_counter[3]))) ) ) ) # ( XD1_read_state.ST_HEADER & ( !XD1_read_state.ST_READ_DATA ) ) # ( !XD1_read_state.ST_HEADER & ( !XD1_read_state.ST_READ_DATA & ( (XD1_header_out_bit_counter[0] & (!XD1_header_out_bit_counter[1] & (!XD1_header_out_bit_counter[2] & !XD1_header_out_bit_counter[3]))) ) ) );


--XD1L353 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~9
XD1L353 = ( XD1L268 & ( XD1L352 & ( (!XD1_padded_bit_counter[0] & (XD1L269 & XD1L283)) ) ) ) # ( !XD1L268 & ( XD1L352 & ( (!XD1_padded_bit_counter[0] & (XD1L269 & XD1L283)) ) ) ) # ( XD1L268 & ( !XD1L352 & ( XD1_read_state.ST_HEADER ) ) );


--XD1L354 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~10
XD1L354 = (!XD1_read_state.ST_READ_DATA & XD1_read_data_all_valid);


--XD1L355 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~11
XD1L355 = ( XD1L271 & ( XD1L272 & ( (XD1_read_state.ST_READ_DATA & (XD1_read_data_valid & ((!XD1L270) # (XD1_scan_length_byte_counter[7])))) ) ) ) # ( !XD1L271 & ( XD1L272 & ( (XD1_read_state.ST_READ_DATA & XD1_read_data_valid) ) ) ) # ( XD1L271 & ( !XD1L272 & ( (XD1_read_state.ST_READ_DATA & XD1_read_data_valid) ) ) ) # ( !XD1L271 & ( !XD1L272 & ( (XD1_read_state.ST_READ_DATA & XD1_read_data_valid) ) ) );


--XD1L356 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~12
XD1L356 = ( XD1L355 & ( (XD1L353 & ((!EE1_full1) # (EE1L24))) ) ) # ( !XD1L355 & ( (XD1L353 & ((!EE1_full1) # ((!XD1L354) # (EE1L24)))) ) );


--XD1_dr_data_out[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]
--register power-up is low

XD1_dr_data_out[2] = DFFEAS(XD1L375, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--XD1L369 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~13
XD1L369 = (!XD1L353 & ((XD1_dr_data_out[2]))) # (XD1L353 & (EE1_data1[1]));


--XD1_read_state.ST_PADDED is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED
--register power-up is low

XD1_read_state.ST_PADDED = DFFEAS(XD1L534, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L370 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~14
XD1L370 = ( XD1L283 & ( XD1_read_state.ST_PADDED & ( (!XD1_read_state.ST_HEADER & (XD1L282 & ((!XD1L269) # (XD1_padded_bit_counter[0])))) ) ) ) # ( !XD1L283 & ( XD1_read_state.ST_PADDED & ( (!XD1_read_state.ST_HEADER & (((!XD1_padded_bit_counter[0] & XD1L269)) # (XD1L282))) # (XD1_read_state.ST_HEADER & (((!XD1_padded_bit_counter[0] & XD1L269)))) ) ) ) # ( XD1L283 & ( !XD1_read_state.ST_PADDED & ( (!XD1_read_state.ST_HEADER & (XD1L282 & ((!XD1L269) # (XD1_padded_bit_counter[0])))) ) ) ) # ( !XD1L283 & ( !XD1_read_state.ST_PADDED & ( (!XD1_read_state.ST_HEADER & XD1L282) ) ) );


--XD1L371 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~15
XD1L371 = ( XD1L355 & ( !XD1L370 & ( (!XD1L353) # (EE1_full1) ) ) ) # ( !XD1L355 & ( !XD1L370 & ( (!XD1L353) # ((EE1_full1 & XD1L354)) ) ) );


--XD1L372 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~16
XD1L372 = ( XD1L369 & ( XD1L371 & ( (!A1L5636 & (A1L5609 & (A1L5625 & !XD1L356))) ) ) ) # ( XD1L369 & ( !XD1L371 & ( (!A1L5636 & (A1L5609 & A1L5625)) ) ) ) # ( !XD1L369 & ( !XD1L371 & ( (!A1L5636 & (A1L5609 & A1L5625)) ) ) );


--XD1L284 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~1
XD1L284 = (!XD1_padded_bit_counter[0] & (XD1L269 & XD1L283));


--VD1_virtual_state_cdr is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr
VD1_virtual_state_cdr = (!A1L5636 & (A1L5609 & A1L5616));


--XD1L530 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~8
XD1L530 = ( XD1_read_state.ST_READ_DATA & ( VD1_virtual_state_cdr & ( (VD1L2 & (!XD1_read_state.ST_HEADER & XD1L282)) ) ) ) # ( !XD1_read_state.ST_READ_DATA & ( VD1_virtual_state_cdr & ( (VD1L2 & ((!XD1_read_state.ST_HEADER & (XD1L282)) # (XD1_read_state.ST_HEADER & ((XD1L284))))) ) ) ) # ( XD1_read_state.ST_READ_DATA & ( !VD1_virtual_state_cdr & ( ((VD1L2 & XD1L282)) # (XD1_read_state.ST_HEADER) ) ) ) # ( !XD1_read_state.ST_READ_DATA & ( !VD1_virtual_state_cdr & ( ((VD1L2 & XD1L282)) # (XD1_read_state.ST_HEADER) ) ) );


--XD1L452 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~0
XD1L452 = ( !XD1_read_state.ST_HEADER & ( (!A1L5636 & (A1L5609 & (A1L5625 & !XD1_header_out_bit_counter[0]))) ) );


--XD1L448 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1
XD1L448 = (XD1L280 & (((VD1L2 & !XD1_read_state.ST_HEADER)) # (VD1_virtual_state_cdr)));


--XD1L453 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~2
XD1L453 = ( XD1_header_out_bit_counter[1] & ( !XD1_read_state.ST_HEADER & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_header_out_bit_counter[0]))) ) ) ) # ( !XD1_header_out_bit_counter[1] & ( !XD1_read_state.ST_HEADER & ( (!A1L5636 & (A1L5609 & (A1L5625 & !XD1_header_out_bit_counter[0]))) ) ) );


--XD1L153 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~0
XD1L153 = !XD1_header_out_bit_counter[2] $ (((!XD1_header_out_bit_counter[0] & !XD1_header_out_bit_counter[1])));


--XD1L454 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~3
XD1L454 = ( !XD1L153 & ( (!A1L5636 & (A1L5609 & (A1L5625 & !XD1_read_state.ST_HEADER))) ) );


--XD1L154 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~1
XD1L154 = !XD1_header_out_bit_counter[3] $ (((!XD1_header_out_bit_counter[0] & (!XD1_header_out_bit_counter[1] & !XD1_header_out_bit_counter[2]))));


--XD1L455 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~4
XD1L455 = ( !XD1L154 & ( (!A1L5636 & (A1L5609 & (A1L5625 & !XD1_read_state.ST_HEADER))) ) );


--XD1L489 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~0
XD1L489 = ( XD1L283 & ( (!XD1_read_state.ST_HEADER & ((!XD1L282) # ((!XD1_padded_bit_counter[0] & XD1L269)))) ) ) # ( !XD1L283 & ( (!XD1_read_state.ST_HEADER & !XD1L282) ) );


--XD1L485 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1
XD1L485 = ( XD1L489 ) # ( !XD1L489 & ( ((!A1L5609) # ((!A1L5625) # (XD1_read_state.ST_READ_DATA))) # (A1L5636) ) );


--XD1L486 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2
XD1L486 = ( XD1L489 & ( (XD1L280 & VD1_virtual_state_cdr) ) ) # ( !XD1L489 & ( (XD1L280 & (((VD1L2 & !XD1_read_state.ST_READ_DATA)) # (VD1_virtual_state_cdr))) ) );


--XD1L357 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~17
XD1L357 = (XD1_read_state.ST_HEADER & XD1_read_state.ST_READ_DATA);


--XD1L496 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~3
XD1L496 = (XD1_padded_bit_counter[8] & (((!A1L5609) # (!A1L5616)) # (A1L5636)));


--XD1_offset[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]
--register power-up is low

XD1_offset[7] = DFFEAS(XD1_dr_control[7], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1_offset[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]
--register power-up is low

XD1_offset[6] = DFFEAS(XD1_dr_control[6], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1_offset[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]
--register power-up is low

XD1_offset[5] = DFFEAS(XD1_dr_control[5], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1_offset[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]
--register power-up is low

XD1_offset[4] = DFFEAS(XD1_dr_control[4], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1_offset[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]
--register power-up is low

XD1_offset[3] = DFFEAS(XD1_dr_control[3], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1L152 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add5~0
XD1L152 = (XD1_offset[6] & (XD1_offset[5] & (XD1_offset[4] & XD1_offset[3])));


--XD1_offset[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]
--register power-up is low

XD1_offset[2] = DFFEAS(XD1_dr_control[2], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1_offset[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]
--register power-up is low

XD1_offset[1] = DFFEAS(XD1_dr_control[1], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1_offset[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]
--register power-up is low

XD1_offset[0] = DFFEAS(XD1_dr_control[0], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--XD1L642 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~12
XD1L642 = (!XD1_offset[2] & (!XD1_offset[1] & !XD1_offset[0]));


--XD1L497 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~4
XD1L497 = ( XD1L152 & ( !XD1L642 & ( (!A1L5636 & (A1L5609 & (A1L5616 & XD1_offset[7]))) ) ) );


--XD1L498 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~5
XD1L498 = ( XD1L496 & ( XD1L497 & ( (!VD1L2) # (((XD1L168) # (XD1L489)) # (XD1L357)) ) ) ) # ( !XD1L496 & ( XD1L497 & ( (!VD1L2) # (((XD1L168) # (XD1L489)) # (XD1L357)) ) ) ) # ( XD1L496 & ( !XD1L497 & ( (!VD1L2) # (((XD1L168) # (XD1L489)) # (XD1L357)) ) ) ) # ( !XD1L496 & ( !XD1L497 & ( (VD1L2 & (!XD1L357 & (!XD1L489 & XD1L168))) ) ) );


--XD1L499 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~6
XD1L499 = !XD1_offset[3] $ (XD1L642);


--XD1L500 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~7
XD1L500 = !XD1_offset[4] $ (((!XD1_offset[3]) # (XD1L642)));


--XD1L501 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~8
XD1L501 = !XD1_offset[5] $ (((!XD1_offset[4]) # ((!XD1_offset[3]) # (XD1L642))));


--XD1L502 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~9
XD1L502 = ( XD1L642 & ( XD1_offset[6] ) ) # ( !XD1L642 & ( !XD1_offset[6] $ (((!XD1_offset[5]) # ((!XD1_offset[4]) # (!XD1_offset[3])))) ) );


--XD1L503 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~10
XD1L503 = !XD1_offset[7] $ (((!XD1L152) # (XD1L642)));


--XD1L531 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~9
XD1L531 = ( !XD1_read_state.ST_HEADER & ( (XD1_header_out_bit_counter[0] & (!XD1_header_out_bit_counter[1] & (!XD1_header_out_bit_counter[2] & !XD1_header_out_bit_counter[3]))) ) );


--XD1L532 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10
XD1L532 = ( XD1L531 & ( XD1_read_state.ST_PADDED & ( VD1L2 ) ) ) # ( !XD1L531 & ( XD1_read_state.ST_PADDED & ( (VD1L2 & (!XD1_padded_bit_counter[0] & (XD1L269 & XD1L283))) ) ) ) # ( XD1L531 & ( !XD1_read_state.ST_PADDED & ( VD1L2 ) ) );


--XD1L533 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~11
XD1L533 = ( VD1_virtual_state_cdr & ( XD1L532 & ( (!XD1L280 & (((XD1_read_state.ST_READ_DATA)))) # (XD1L280 & (((XD1_read_state.ST_PADDED)) # (XD1L284))) ) ) ) # ( !VD1_virtual_state_cdr & ( XD1L532 & ( (!XD1L280 & (((XD1_read_state.ST_READ_DATA)))) # (XD1L280 & (((XD1_read_state.ST_PADDED)) # (XD1L284))) ) ) ) # ( VD1_virtual_state_cdr & ( !XD1L532 & ( (XD1_read_state.ST_READ_DATA & !XD1L280) ) ) ) # ( !VD1_virtual_state_cdr & ( !XD1L532 & ( XD1_read_state.ST_READ_DATA ) ) );


--XD1L513 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~0
XD1L513 = ( !XD1_read_data_bit_counter[0] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_read_state.ST_READ_DATA))) ) );


--XD1L510 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1
XD1L510 = (XD1L280 & (((VD1L2 & XD1_read_state.ST_READ_DATA)) # (VD1_virtual_state_cdr)));


--XD1L514 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~2
XD1L514 = ( XD1_read_data_bit_counter[0] & ( XD1_read_data_bit_counter[1] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_read_state.ST_READ_DATA))) ) ) ) # ( !XD1_read_data_bit_counter[0] & ( !XD1_read_data_bit_counter[1] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_read_state.ST_READ_DATA))) ) ) );


--XD1L191 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add9~0
XD1L191 = !XD1_read_data_bit_counter[2] $ (((!XD1_read_data_bit_counter[0] & !XD1_read_data_bit_counter[1])));


--XD1L515 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~3
XD1L515 = ( !XD1L191 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_read_state.ST_READ_DATA))) ) );


--YD1_out_data_toggle_flopped is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped
--register power-up is low

YD1_out_data_toggle_flopped = DFFEAS(YD1L22, A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--DE1_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]
--register power-up is low

DE1_dreg[1] = DFFEAS(DE1_dreg[0], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--YD1_out_valid_internal is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_valid_internal
YD1_out_valid_internal = !YD1_out_data_toggle_flopped $ (!DE1_dreg[1]);


--XD1_idle_inserter_source_ready is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready
--register power-up is low

XD1_idle_inserter_source_ready = DFFEAS(XD1L461, A1L5632,  ,  ,  ,  ,  ,  ,  );


--EE1L25 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~2
EE1L25 = ( XD1_idle_inserter_source_ready & ( ((EE1_full1 & (BE1L1 & EE1L23))) # (YD1_out_valid_internal) ) ) # ( !XD1_idle_inserter_source_ready & ( (YD1_out_valid_internal) # (EE1_full1) ) );


--AE1_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]
--register power-up is low

AE1_dreg[1] = DFFEAS(AE1_dreg[0], A1L5632, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--EE1_full0 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0
--register power-up is low

EE1_full0 = DFFEAS(EE1L21, A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--XD1_read_data_length[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2]
--register power-up is low

XD1_read_data_length[2] = DFFEAS(A1L5634, A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_read_data_length[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]
--register power-up is low

XD1_read_data_length[0] = DFFEAS(XD1_header_in[14], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_read_data_length[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]
--register power-up is low

XD1_read_data_length[1] = DFFEAS(XD1_header_in[15], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1L311 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]~0
XD1L311 = (!XD1_read_data_length[2] & (!XD1_read_data_length[0] & XD1_read_data_length[1]));


--XD1L285 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~0
XD1L285 = ( XD1_read_data_length[0] & ( XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[13] & (!XD1_scan_length_byte_counter[12] & (!XD1_scan_length_byte_counter[14] $ (XD1_read_data_length[2])))) ) ) ) # ( !XD1_read_data_length[0] & ( XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[14] & (!XD1_scan_length_byte_counter[12] & (!XD1_scan_length_byte_counter[13] $ (XD1_read_data_length[2])))) ) ) ) # ( XD1_read_data_length[0] & ( !XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[13] & (!XD1_scan_length_byte_counter[14] & (!XD1_scan_length_byte_counter[12] $ (XD1_read_data_length[2])))) ) ) ) # ( !XD1_read_data_length[0] & ( !XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[13] & (!XD1_scan_length_byte_counter[14] & !XD1_scan_length_byte_counter[12])) ) ) );


--XD1L286 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~1
XD1L286 = ( XD1_read_data_length[1] & ( XD1L285 & ( (!XD1_scan_length_byte_counter[11] & (!XD1_scan_length_byte_counter[10] $ (((!XD1_read_data_length[2] & XD1_read_data_length[0]))))) ) ) ) # ( !XD1_read_data_length[1] & ( XD1L285 & ( (!XD1_scan_length_byte_counter[10] & (!XD1_scan_length_byte_counter[11] $ (((XD1_read_data_length[2] & !XD1_read_data_length[0]))))) ) ) );


--XD1L287 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~2
XD1L287 = ( XD1_read_data_length[0] & ( XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[8] & (!XD1_scan_length_byte_counter[7] & XD1L270)) ) ) ) # ( !XD1_read_data_length[0] & ( XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[8] & (!XD1_scan_length_byte_counter[7] & XD1L270)) ) ) ) # ( XD1_read_data_length[0] & ( !XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[8] & ((!XD1_read_data_length[2]) # ((!XD1_scan_length_byte_counter[7] & XD1L270)))) # (XD1_scan_length_byte_counter[8] & (!XD1_scan_length_byte_counter[7] & (XD1L270 & !XD1_read_data_length[2]))) ) ) ) # ( !XD1_read_data_length[0] & ( !XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[8] & (!XD1_scan_length_byte_counter[7] & XD1L270)) ) ) );


--XD1L273 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~3
XD1L273 = (!XD1_scan_length_byte_counter[18] & (!XD1_scan_length_byte_counter[15] & (!XD1_scan_length_byte_counter[16] & !XD1_scan_length_byte_counter[17])));


--XD1L312 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]~1
XD1L312 = (XD1_read_data_length[2] & (!XD1_read_data_length[0] & !XD1_read_data_length[1]));


--XD1L288 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~3
XD1L288 = (XD1_scan_length_byte_counter[10] & (((!XD1_read_data_length[0]) # (!XD1_read_data_length[1])) # (XD1_read_data_length[2])));


--XD1L523 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~0
XD1L523 = ( XD1_read_data_length[0] & ( XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[14] & (((!XD1_scan_length_byte_counter[13] & !XD1_scan_length_byte_counter[12])) # (XD1_read_data_length[2]))) # (XD1_scan_length_byte_counter[14] & (!XD1_scan_length_byte_counter[13] & (!XD1_scan_length_byte_counter[12] & XD1_read_data_length[2]))) ) ) ) # ( !XD1_read_data_length[0] & ( XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[14] & ((!XD1_scan_length_byte_counter[13] & ((!XD1_scan_length_byte_counter[12]) # (XD1_read_data_length[2]))) # (XD1_scan_length_byte_counter[13] & (!XD1_scan_length_byte_counter[12] & XD1_read_data_length[2])))) ) ) ) # ( XD1_read_data_length[0] & ( !XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[13] & (!XD1_scan_length_byte_counter[14] & ((!XD1_scan_length_byte_counter[12]) # (XD1_read_data_length[2])))) ) ) ) # ( !XD1_read_data_length[0] & ( !XD1_read_data_length[1] & ( (!XD1_scan_length_byte_counter[13] & (!XD1_scan_length_byte_counter[14] & !XD1_scan_length_byte_counter[12])) ) ) );


--XD1L524 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~1
XD1L524 = ( XD1L288 & ( XD1L523 & ( (XD1L273 & ((!XD1L285) # ((!XD1_scan_length_byte_counter[11] & XD1L312)))) ) ) ) # ( !XD1L288 & ( XD1L523 & ( (XD1L273 & ((!XD1_scan_length_byte_counter[11]) # ((!XD1L285) # (XD1L312)))) ) ) );


--XD1L525 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~2
XD1L525 = ( XD1L524 & ( (!XD1L286) # ((!XD1_scan_length_byte_counter[9] & ((XD1L287) # (XD1L311))) # (XD1_scan_length_byte_counter[9] & (XD1L311 & XD1L287))) ) );


--XD1L526 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~3
XD1L526 = ( VD1_virtual_state_cdr & ( XD1L525 & ( (VD1L2 & XD1L353) ) ) ) # ( !VD1_virtual_state_cdr & ( XD1L525 & ( ((VD1L2 & XD1L353)) # (XD1_read_data_valid) ) ) ) # ( VD1_virtual_state_cdr & ( !XD1L525 & ( (VD1L2 & (XD1_read_data_all_valid & XD1L353)) ) ) ) # ( !VD1_virtual_state_cdr & ( !XD1L525 & ( (!VD1L2 & (XD1_read_data_valid)) # (VD1L2 & ((!XD1L353 & (XD1_read_data_valid)) # (XD1L353 & ((XD1_read_data_all_valid))))) ) ) );


--XD1_decode_header_1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1
--register power-up is low

XD1_decode_header_1 = DFFEAS(XD1L307, A1L5632,  ,  , XD1L280,  ,  ,  ,  );


--XD1_write_state.ST_HEADER_2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2
--register power-up is low

XD1_write_state.ST_HEADER_2 = DFFEAS(XD1L646, A1L5632,  ,  , XD1L647,  ,  ,  ,  );


--XD1L505 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~0
XD1L505 = (XD1_decode_header_1 & XD1_write_state.ST_HEADER_2);


--XD1L549 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0
XD1L549 = (XD1_read_state.ST_READ_DATA & (XD1_read_data_bit_counter[0] & (!XD1_read_data_bit_counter[1] & !XD1_read_data_bit_counter[2])));


--XD1L550 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~1
XD1L550 = ( XD1L549 & ( (!XD1_scan_length_byte_counter[7] & (XD1L270 & (XD1L271 & XD1L272))) ) ) # ( !XD1L549 );


--XD1L632 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0
XD1L632 = ( A1L5609 & ( A1L5625 & ( (!A1L5612 & (!A1L5610 & (!A1L5611 & !A1L5636))) ) ) );


--XD1L566 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~2
XD1L566 = ( XD1L193 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[7]) ) ) # ( !XD1L193 & ( (!XD1L632 & (XD1_scan_length_byte_counter[7])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[7])))) ) );


--XD1L554 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~3
XD1L554 = ( XD1L197 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[1]) ) ) # ( !XD1L197 & ( (!XD1L632 & (XD1_scan_length_byte_counter[1])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[1])))) ) );


--XD1L556 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~4
XD1L556 = ( XD1L201 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[2]) ) ) # ( !XD1L201 & ( (!XD1L632 & (XD1_scan_length_byte_counter[2])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[2])))) ) );


--XD1L558 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]~5
XD1L558 = ( XD1L205 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[3]) ) ) # ( !XD1L205 & ( (!XD1L632 & (XD1_scan_length_byte_counter[3])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[3])))) ) );


--XD1L560 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~6
XD1L560 = ( XD1L209 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[4]) ) ) # ( !XD1L209 & ( (!XD1L632 & (XD1_scan_length_byte_counter[4])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[4])))) ) );


--XD1L562 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~7
XD1L562 = ( XD1L213 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[5]) ) ) # ( !XD1L213 & ( (!XD1L632 & (XD1_scan_length_byte_counter[5])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[5])))) ) );


--XD1L564 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~8
XD1L564 = ( XD1L217 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[6]) ) ) # ( !XD1L217 & ( (!XD1L632 & (XD1_scan_length_byte_counter[6])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[6])))) ) );


--XD1L551 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9
XD1L551 = ( XD1L221 & ( ((XD1L632 & ((!XD1L550) # (XD1L505)))) # (XD1_scan_length_byte_counter[0]) ) ) # ( !XD1L221 & ( (!XD1L632 & (XD1_scan_length_byte_counter[0])) # (XD1L632 & (XD1L550 & ((XD1L505) # (XD1_scan_length_byte_counter[0])))) ) );


--XD1_scan_length[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]
--register power-up is low

XD1_scan_length[0] = DFFEAS(XD1_header_in[4], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1L274 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~4
XD1L274 = (!XD1_scan_length_byte_counter[7] & XD1L270);


--XD1L552 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10
XD1L552 = ( XD1L549 & ( XD1L632 & ( (!XD1L274) # ((!XD1L271) # ((!XD1L272) # (XD1L505))) ) ) ) # ( !XD1L549 & ( XD1L632 & ( XD1L505 ) ) );


--XD1_scan_length[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]
--register power-up is low

XD1_scan_length[1] = DFFEAS(XD1_header_in[5], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_scan_length[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[2]
--register power-up is low

XD1_scan_length[2] = DFFEAS(XD1_header_in[6], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_scan_length[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[3]
--register power-up is low

XD1_scan_length[3] = DFFEAS(XD1_header_in[7], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_scan_length[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[5]
--register power-up is low

XD1_scan_length[5] = DFFEAS(XD1_header_in[9], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_scan_length[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[6]
--register power-up is low

XD1_scan_length[6] = DFFEAS(XD1_header_in[10], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_scan_length[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[4]
--register power-up is low

XD1_scan_length[4] = DFFEAS(XD1_header_in[8], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1L578 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~11
XD1L578 = ( XD1L253 & ( (!XD1L632 & (XD1_scan_length_byte_counter[18])) # (XD1L632 & ((!XD1L550) # ((XD1_scan_length_byte_counter[18] & !XD1L505)))) ) ) # ( !XD1L253 & ( (XD1_scan_length_byte_counter[18] & ((!XD1L632) # ((!XD1L505 & XD1L550)))) ) );


--XD1_scan_length[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[7]
--register power-up is low

XD1_scan_length[7] = DFFEAS(XD1_header_in[11], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_scan_length[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[8]
--register power-up is low

XD1_scan_length[8] = DFFEAS(XD1_header_in[12], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1_scan_length[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[9]
--register power-up is low

XD1_scan_length[9] = DFFEAS(XD1_header_in[13], A1L5632,  ,  , XD1L518,  ,  ,  ,  );


--XD1L506 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~1
XD1L506 = (XD1_read_data_length[2] & (XD1_read_data_length[0] & XD1_read_data_length[1]));


--XD1L507 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~2
XD1L507 = ( XD1L505 & ( (!VD1L2 & (XD1_read_data_all_valid & (!VD1_virtual_state_cdr))) # (VD1L2 & (((XD1_read_data_all_valid & !VD1_virtual_state_cdr)) # (XD1L506))) ) ) # ( !XD1L505 & ( (XD1_read_data_all_valid & !VD1_virtual_state_cdr) ) );


--EE1_data0[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]
--register power-up is low

EE1_data0[0] = DFFEAS(YD1_out_data_buffer[0], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]
--register power-up is low

YD1_out_data_buffer[0] = DFFEAS(YD1_in_data_buffer[0], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1L20 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0
EE1L20 = (!EE1_full1) # ((XD1_idle_inserter_source_ready & ((!BE1L1) # (!EE1L23))));


--EE1_data0[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]
--register power-up is low

EE1_data0[2] = DFFEAS(YD1_out_data_buffer[2], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]
--register power-up is low

YD1_out_data_buffer[2] = DFFEAS(YD1_in_data_buffer[2], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1_data0[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]
--register power-up is low

EE1_data0[1] = DFFEAS(YD1_out_data_buffer[1], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]
--register power-up is low

YD1_out_data_buffer[1] = DFFEAS(YD1_in_data_buffer[1], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--BE1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~0
BE1L3 = ( XD1_idle_inserter_source_ready & ( (!EE1_full1 & (BE1_received_esc)) # (EE1_full1 & (((BE1L1 & EE1L23)))) ) ) # ( !XD1_idle_inserter_source_ready & ( BE1_received_esc ) );


--EE1_data0[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]
--register power-up is low

EE1_data0[4] = DFFEAS(YD1_out_data_buffer[4], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]
--register power-up is low

YD1_out_data_buffer[4] = DFFEAS(YD1_in_data_buffer[4], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1_data0[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]
--register power-up is low

EE1_data0[7] = DFFEAS(YD1_out_data_buffer[7], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]
--register power-up is low

YD1_out_data_buffer[7] = DFFEAS(YD1_in_data_buffer[7], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1_data0[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]
--register power-up is low

EE1_data0[6] = DFFEAS(YD1_out_data_buffer[6], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]
--register power-up is low

YD1_out_data_buffer[6] = DFFEAS(YD1_in_data_buffer[6], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1_data0[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]
--register power-up is low

EE1_data0[5] = DFFEAS(YD1_out_data_buffer[5], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]
--register power-up is low

YD1_out_data_buffer[5] = DFFEAS(YD1_in_data_buffer[5], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1_data0[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]
--register power-up is low

EE1_data0[3] = DFFEAS(YD1_out_data_buffer[3], A1L5632, AE1_dreg[1],  , !EE1_full0,  ,  ,  ,  );


--YD1_out_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]
--register power-up is low

YD1_out_data_buffer[3] = DFFEAS(YD1_in_data_buffer[3], A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--XD1_dr_debug[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]
--register power-up is low

XD1_dr_debug[2] = DFFEAS(XD1L396, A1L5632,  ,  , XD1L281,  ,  ,  ,  );


--AE4_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]
--register power-up is low

AE4_dreg[1] = DFFEAS(AE4_dreg[0], A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L395 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug~2
XD1L395 = ( AE4_dreg[1] & ( ((!A1L5609) # ((!A1L5625) # (XD1_dr_debug[2]))) # (A1L5636) ) ) # ( !AE4_dreg[1] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_debug[2]))) ) );


--AE3_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]
--register power-up is low

AE3_dreg[0] = DFFEAS(AE3_din_s1, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_dr_info[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]
--register power-up is low

XD1_dr_info[2] = DFFEAS(XD1L411, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L410 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~2
XD1L410 = ((!A1L5609) # ((!A1L5625) # (XD1_dr_info[2]))) # (A1L5636);


--R1_WORD_SR[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]
--register power-up is low

R1_WORD_SR[2] = AMPP_FUNCTION(A1L5604, R1L22, !R1L15);


--R1L19 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~3
R1L19 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[2]);


--R1L20 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~4
R1L20 = AMPP_FUNCTION(!A1L5600, !A1L5607, !A1L5588, !A1L5602, !R1_WORD_SR[2], !R1L19);


--YB1_vjtag_uir_i is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_uir_i
YB1_vjtag_uir_i = (A1L5607 & (A1L5588 & A1L5602));


--R1L7 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~0
R1L7 = AMPP_FUNCTION(!R1_word_counter[0], !YB1_vjtag_uir_i);


--R1L4 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~1
R1L4 = AMPP_FUNCTION(!A1L5600, !A1L5607, !A1L5588, !A1L5602, !A1L5597);


--R1L8 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~2
R1L8 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[2], !YB1_vjtag_uir_i);


--R1L9 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~3
R1L9 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[2], !YB1_vjtag_uir_i);


--R1L10 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~4
R1L10 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[2], !YB1_vjtag_uir_i);


--ZB1_shift_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
--register power-up is low

ZB1_shift_reg[2] = DFFEAS(ZB1L27, A1L5604, !A1L5601,  , !ZB1L21,  ,  ,  ,  );


--ZB1_metastable_l2_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]
--register power-up is low

ZB1_metastable_l2_reg[1] = DFFEAS(ZB1_metastable_l1_reg[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L26 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~3
ZB1L26 = ( ZB1_metastable_l2_reg[1] & ( (!A1L5600) # (((!A1L5588) # (ZB1_shift_reg[2])) # (A1L5607)) ) ) # ( !ZB1_metastable_l2_reg[1] & ( (A1L5600 & (!A1L5607 & (A1L5588 & ZB1_shift_reg[2]))) ) );


--ZB1L21 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4
ZB1L21 = ( A1L5597 & ( ((!A1L5588) # ((!A1L5591 & !A1L5600))) # (A1L5607) ) ) # ( !A1L5597 & ( (!A1L5600) # ((!A1L5588) # (A1L5607)) ) );


--ZB1_metastable_l1_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]
--register power-up is low

ZB1_metastable_l1_reg[0] = DFFEAS(ZB1_hold_reg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E1_state.ARM is altera_edge_detector:pulse_cold_reset|state.ARM
--register power-up is low

E1_state.ARM = DFFEAS(E1L13, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E1L12 is altera_edge_detector:pulse_cold_reset|state~5
E1L12 = (MC1_h2f_rst_n[0] & (ZB1_metastable_l2_reg[0] & E1_state.ARM));


--ZB1_metastable_l2_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2]
--register power-up is low

ZB1_metastable_l2_reg[2] = DFFEAS(ZB1_metastable_l1_reg[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E3_state.ARM is altera_edge_detector:pulse_debug_reset|state.ARM
--register power-up is low

E3_state.ARM = DFFEAS(E3L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E3L44 is altera_edge_detector:pulse_debug_reset|state~5
E3L44 = (MC1_h2f_rst_n[0] & (ZB1_metastable_l2_reg[2] & E3_state.ARM));


--E2_state.ARM is altera_edge_detector:pulse_warm_reset|state.ARM
--register power-up is low

E2_state.ARM = DFFEAS(E2L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E2L8 is altera_edge_detector:pulse_warm_reset|state~5
E2L8 = (MC1_h2f_rst_n[0] & (ZB1_metastable_l2_reg[1] & E2_state.ARM));


--LD11_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]
--register power-up is low

LD11_mem_used[1] = DFFEAS(LD11L115, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L106,  ,  ,  ,  );


--LD11L104 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~1
LD11L104 = ((LD11_mem_used[0] & ((!MC1_f2h_RVALID[0]) # (LD11_mem_used[1])))) # (LD11L132);


--LD11_mem_used[5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]
--register power-up is low

LD11_mem_used[5] = DFFEAS(LD11L116, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L106,  ,  ,  ,  );


--LD11L114 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~2
LD11L114 = ((LD11L132 & LD11_mem_used[5])) # (LD11_mem_used[7]);


--LD11L106 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3
LD11L106 = !LD11L132 $ (((!MC1_f2h_RVALID[0]) # (!LD11_mem_used[0])));


--GE5_altera_reset_synchronizer_int_chain[0] is soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

GE5_altera_reset_synchronizer_int_chain[0] = DFFEAS(GE5_altera_reset_synchronizer_int_chain[1], CLOCK_50, MC1_h2f_rst_n[0],  ,  ,  ,  ,  ,  );


--JD1_out_startofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket
--register power-up is low

JD1_out_startofpacket = DFFEAS(JD1L21, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , JD1L5,  ,  ,  ,  );


--HE1L380 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0
HE1L380 = (!JD1_received_channel & (JD1L15 & (HE1L421 & JD1_out_startofpacket)));


--HE1_command[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]
--register power-up is low

HE1_command[4] = DFFEAS(LD1_out_payload[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1_command[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]
--register power-up is low

HE1_command[7] = DFFEAS(LD1_out_payload[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1_command[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]
--register power-up is low

HE1_command[6] = DFFEAS(LD1_out_payload[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1_command[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]
--register power-up is low

HE1_command[5] = DFFEAS(JD1L17, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1_command[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]
--register power-up is low

HE1_command[3] = DFFEAS(LD1_out_payload[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1_command[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]
--register power-up is low

HE1_command[1] = DFFEAS(LD1_out_payload[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1_command[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]
--register power-up is low

HE1_command[0] = DFFEAS(LD1_out_payload[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1L251 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal2~0
HE1L251 = ( !HE1_command[1] & ( !HE1_command[0] & ( (!HE1_command[7] & (!HE1_command[6] & (!HE1_command[5] & !HE1_command[3]))) ) ) );


--HE1L491 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~47
HE1L491 = (HE1_enable & (HE1_state.GET_ADDR4 & (HE1_command[4] & HE1L251)));


--HE1L492 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~48
HE1L492 = ( HE1L491 & ( !HE1L380 ) ) # ( !HE1L491 & ( (HE1_state.READ_SEND_WAIT & (!HE1L252 & (HE1L490 & !HE1L380))) ) );


--HE1_state.READ_DATA_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT
--register power-up is low

HE1_state.READ_DATA_WAIT = DFFEAS(HE1L513, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L493 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~49
HE1L493 = (!HE1_state.READ_CMD_WAIT & !HE1_state.WRITE_WAIT);


--HE1L494 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~50
HE1L494 = (WF1_av_waitrequest & !HE1L493);


--HE1_state.RETURN_PACKET is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET
--register power-up is low

HE1_state.RETURN_PACKET = DFFEAS(HE1L514, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L495 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~51
HE1L495 = (ND1_in_ready & (!HE1_state.READ_DATA_WAIT & ((HE1_state.RETURN_PACKET) # (HE1_state.READ_SEND_WAIT))));


--HE1L496 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~52
HE1L496 = ( HE1L494 & ( HE1L495 & ( !HE1_state.GET_WRITE_DATA ) ) ) # ( !HE1L494 & ( HE1L495 & ( !HE1_state.GET_WRITE_DATA ) ) ) # ( HE1L494 & ( !HE1L495 & ( !HE1_state.GET_WRITE_DATA ) ) ) # ( !HE1L494 & ( !HE1L495 & ( (!WF1L5 & (WF1L6 & (!HE1_state.GET_WRITE_DATA & HE1_state.READ_DATA_WAIT))) ) ) );


--HE1_state.GET_SIZE1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1
--register power-up is low

HE1_state.GET_SIZE1 = DFFEAS(HE1L515, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1_state.GET_SIZE2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2
--register power-up is low

HE1_state.GET_SIZE2 = DFFEAS(HE1L516, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L424 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~0
HE1L424 = ( !HE1_state.GET_SIZE1 & ( !HE1_state.GET_SIZE2 & ( (!HE1_state.GET_ADDR3 & (!HE1_state.GET_ADDR2 & (!HE1_state.GET_ADDR1 & !HE1_state.GET_EXTRA))) ) ) );


--HE1L497 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~53
HE1L497 = ((HE1_enable & ((!HE1L424) # (HE1_state.GET_ADDR4)))) # (HE1L337);


--HE1_state.0000 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000
--register power-up is low

HE1_state.0000 = DFFEAS(HE1L518, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L498 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~54
HE1L498 = (HE1_state.READ_CMD_WAIT & ((!WF1L6) # (WF1L5)));


--HE1_state.READ_SEND_ISSUE is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE
--register power-up is low

HE1_state.READ_SEND_ISSUE = DFFEAS(HE1L520, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L499 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~55
HE1L499 = (!HE1L380 & !HE1_state.READ_SEND_ISSUE);


--LD10L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0
LD10L1 = (!LD10_mem_used[0]) # (MC1_f2h_BVALID[0]);


--LD10_mem[1][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][154]
--register power-up is low

LD10_mem[1][154] = DFFEAS(LD10L159, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L83 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][154]~0
LD10L83 = (!LD10L1 & (LD10_mem[0][154])) # (LD10L1 & (((!LD10_mem_used[1]) # (LD10_mem[1][154]))));


--LD11L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0
LD11L1 = (!LD11_mem_used[0]) # (MC1_f2h_RVALID[0]);


--GE1_altera_reset_synchronizer_int_chain[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

GE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(GE1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !XD1_resetrequest,  ,  ,  ,  ,  ,  );


--XD1_resetrequest is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest
--register power-up is low

XD1_resetrequest = DFFEAS(XD1_dr_control[8], A1L5632,  ,  , XD1L482,  ,  ,  ,  );


--GE3_altera_reset_synchronizer_int_chain[0] is soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

GE3_altera_reset_synchronizer_int_chain[0] = DFFEAS(GE3_altera_reset_synchronizer_int_chain[1], CLOCK_50, !XD1_resetrequest,  ,  ,  ,  ,  ,  );


--LF3L22 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[4]~0
LF3L22 = !LF3L23 $ (((!TF1L1 & LF3L10)));


--LD11_mem[1][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113]
--register power-up is low

LD11_mem[1][113] = DFFEAS(LD11L31, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L19 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113]~0
LD11L19 = (!LD11L1 & (LD11_mem[0][113])) # (LD11L1 & (((!LD11_mem_used[1]) # (LD11_mem[1][113]))));


--LF3L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~0
LF3L1 = ( LF3_pending_response_count[2] & ( LF3_pending_response_count[1] & ( !LF3_pending_response_count[4] $ (((!LF3_pending_response_count[0]) # ((!LF3L23) # (!LF3_pending_response_count[3])))) ) ) ) # ( !LF3_pending_response_count[2] & ( LF3_pending_response_count[1] & ( LF3_pending_response_count[4] ) ) ) # ( LF3_pending_response_count[2] & ( !LF3_pending_response_count[1] & ( LF3_pending_response_count[4] ) ) ) # ( !LF3_pending_response_count[2] & ( !LF3_pending_response_count[1] & ( !LF3_pending_response_count[4] $ ((((LF3_pending_response_count[3]) # (LF3L23)) # (LF3_pending_response_count[0]))) ) ) );


--LF3L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~1
LF3L2 = ( LF3_pending_response_count[1] & ( !LF3_pending_response_count[3] $ (((!LF3_pending_response_count[0]) # ((!LF3L23) # (!LF3_pending_response_count[2])))) ) ) # ( !LF3_pending_response_count[1] & ( !LF3_pending_response_count[3] $ ((((LF3_pending_response_count[2]) # (LF3L23)) # (LF3_pending_response_count[0]))) ) );


--LF3L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~2
LF3L3 = !LF3_pending_response_count[2] $ (((!LF3_pending_response_count[0] & ((LF3_pending_response_count[1]) # (LF3L23))) # (LF3_pending_response_count[0] & ((!LF3L23) # (!LF3_pending_response_count[1])))));


--LF3L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~3
LF3L4 = !LF3_pending_response_count[0] $ (!LF3L23 $ (!LF3_pending_response_count[1]));


--HE1L500 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~56
HE1L500 = (!HE1L337 & ((!HE1_state.WRITE_WAIT) # (WF1_av_waitrequest)));


--HE1L501 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~57
HE1L501 = (!HE1_state.READ_ASSERT & !HE1_state.READ_SEND_ISSUE);


--HE1L502 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~58
HE1L502 = ( !HE1L500 & ( HE1L501 & ( (!HE1L380 & ((!HE1_state.READ_CMD_WAIT) # ((!WF1L6) # (WF1L5)))) ) ) );


--HE1_last_trans is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans
--register power-up is low

HE1_last_trans = DFFEAS(HE1L283, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L425 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~1
HE1L425 = ( HE1_last_trans & ( (HE1_state.GET_WRITE_DATA & !HE1L575) ) ) # ( !HE1_last_trans & ( (!WF1_av_waitrequest & (((HE1_state.GET_WRITE_DATA & !HE1L575)))) # (WF1_av_waitrequest & (((HE1_state.GET_WRITE_DATA & !HE1L575)) # (HE1_state.WRITE_WAIT))) ) );


--HE1L503 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~59
HE1L503 = ( HE1L251 & ( HE1L425 & ( (!HE1_enable) # (!JD1_out_startofpacket) ) ) ) # ( !HE1L251 & ( HE1L425 & ( (!HE1_enable) # (!JD1_out_startofpacket) ) ) ) # ( HE1L251 & ( !HE1L425 & ( (HE1_enable & (HE1_state.GET_ADDR4 & (!JD1_out_startofpacket & !HE1_command[4]))) ) ) );


--JD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|Equal1~0
JD1L3 = (LD1_out_payload[0] & (!LD1_out_payload[2] & (LD1_out_payload[1] & JD1L1)));


--JD1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|always0~0
JD1L4 = (!JD1_received_channel & JD1L15);


--JD1L19 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket~0
JD1L19 = (!JD1L4 & (((!JD1_received_esc & JD1L3)) # (JD1_out_endofpacket)));


--HE1L446 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~0
HE1L446 = ( !HE1L251 & ( (!JD1_received_channel & (JD1L15 & HE1L421)) ) );


--HE1L290 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector70~0
HE1L290 = ( !HE1_state.GET_ADDR4 & ( HE1L446 & ( (!HE1_state.WRITE_WAIT & (!HE1_current_byte[1] $ (!HE1_current_byte[0]))) ) ) ) # ( HE1_state.GET_ADDR4 & ( !HE1L446 & ( (!HE1_state.WRITE_WAIT & LD1_out_payload[1]) ) ) ) # ( !HE1_state.GET_ADDR4 & ( !HE1L446 & ( (!HE1_state.WRITE_WAIT & (!HE1_current_byte[1] $ (!HE1_current_byte[0]))) ) ) );


--HE1L344 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|WideOr11~0
HE1L344 = (!HE1_state.WRITE_WAIT & !HE1_state.GET_ADDR4);


--HE1L417 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0
HE1L417 = (!HE1_state.READ_SEND_WAIT & ((!HE1_state.RETURN_PACKET & (HE1L344)) # (HE1_state.RETURN_PACKET & ((!ND1_in_ready))))) # (HE1_state.READ_SEND_WAIT & (((!ND1_in_ready))));


--HE1L418 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1
HE1L418 = ( HE1_last_trans & ( HE1L417 & ( (HE1_state.GET_WRITE_DATA & (HE1_enable & ((!HE1_state.WRITE_WAIT) # (WF1_av_waitrequest)))) ) ) ) # ( !HE1_last_trans & ( HE1L417 & ( (!HE1_state.WRITE_WAIT & (HE1_state.GET_WRITE_DATA & HE1_enable)) ) ) ) # ( HE1_last_trans & ( !HE1L417 & ( (!WF1_av_waitrequest & (!HE1_state.WRITE_WAIT & ((!HE1_state.GET_WRITE_DATA) # (HE1_enable)))) # (WF1_av_waitrequest & (((!HE1_state.GET_WRITE_DATA) # (HE1_enable)))) ) ) ) # ( !HE1_last_trans & ( !HE1L417 & ( (!HE1_state.WRITE_WAIT & ((!HE1_state.GET_WRITE_DATA) # (HE1_enable))) ) ) );


--HE1L291 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector71~0
HE1L291 = ( HE1L446 & ( (!HE1_state.WRITE_WAIT & (!HE1_current_byte[0] & !HE1_state.GET_ADDR4)) ) ) # ( !HE1L446 & ( (!HE1_state.WRITE_WAIT & ((!HE1_state.GET_ADDR4 & ((!HE1_current_byte[0]))) # (HE1_state.GET_ADDR4 & (LD1_out_payload[0])))) ) );


--JD1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_channel~0
JD1L23 = ( LD1_out_payload[1] & ( JD1L1 & ( (JD1_received_channel & (!JD1_received_esc & !LD1_out_payload[2])) ) ) ) # ( !LD1_out_payload[1] & ( JD1L1 & ( (!JD1_received_esc & (LD1_out_payload[2] & ((!LD1_out_payload[0]) # (JD1_received_channel)))) ) ) );


--JD1L25 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_esc~0
JD1L25 = ( JD1L1 & ( JD1L5 & ( (!JD1_received_esc & (LD1_out_payload[0] & (LD1_out_payload[2] & !LD1_out_payload[1]))) ) ) ) # ( JD1L1 & ( !JD1L5 & ( JD1_received_esc ) ) ) # ( !JD1L1 & ( !JD1L5 & ( JD1_received_esc ) ) );


--LD1_internal_out_ready is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_ready
LD1_internal_out_ready = (!LD1_out_valid) # (HE1_in_ready_0);


--LD1_internal_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid
--register power-up is low

LD1_internal_out_valid = DFFEAS(LD1L15, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L426 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~2
HE1L426 = (HE1_state.GET_ADDR4 & ((!HE1_enable) # ((!HE1_command[4] & HE1L251))));


--HE1L427 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~3
HE1L427 = ( HE1L426 ) # ( !HE1L426 & ( ((!HE1_state.0000) # ((!HE1L424) # (HE1L425))) # (HE1L380) ) );


--JD1L16 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1
JD1L16 = (JD1_received_channel & JD1L15);


--LD10_mem_used[5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]
--register power-up is low

LD10_mem_used[5] = DFFEAS(LD10L628, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L618,  ,  ,  ,  );


--LD10L626 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~2
LD10L626 = ((LD10_write & LD10_mem_used[5])) # (LD10_mem_used[7]);


--LD10L618 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3
LD10L618 = !VF1L5 $ (!LD10_write);


--LD10_mem_used[2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]
--register power-up is low

LD10_mem_used[2] = DFFEAS(LD10L629, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L618,  ,  ,  ,  );


--LD10L627 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~4
LD10L627 = (!LD10_write & ((LD10_mem_used[2]))) # (LD10_write & (LD10_mem_used[0]));


--HE1L504 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~60
HE1L504 = (!HE1_enable & (HE1_state.GET_ADDR4)) # (HE1_enable & (((HE1_state.GET_ADDR3 & !JD1_out_startofpacket))));


--HE1_command[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]
--register power-up is low

HE1_command[2] = DFFEAS(LD1_out_payload[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L380,  ,  ,  ,  );


--HE1L505 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~61
HE1L505 = (!HE1L380 & (((HE1_state.READ_SEND_WAIT & !ND1_in_ready)) # (HE1_state.READ_SEND_ISSUE)));


--HE1L280 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector36~0
HE1L280 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[1] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L2))));


--HE1L404 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~0
HE1L404 = ( HE1_state.GET_SIZE2 & ( (!HE1_state.GET_WRITE_DATA & (((!HE1_state.READ_SEND_WAIT) # (ND1_in_ready)))) # (HE1_state.GET_WRITE_DATA & (HE1_enable & ((!HE1_state.READ_SEND_WAIT) # (ND1_in_ready)))) ) ) # ( !HE1_state.GET_SIZE2 & ( (!HE1_state.GET_WRITE_DATA & (((HE1_state.READ_SEND_WAIT & ND1_in_ready)))) # (HE1_state.GET_WRITE_DATA & (HE1_enable & ((!HE1_state.READ_SEND_WAIT) # (ND1_in_ready)))) ) );


--HE1L281 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0
HE1L281 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[0] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L6))));


--HE1L278 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector34~0
HE1L278 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[3] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L10))));


--HE1L279 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector35~0
HE1L279 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[2] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L14))));


--HE1L266 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector22~0
HE1L266 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[7] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L18))));


--HE1L412 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~1
HE1L412 = ( HE1_state.GET_SIZE1 & ( (!HE1_state.GET_WRITE_DATA & (((!HE1_state.READ_SEND_WAIT) # (ND1_in_ready)))) # (HE1_state.GET_WRITE_DATA & (HE1_enable & ((!HE1_state.READ_SEND_WAIT) # (ND1_in_ready)))) ) ) # ( !HE1_state.GET_SIZE1 & ( (!HE1_state.GET_WRITE_DATA & (((HE1_state.READ_SEND_WAIT & ND1_in_ready)))) # (HE1_state.GET_WRITE_DATA & (HE1_enable & ((!HE1_state.READ_SEND_WAIT) # (ND1_in_ready)))) ) );


--HE1L267 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector23~0
HE1L267 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[6] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L22))));


--HE1L268 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector24~0
HE1L268 = ( HE1L26 & ( ((HE1_command[4] & (!JD1_received_esc $ (!LD1_out_payload[5])))) # (HE1_state.GET_WRITE_DATA) ) ) # ( !HE1L26 & ( (!HE1_state.GET_WRITE_DATA & (HE1_command[4] & (!JD1_received_esc $ (!LD1_out_payload[5])))) ) );


--HE1L269 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector25~0
HE1L269 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[4] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L30))));


--HE1L270 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector26~0
HE1L270 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[3] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L34))));


--HE1L271 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector27~0
HE1L271 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[2] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L38))));


--HE1L272 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector28~0
HE1L272 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[1] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L42))));


--HE1L273 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector29~0
HE1L273 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[0] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L46))));


--HE1L274 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector30~0
HE1L274 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[7] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L50))));


--HE1L275 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector31~0
HE1L275 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[6] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L54))));


--HE1L276 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector32~0
HE1L276 = (!HE1_state.GET_WRITE_DATA & (JD1L17 & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L58))));


--HE1L277 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector33~0
HE1L277 = (!HE1_state.GET_WRITE_DATA & (LD1_out_payload[4] & (HE1_command[4]))) # (HE1_state.GET_WRITE_DATA & (((HE1L62))));


--ND1L8 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~6
ND1L8 = (ND1L6 & !ND1L7);


--ND1L40 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_sop~0
ND1L40 = ( ND1L5 & ( ND1L8 & ( ((HE1_out_startofpacket & (ND1L3 & !ND1L4))) # (ND1_sent_sop) ) ) ) # ( !ND1L5 & ( ND1L8 & ( ((HE1_out_startofpacket & (ND1L3 & !ND1L4))) # (ND1_sent_sop) ) ) ) # ( ND1L5 & ( !ND1L8 & ( ((HE1_out_startofpacket & (ND1L3 & !ND1L4))) # (ND1_sent_sop) ) ) ) # ( !ND1L5 & ( !ND1L8 & ( (!ND1_sent_sop & (HE1_out_startofpacket & (ND1L3 & !ND1L4))) # (ND1_sent_sop & (((!ND1L3) # (ND1L4)))) ) ) );


--HE1_first_trans is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans
--register power-up is low

HE1_first_trans = DFFEAS(HE1L282, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HE1L506 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~62
HE1L506 = ( HE1L446 & ( ((WF1_av_waitrequest & (HE1_state.WRITE_WAIT & HE1_last_trans))) # (HE1_state.GET_ADDR4) ) ) # ( !HE1L446 & ( (WF1_av_waitrequest & (HE1_state.WRITE_WAIT & HE1_last_trans)) ) );


--HE1L292 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector72~0
HE1L292 = ( HE1_first_trans & ( HE1L506 ) ) # ( !HE1_first_trans & ( HE1L506 ) ) # ( HE1_first_trans & ( !HE1L506 & ( ((HE1_out_startofpacket & !ND1_in_ready)) # (HE1_state.READ_SEND_ISSUE) ) ) ) # ( !HE1_first_trans & ( !HE1L506 & ( (HE1_out_startofpacket & (!ND1_in_ready & ((!HE1L344) # (!HE1_state.READ_SEND_ISSUE)))) ) ) );


--HE1L254 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~0
HE1L254 = ( !HE1_state.RETURN_PACKET & ( (!HE1_state.READ_SEND_WAIT & ((!HE1_out_valid) # ((HE1L344 & !HE1_state.0000)))) ) );


--HE1L255 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~1
HE1L255 = (!HE1_state.READ_SEND_ISSUE & ((!HE1_state.RETURN_PACKET) # ((HE1_current_byte[1] & HE1_current_byte[0]))));


--HE1L256 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~2
HE1L256 = ((!HE1L255) # ((!ND1_in_ready & !HE1L254))) # (HE1L506);


--YD1L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~0
YD1L11 = (!ND1_out_valid & (YD1_in_data_toggle)) # (ND1_out_valid & ((!DE2_dreg[6])));


--DE2_dreg[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]
--register power-up is low

DE2_dreg[5] = DFFEAS(DE2_dreg[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1L29 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_valid~0
ND1L29 = ((ND1_out_valid & (!YD1_in_data_toggle $ (!DE2_dreg[6])))) # (HE1_out_valid);


--ND1L33 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel~0
ND1L33 = (!ND1L2 & (!ND1L5 & !ND1L8));


--ND1_sent_channel_char is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char
--register power-up is low

ND1_sent_channel_char = DFFEAS(ND1L32, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1L34 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel~1
ND1L34 = (!ND1_sent_channel & (ND1L4 & ((ND1_sent_channel_char)))) # (ND1_sent_channel & ((!ND1L33) # ((ND1L4 & ND1_sent_channel_char))));


--ND1L43 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]~0
ND1L43 = (ND1_stored_channel[0]) # (ND1_sent_channel);


--ND1L9 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~7
ND1L9 = (!ND1L2 & (ND1L3 & !ND1L4));


--ND1L36 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_eop~0
ND1L36 = (!ND1L9 & (ND1_sent_eop)) # (ND1L9 & ((!ND1_sent_eop & (HE1_out_endofpacket)) # (ND1_sent_eop & ((ND1L8)))));


--ND1L38 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_esc~0
ND1L38 = (!ND1L9 & (((ND1_sent_esc)))) # (ND1L9 & ((!ND1L5 & ((ND1L8))) # (ND1L5 & (ND1_sent_esc))));


--HE1L443 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0
HE1L443 = (!HE1_state.READ_CMD_WAIT & !HE1_state.READ_DATA_WAIT);


--HE1L293 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~0
HE1L293 = ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[15]))) # (HE1_current_byte[1] & (!HE1_current_byte[0] & ((HE1_counter[7])))) ) );


--HE1_read_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]
--register power-up is low

HE1_read_data_buffer[7] = DFFEAS(BG1L24, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]
--register power-up is low

HE1_read_data_buffer[15] = DFFEAS(BG1L48, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[23] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]
--register power-up is low

HE1_read_data_buffer[23] = DFFEAS(BG1L72, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L253 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Mux8~0
HE1L253 = ( HE1_current_byte[0] & ( HE1_current_byte[1] & ( HE1_read_data_buffer[23] ) ) ) # ( !HE1_current_byte[0] & ( HE1_current_byte[1] & ( HE1_read_data_buffer[15] ) ) ) # ( HE1_current_byte[0] & ( !HE1_current_byte[1] & ( HE1_read_data_buffer[7] ) ) ) # ( !HE1_current_byte[0] & ( !HE1_current_byte[1] & ( HE1_out_data[7] ) ) );


--HE1L294 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~1
HE1L294 = ( LD10_mem[0][39] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][7])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][39] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][7])) ) );


--HE1L295 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~2
HE1L295 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[39] & LD11_mem[0][68])) # (MC1_f2h_RDATA[7]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[39] & LD11_mem[0][68])) ) );


--HE1L296 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~3
HE1L296 = ( HE1L295 & ( (HE1L443 & ((!HE1_state.READ_SEND_ISSUE) # (!HE1L253))) ) ) # ( !HE1L295 & ( (!HE1_state.READ_SEND_ISSUE & (((!HE1L294) # (HE1L443)))) # (HE1_state.READ_SEND_ISSUE & (!HE1L253 & ((!HE1L294) # (HE1L443)))) ) );


--HE1L297 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~4
HE1L297 = ( HE1L293 & ( HE1L296 & ( (((HE1_out_data[7] & HE1L298)) # (HE1L506)) # (ND1_in_ready) ) ) ) # ( !HE1L293 & ( HE1L296 & ( ((HE1_out_data[7] & HE1L298)) # (HE1L506) ) ) ) # ( HE1L293 & ( !HE1L296 ) ) # ( !HE1L293 & ( !HE1L296 ) );


--HE1_read_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]
--register power-up is low

HE1_read_data_buffer[6] = DFFEAS(BG1L21, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[22] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]
--register power-up is low

HE1_read_data_buffer[22] = DFFEAS(BG1L69, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]
--register power-up is low

HE1_read_data_buffer[14] = DFFEAS(BG1L45, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L302 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~0
HE1L302 = ( HE1_read_data_buffer[14] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[6])))) # (HE1_current_byte[1] & ((!HE1_current_byte[0]) # ((HE1_read_data_buffer[22])))) ) ) # ( !HE1_read_data_buffer[14] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[6])))) # (HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_read_data_buffer[22])))) ) );


--HE1L303 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~1
HE1L303 = ( LD10_mem[0][38] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][6])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][38] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][6])) ) );


--HE1L304 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~2
HE1L304 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[38] & LD11_mem[0][68])) # (MC1_f2h_RDATA[6]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[38] & LD11_mem[0][68])) ) );


--HE1L305 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~3
HE1L305 = ( HE1_command[6] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[14]))) # (HE1_current_byte[1] & (((HE1_counter[6])))) ) ) ) # ( !HE1_command[6] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[14]))) # (HE1_current_byte[1] & (((HE1_counter[6])))) ) ) ) # ( HE1_command[6] & ( !HE1_state.RETURN_PACKET ) );


--HE1L306 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~4
HE1L306 = ( HE1L304 & ( HE1L305 & ( (!HE1_state.READ_SEND_ISSUE) # (HE1L302) ) ) ) # ( !HE1L304 & ( HE1L305 & ( (!HE1_state.READ_SEND_ISSUE & (((HE1L303)) # (HE1L443))) # (HE1_state.READ_SEND_ISSUE & (((HE1L302)))) ) ) ) # ( HE1L304 & ( !HE1L305 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443)) # (HE1_state.READ_SEND_ISSUE & ((HE1L302))) ) ) ) # ( !HE1L304 & ( !HE1L305 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443 & ((HE1L303)))) # (HE1_state.READ_SEND_ISSUE & (((HE1L302)))) ) ) );


--HE1L437 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~1
HE1L437 = ( HE1L446 & ( !HE1L438 & ( (!HE1_state.WRITE_WAIT) # ((WF1_av_waitrequest & HE1_last_trans)) ) ) ) # ( !HE1L446 & ( !HE1L438 & ( (!HE1_state.GET_ADDR4 & ((!HE1_state.WRITE_WAIT) # ((WF1_av_waitrequest & HE1_last_trans)))) ) ) );


--HE1_read_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]
--register power-up is low

HE1_read_data_buffer[5] = DFFEAS(BG1L18, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[21] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]
--register power-up is low

HE1_read_data_buffer[21] = DFFEAS(BG1L66, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]
--register power-up is low

HE1_read_data_buffer[13] = DFFEAS(BG1L42, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L307 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~0
HE1L307 = ( HE1_read_data_buffer[13] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[5])))) # (HE1_current_byte[1] & ((!HE1_current_byte[0]) # ((HE1_read_data_buffer[21])))) ) ) # ( !HE1_read_data_buffer[13] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[5])))) # (HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_read_data_buffer[21])))) ) );


--HE1L308 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~1
HE1L308 = ( LD10_mem[0][37] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][5])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][37] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][5])) ) );


--HE1L309 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~2
HE1L309 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[37] & LD11_mem[0][68])) # (MC1_f2h_RDATA[5]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[37] & LD11_mem[0][68])) ) );


--HE1L310 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~3
HE1L310 = ( HE1_command[5] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[13]))) # (HE1_current_byte[1] & (((HE1_counter[5])))) ) ) ) # ( !HE1_command[5] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[13]))) # (HE1_current_byte[1] & (((HE1_counter[5])))) ) ) ) # ( HE1_command[5] & ( !HE1_state.RETURN_PACKET ) );


--HE1L311 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~4
HE1L311 = ( HE1L309 & ( HE1L310 & ( (!HE1_state.READ_SEND_ISSUE) # (HE1L307) ) ) ) # ( !HE1L309 & ( HE1L310 & ( (!HE1_state.READ_SEND_ISSUE & (((HE1L308)) # (HE1L443))) # (HE1_state.READ_SEND_ISSUE & (((HE1L307)))) ) ) ) # ( HE1L309 & ( !HE1L310 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443)) # (HE1_state.READ_SEND_ISSUE & ((HE1L307))) ) ) ) # ( !HE1L309 & ( !HE1L310 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443 & ((HE1L308)))) # (HE1_state.READ_SEND_ISSUE & (((HE1L307)))) ) ) );


--HE1_read_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]
--register power-up is low

HE1_read_data_buffer[4] = DFFEAS(BG1L15, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[20] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]
--register power-up is low

HE1_read_data_buffer[20] = DFFEAS(BG1L63, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]
--register power-up is low

HE1_read_data_buffer[12] = DFFEAS(BG1L39, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L312 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~0
HE1L312 = ( HE1_read_data_buffer[12] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[4])))) # (HE1_current_byte[1] & ((!HE1_current_byte[0]) # ((HE1_read_data_buffer[20])))) ) ) # ( !HE1_read_data_buffer[12] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[4])))) # (HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_read_data_buffer[20])))) ) );


--HE1L313 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~1
HE1L313 = ( LD10_mem[0][36] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][4])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][36] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][4])) ) );


--HE1L314 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~2
HE1L314 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[36] & LD11_mem[0][68])) # (MC1_f2h_RDATA[4]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[36] & LD11_mem[0][68])) ) );


--HE1L315 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~3
HE1L315 = ( HE1_command[4] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[12]))) # (HE1_current_byte[1] & (((HE1_counter[4])))) ) ) ) # ( !HE1_command[4] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[12]))) # (HE1_current_byte[1] & (((HE1_counter[4])))) ) ) ) # ( HE1_command[4] & ( !HE1_state.RETURN_PACKET ) );


--HE1L316 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~4
HE1L316 = ( HE1L314 & ( HE1L315 & ( (!HE1_state.READ_SEND_ISSUE) # (HE1L312) ) ) ) # ( !HE1L314 & ( HE1L315 & ( (!HE1_state.READ_SEND_ISSUE & (((HE1L313)) # (HE1L443))) # (HE1_state.READ_SEND_ISSUE & (((HE1L312)))) ) ) ) # ( HE1L314 & ( !HE1L315 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443)) # (HE1_state.READ_SEND_ISSUE & ((HE1L312))) ) ) ) # ( !HE1L314 & ( !HE1L315 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443 & ((HE1L313)))) # (HE1_state.READ_SEND_ISSUE & (((HE1L312)))) ) ) );


--HE1_read_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3]
--register power-up is low

HE1_read_data_buffer[3] = DFFEAS(BG1L12, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[19] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]
--register power-up is low

HE1_read_data_buffer[19] = DFFEAS(BG1L60, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]
--register power-up is low

HE1_read_data_buffer[11] = DFFEAS(BG1L36, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L317 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~0
HE1L317 = ( HE1_read_data_buffer[11] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[3])))) # (HE1_current_byte[1] & ((!HE1_current_byte[0]) # ((HE1_read_data_buffer[19])))) ) ) # ( !HE1_read_data_buffer[11] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[3])))) # (HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_read_data_buffer[19])))) ) );


--HE1L318 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~1
HE1L318 = ( LD10_mem[0][35] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][3])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][35] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][3])) ) );


--HE1L319 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~2
HE1L319 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[35] & LD11_mem[0][68])) # (MC1_f2h_RDATA[3]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[35] & LD11_mem[0][68])) ) );


--HE1L320 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~3
HE1L320 = ( HE1_command[3] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[11]))) # (HE1_current_byte[1] & (((HE1_counter[3])))) ) ) ) # ( !HE1_command[3] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & (HE1_counter[11]))) # (HE1_current_byte[1] & (((HE1_counter[3])))) ) ) ) # ( HE1_command[3] & ( !HE1_state.RETURN_PACKET ) );


--HE1L321 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~4
HE1L321 = ( HE1L319 & ( HE1L320 & ( (!HE1_state.READ_SEND_ISSUE) # (HE1L317) ) ) ) # ( !HE1L319 & ( HE1L320 & ( (!HE1_state.READ_SEND_ISSUE & (((HE1L318)) # (HE1L443))) # (HE1_state.READ_SEND_ISSUE & (((HE1L317)))) ) ) ) # ( HE1L319 & ( !HE1L320 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443)) # (HE1_state.READ_SEND_ISSUE & ((HE1L317))) ) ) ) # ( !HE1L319 & ( !HE1L320 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443 & ((HE1L318)))) # (HE1_state.READ_SEND_ISSUE & (((HE1L317)))) ) ) );


--HE1_read_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]
--register power-up is low

HE1_read_data_buffer[2] = DFFEAS(BG1L9, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]
--register power-up is low

HE1_read_data_buffer[18] = DFFEAS(BG1L57, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]
--register power-up is low

HE1_read_data_buffer[10] = DFFEAS(BG1L33, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L322 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~0
HE1L322 = ( HE1_read_data_buffer[10] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[2])))) # (HE1_current_byte[1] & ((!HE1_current_byte[0]) # ((HE1_read_data_buffer[18])))) ) ) # ( !HE1_read_data_buffer[10] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[2])))) # (HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_read_data_buffer[18])))) ) );


--HE1L323 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~1
HE1L323 = ( LD10_mem[0][34] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][2])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][34] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][2])) ) );


--HE1L324 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~2
HE1L324 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[34] & LD11_mem[0][68])) # (MC1_f2h_RDATA[2]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[34] & LD11_mem[0][68])) ) );


--HE1L325 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~3
HE1L325 = ( HE1_counter[2] & ( HE1_state.RETURN_PACKET & ( ((HE1_current_byte[0] & HE1_counter[10])) # (HE1_current_byte[1]) ) ) ) # ( !HE1_counter[2] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & HE1_counter[10])) ) ) ) # ( HE1_counter[2] & ( !HE1_state.RETURN_PACKET & ( HE1_command[2] ) ) ) # ( !HE1_counter[2] & ( !HE1_state.RETURN_PACKET & ( HE1_command[2] ) ) );


--HE1L326 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~4
HE1L326 = ( HE1L324 & ( HE1L325 & ( (!HE1_state.READ_SEND_ISSUE) # (HE1L322) ) ) ) # ( !HE1L324 & ( HE1L325 & ( (!HE1_state.READ_SEND_ISSUE & (((HE1L323)) # (HE1L443))) # (HE1_state.READ_SEND_ISSUE & (((HE1L322)))) ) ) ) # ( HE1L324 & ( !HE1L325 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443)) # (HE1_state.READ_SEND_ISSUE & ((HE1L322))) ) ) ) # ( !HE1L324 & ( !HE1L325 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443 & ((HE1L323)))) # (HE1_state.READ_SEND_ISSUE & (((HE1L322)))) ) ) );


--HE1_read_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]
--register power-up is low

HE1_read_data_buffer[1] = DFFEAS(BG1L6, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]
--register power-up is low

HE1_read_data_buffer[17] = DFFEAS(BG1L54, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]
--register power-up is low

HE1_read_data_buffer[9] = DFFEAS(BG1L30, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L327 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~0
HE1L327 = ( HE1_read_data_buffer[9] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[1])))) # (HE1_current_byte[1] & ((!HE1_current_byte[0]) # ((HE1_read_data_buffer[17])))) ) ) # ( !HE1_read_data_buffer[9] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[1])))) # (HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_read_data_buffer[17])))) ) );


--HE1L328 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~1
HE1L328 = ( LD10_mem[0][33] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][1])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][33] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][1])) ) );


--HE1L329 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~2
HE1L329 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[33] & LD11_mem[0][68])) # (MC1_f2h_RDATA[1]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[33] & LD11_mem[0][68])) ) );


--HE1L330 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~3
HE1L330 = ( HE1_command[1] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_counter[9])))) # (HE1_current_byte[1] & (((HE1_counter[1])))) ) ) ) # ( !HE1_command[1] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_counter[9])))) # (HE1_current_byte[1] & (((HE1_counter[1])))) ) ) ) # ( HE1_command[1] & ( !HE1_state.RETURN_PACKET ) );


--HE1L331 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~4
HE1L331 = ( HE1L329 & ( HE1L330 & ( (!HE1_state.READ_SEND_ISSUE) # (HE1L327) ) ) ) # ( !HE1L329 & ( HE1L330 & ( (!HE1_state.READ_SEND_ISSUE & (((HE1L328)) # (HE1L443))) # (HE1_state.READ_SEND_ISSUE & (((HE1L327)))) ) ) ) # ( HE1L329 & ( !HE1L330 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443)) # (HE1_state.READ_SEND_ISSUE & ((HE1L327))) ) ) ) # ( !HE1L329 & ( !HE1L330 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443 & ((HE1L328)))) # (HE1_state.READ_SEND_ISSUE & (((HE1L327)))) ) ) );


--HE1L507 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~63
HE1L507 = (!HE1_enable & (HE1_state.GET_ADDR3)) # (HE1_enable & (((HE1_state.GET_ADDR2 & !JD1_out_startofpacket))));


--HE1L508 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~64
HE1L508 = (!HE1_enable & (HE1_state.GET_ADDR2)) # (HE1_enable & (((HE1_state.GET_ADDR1 & !JD1_out_startofpacket))));


--HE1L509 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~65
HE1L509 = (!HE1_enable & (HE1_state.GET_ADDR1)) # (HE1_enable & (((!JD1_out_startofpacket & HE1_state.GET_SIZE2))));


--HE1L510 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~66
HE1L510 = ( HE1L493 & ( HE1L495 ) ) # ( !HE1L493 & ( HE1L495 ) ) # ( HE1L493 & ( !HE1L495 & ( (!WF1L5 & (WF1L6 & HE1_state.READ_DATA_WAIT)) ) ) ) # ( !HE1L493 & ( !HE1L495 & ( ((!WF1L5 & (WF1L6 & HE1_state.READ_DATA_WAIT))) # (WF1_av_waitrequest) ) ) );


--HE1L511 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~67
HE1L511 = (!HE1_state.WRITE_WAIT & (!HE1_state.READ_SEND_WAIT & (!HE1_state.RETURN_PACKET & HE1L443)));


--HE1L512 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~68
HE1L512 = ( HE1_state.GET_EXTRA & ( HE1L501 & ( (!HE1L337 & ((!HE1_state.READ_CMD_WAIT) # ((!WF1L6) # (WF1L5)))) ) ) );


--HE1L531 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~0
HE1L531 = ( HE1L249 & ( HE1L250 & ( (((HE1_counter[2]) # (HE1_counter[3])) # (HE1_counter[0])) # (HE1_counter[1]) ) ) ) # ( !HE1L249 & ( HE1L250 ) ) # ( HE1L249 & ( !HE1L250 ) ) # ( !HE1L249 & ( !HE1L250 ) );


--HE1L535 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~1
HE1L535 = ( HE1L249 & ( HE1L250 & ( ((HE1_counter[2]) # (HE1_counter[3])) # (HE1_counter[1]) ) ) ) # ( !HE1L249 & ( HE1L250 ) ) # ( HE1L249 & ( !HE1L250 ) ) # ( !HE1L249 & ( !HE1L250 ) );


--HE1L536 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~2
HE1L536 = ( HE1L249 & ( HE1L250 & ( (((HE1_counter[1] & HE1_counter[0])) # (HE1_counter[2])) # (HE1_counter[3]) ) ) ) # ( !HE1L249 & ( HE1L250 ) ) # ( HE1L249 & ( !HE1L250 ) ) # ( !HE1L249 & ( !HE1L250 ) );


--LF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|Add0~0
LF2L1 = !LF2_pending_response_count[1] $ (!LF2_pending_response_count[0] $ (((QF2_src_payload[0] & LF2L18))));


--LF2L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0
LF2L17 = ( LF2L18 & ( LF2L7 & ( !QF2_src_payload[0] $ (((!JF2L1 & (!JF2L2 & !JF2L4)))) ) ) ) # ( !LF2L18 & ( LF2L7 & ( ((JF2L4) # (JF2L2)) # (JF2L1) ) ) ) # ( LF2L18 & ( !LF2L7 & ( QF2_src_payload[0] ) ) );


--XE3L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
XE3L5 = (!JF2L10 & ((!MF1L7) # ((!MF1L8) # (!JF1L3))));


--XE3L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
XE3L6 = ( KF2_packet_in_progress & ( !XE3L5 & ( (KF2_WideOr1 & (KF2_src_payload[0] & ((BF3L171) # (BF3L170)))) ) ) ) # ( !KF2_packet_in_progress & ( !XE3L5 & ( (!KF2_WideOr1) # ((KF2_src_payload[0] & ((BF3L171) # (BF3L170)))) ) ) );


--BF3L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0
BF3L23 = ( KF2_WideOr1 & ( BF3_state.ST_IDLE & ( (!BF3L175) # (BF1_in_ready_hold) ) ) ) # ( !KF2_WideOr1 & ( BF3_state.ST_IDLE & ( !BF3L175 ) ) ) # ( KF2_WideOr1 & ( !BF3_state.ST_IDLE & ( (BF1_in_ready_hold & ((KF2_saved_grant[0]) # (KF2_saved_grant[1]))) ) ) );


--ME2L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~0
ME2L41 = ( ME2L73 & ( !ME2L77 $ ((((ME2L74) # (ME2L75)) # (ME2L76))) ) ) # ( !ME2L73 & ( ME2L77 ) );


--ME2L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~1
ME2L42 = !ME2L76 $ ((((!ME2L73) # (ME2L74)) # (ME2L75)));


--ME2L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~2
ME2L43 = !ME2L74 $ (!ME2L73);


--ME2L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~3
ME2L44 = !ME2L75 $ (((!ME2L73) # (ME2L74)));


--KF1L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress~0
KF1L4 = (!KF1L28 & ((KF1_packet_in_progress))) # (KF1L28 & (BF2L103));


--BF2L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0
BF2L17 = (!BF1_in_ready_hold & (!BF2L109 & ((BF2_state.ST_IDLE)))) # (BF1_in_ready_hold & (((!BF2L109 & BF2_state.ST_IDLE)) # (KF1L28)));


--BF4L144 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2
BF4L144 = (!BF4L142 & !BF4L143);


--JF2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src2_valid~1
JF2L14 = (MC1_h2f_lw_ARVALID[0] & ((!LF2_has_pending_responses) # (LF2_last_channel[2])));


--XE4L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
XE4L5 = ( JF2L14 & ( (!MF2L3 & ((!JF1L4) # ((MF1L7 & MF1L8)))) ) ) # ( !JF2L14 & ( (!JF1L4) # ((MF1L7 & MF1L8)) ) );


--XE4L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
XE4L6 = ( KF3_packet_in_progress & ( !XE4L5 & ( (!BF4L144 & (KF3_src_payload[0] & ((KF3L33) # (KF3L32)))) ) ) ) # ( !KF3_packet_in_progress & ( !XE4L5 & ( (!BF4L144 & (((!KF3L32 & !KF3L33)) # (KF3_src_payload[0]))) # (BF4L144 & (!KF3L32 & (!KF3L33))) ) ) );


--ZE4L101 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~0
ZE4L101 = (MC1_h2f_lw_AWSIZE[0] & (MC1_h2f_lw_AWSIZE[1] & MC1_h2f_lw_AWSIZE[2]));


--ZE4L102 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~1
ZE4L102 = (!MC1_h2f_lw_AWSIZE[0] & (MC1_h2f_lw_AWSIZE[1] & MC1_h2f_lw_AWSIZE[2]));


--ZE4L103 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~2
ZE4L103 = (MC1_h2f_lw_AWSIZE[0] & (!MC1_h2f_lw_AWSIZE[1] & MC1_h2f_lw_AWSIZE[2]));


--ZE4L104 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~3
ZE4L104 = (!MC1_h2f_lw_AWSIZE[0] & (!MC1_h2f_lw_AWSIZE[1] & MC1_h2f_lw_AWSIZE[2]));


--LF1L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|Add0~0
LF1L1 = !LF1_pending_response_count[1] $ (!LF1_pending_response_count[0] $ (LF1L19));


--LF1L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0
LF1L18 = ( LF1L19 & ( (!MC1_h2f_lw_WLAST[0]) # ((!LF1L6) # ((!JF1L1 & !JF1L2))) ) ) # ( !LF1L19 & ( (MC1_h2f_lw_WLAST[0] & (LF1L6 & ((JF1L2) # (JF1L1)))) ) );


--LD7L73 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[1]~1
LD7L73 = (!LD7L106 & (((RE3_read_latency_shift_reg[0] & LD7_mem_used[0])) # (LD7_mem_used[1])));


--LD9L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[1]~1
LD9L25 = (!LD9L34 & (((RE4_read_latency_shift_reg[0] & LD9_mem_used[0])) # (LD9_mem_used[1])));


--LD5L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]~1
LD5L15 = (!MC1_h2f_lw_RREADY[0] & (((RE2_read_latency_shift_reg[0] & LD5_mem_used[0])) # (LD5_mem_used[1]))) # (MC1_h2f_lw_RREADY[0] & (!RE2_read_latency_shift_reg[0] & (!LD5_mem_used[0] & LD5_mem_used[1])));


--AF3L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6
AF3L21 = ( AF3L15 & ( AF3L4 & ( (!AF3_burst_uncompress_byte_counter[6] & (AF3L25 & AF3L1)) ) ) ) # ( !AF3L15 & ( AF3L4 & ( (!LD4_mem[0][69] & AF3L25) ) ) ) # ( AF3L15 & ( !AF3L4 & ( (!AF3_burst_uncompress_byte_counter[6] & (AF3L25 & AF3L1)) ) ) );


--AF4L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6
AF4L20 = ( AF4L14 & ( AF4L4 & ( (!AF4_burst_uncompress_byte_counter[6] & (AF4L23 & AF4L1)) ) ) ) # ( !AF4L14 & ( AF4L4 & ( (!LD6_mem[0][69] & AF4L23) ) ) ) # ( AF4L14 & ( !AF4L4 & ( (!AF4_burst_uncompress_byte_counter[6] & (AF4L23 & AF4L1)) ) ) );


--AF5L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6
AF5L20 = ( AF5L14 & ( AF5L4 & ( (!AF5_burst_uncompress_byte_counter[6] & (AF5L23 & AF5L1)) ) ) ) # ( !AF5L14 & ( AF5L4 & ( (!LD8_mem[0][69] & AF5L23) ) ) ) # ( AF5L14 & ( !AF5L4 & ( (!AF5_burst_uncompress_byte_counter[6] & (AF5L23 & AF5L1)) ) ) );


--KF2_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[90]
KF2_src_data[90] = (!MC1_h2f_lw_ARID[0] & (MC1_h2f_lw_AWID[0] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[0] & (((MC1_h2f_lw_AWID[0] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[90]
KF3_src_data[90] = (!MC1_h2f_lw_ARID[0] & (MC1_h2f_lw_AWID[0] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[0] & (((MC1_h2f_lw_AWID[0] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[91]
KF2_src_data[91] = (!MC1_h2f_lw_ARID[1] & (MC1_h2f_lw_AWID[1] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[1] & (((MC1_h2f_lw_AWID[1] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[91]
KF3_src_data[91] = (!MC1_h2f_lw_ARID[1] & (MC1_h2f_lw_AWID[1] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[1] & (((MC1_h2f_lw_AWID[1] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[92]
KF2_src_data[92] = (!MC1_h2f_lw_ARID[2] & (MC1_h2f_lw_AWID[2] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[2] & (((MC1_h2f_lw_AWID[2] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[92]
KF3_src_data[92] = (!MC1_h2f_lw_ARID[2] & (MC1_h2f_lw_AWID[2] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[2] & (((MC1_h2f_lw_AWID[2] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[93]
KF2_src_data[93] = (!MC1_h2f_lw_ARID[3] & (MC1_h2f_lw_AWID[3] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[3] & (((MC1_h2f_lw_AWID[3] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[93]
KF3_src_data[93] = (!MC1_h2f_lw_ARID[3] & (MC1_h2f_lw_AWID[3] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[3] & (((MC1_h2f_lw_AWID[3] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[94]
KF2_src_data[94] = (!MC1_h2f_lw_ARID[4] & (MC1_h2f_lw_AWID[4] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[4] & (((MC1_h2f_lw_AWID[4] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[94]
KF3_src_data[94] = (!MC1_h2f_lw_ARID[4] & (MC1_h2f_lw_AWID[4] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[4] & (((MC1_h2f_lw_AWID[4] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[95]
KF2_src_data[95] = (!MC1_h2f_lw_ARID[5] & (MC1_h2f_lw_AWID[5] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[5] & (((MC1_h2f_lw_AWID[5] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[95]
KF3_src_data[95] = (!MC1_h2f_lw_ARID[5] & (MC1_h2f_lw_AWID[5] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[5] & (((MC1_h2f_lw_AWID[5] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[96]
KF2_src_data[96] = (!MC1_h2f_lw_ARID[6] & (MC1_h2f_lw_AWID[6] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[6] & (((MC1_h2f_lw_AWID[6] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[96]
KF3_src_data[96] = (!MC1_h2f_lw_ARID[6] & (MC1_h2f_lw_AWID[6] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[6] & (((MC1_h2f_lw_AWID[6] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[97]
KF2_src_data[97] = (!MC1_h2f_lw_ARID[7] & (MC1_h2f_lw_AWID[7] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[7] & (((MC1_h2f_lw_AWID[7] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[97]
KF3_src_data[97] = (!MC1_h2f_lw_ARID[7] & (MC1_h2f_lw_AWID[7] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[7] & (((MC1_h2f_lw_AWID[7] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[98]
KF2_src_data[98] = (!MC1_h2f_lw_ARID[8] & (MC1_h2f_lw_AWID[8] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[8] & (((MC1_h2f_lw_AWID[8] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[98]
KF3_src_data[98] = (!MC1_h2f_lw_ARID[8] & (MC1_h2f_lw_AWID[8] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[8] & (((MC1_h2f_lw_AWID[8] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[99]
KF2_src_data[99] = (!MC1_h2f_lw_ARID[9] & (MC1_h2f_lw_AWID[9] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[9] & (((MC1_h2f_lw_AWID[9] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[99]
KF3_src_data[99] = (!MC1_h2f_lw_ARID[9] & (MC1_h2f_lw_AWID[9] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[9] & (((MC1_h2f_lw_AWID[9] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[100]
KF2_src_data[100] = (!MC1_h2f_lw_ARID[10] & (MC1_h2f_lw_AWID[10] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[10] & (((MC1_h2f_lw_AWID[10] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[100]
KF3_src_data[100] = (!MC1_h2f_lw_ARID[10] & (MC1_h2f_lw_AWID[10] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[10] & (((MC1_h2f_lw_AWID[10] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--KF2_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[101]
KF2_src_data[101] = (!MC1_h2f_lw_ARID[11] & (MC1_h2f_lw_AWID[11] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARID[11] & (((MC1_h2f_lw_AWID[11] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--KF3_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[101]
KF3_src_data[101] = (!MC1_h2f_lw_ARID[11] & (MC1_h2f_lw_AWID[11] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARID[11] & (((MC1_h2f_lw_AWID[11] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--BF4_int_nxt_addr_reg_dly[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]
--register power-up is low

BF4_int_nxt_addr_reg_dly[3] = DFFEAS(BF4L66, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]
--register power-up is low

BF4_int_nxt_addr_reg_dly[2] = DFFEAS(BF4L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--JC1_read_mux_out[0] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[0]
JC1_read_mux_out[0] = (A1L5711Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--BF2_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]
--register power-up is low

BF2_int_nxt_addr_reg[2] = DFFEAS(BF2_nxt_addr[2], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]
--register power-up is low

BF2_in_burstwrap_reg[2] = DFFEAS(BF2L105, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--BF2L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0
BF2L44 = ( BF2_in_burstwrap_reg[2] & ( BF2L2 & ( (!BF2_new_burst_reg) # ((MC1_h2f_lw_ARADDR[2] & KF1_saved_grant[1])) ) ) ) # ( !BF2_in_burstwrap_reg[2] & ( BF2L2 & ( (!BF2_new_burst_reg & (((BF2_int_nxt_addr_reg[2])))) # (BF2_new_burst_reg & (MC1_h2f_lw_ARADDR[2] & (KF1_saved_grant[1]))) ) ) ) # ( BF2_in_burstwrap_reg[2] & ( !BF2L2 & ( (!BF2_new_burst_reg & (((BF2_int_nxt_addr_reg[2])))) # (BF2_new_burst_reg & (MC1_h2f_lw_ARADDR[2] & (KF1_saved_grant[1]))) ) ) ) # ( !BF2_in_burstwrap_reg[2] & ( !BF2L2 & ( (!BF2_new_burst_reg & (((BF2_int_nxt_addr_reg[2])))) # (BF2_new_burst_reg & (MC1_h2f_lw_ARADDR[2] & (KF1_saved_grant[1]))) ) ) );


--BF3_in_data_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]
--register power-up is low

BF3_in_data_reg[0] = DFFEAS(KF2L33, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--HC1L1 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|always0~0
HC1L1 = ( !BF3_int_nxt_addr_reg_dly[2] & ( (!RE3_wait_latency_counter[1] & (!RE3_wait_latency_counter[0] & (NE3_m0_write & !BF3_int_nxt_addr_reg_dly[3]))) ) );


--ZE4L112 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector17~0
ZE4L112 = ( ME2L1 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[1] & (!MC1_h2f_lw_AWSIZE[2] & !ME2L70))) ) ) # ( !ME2L1 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[2] & ((!MC1_h2f_lw_AWSIZE[1]) # (!ME2L70)))) ) );


--ME2L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector3~0
ME2L52 = ((!MC1_h2f_lw_AWBURST[1] & (ME2L10)) # (MC1_h2f_lw_AWBURST[1] & ((!ZE4L112)))) # (MC1_h2f_lw_AWBURST[0]);


--ME2L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~0
ME2L5 = ( MC1_h2f_lw_ARSIZE[0] & ( MC1_h2f_lw_ARSIZE[1] & ( (!MC1_h2f_lw_ARLEN[3] & (((MC1_h2f_lw_ARLEN[2]) # (MC1_h2f_lw_ARLEN[1])) # (MC1_h2f_lw_ARLEN[0]))) ) ) ) # ( !MC1_h2f_lw_ARSIZE[0] & ( MC1_h2f_lw_ARSIZE[1] & ( (!MC1_h2f_lw_ARLEN[3] & ((MC1_h2f_lw_ARLEN[2]) # (MC1_h2f_lw_ARLEN[1]))) ) ) ) # ( MC1_h2f_lw_ARSIZE[0] & ( !MC1_h2f_lw_ARSIZE[1] & ( (MC1_h2f_lw_ARLEN[2] & !MC1_h2f_lw_ARLEN[3]) ) ) );


--ME2L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector10~0
ME2L57 = (!MC1_h2f_lw_ARLEN[3] & (!MC1_h2f_lw_ARSIZE[2] & !ME2L5));


--ME2L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector10~1
ME2L58 = ((!MC1_h2f_lw_ARBURST[1] & (ME2L26)) # (MC1_h2f_lw_ARBURST[1] & ((!ME2L57)))) # (MC1_h2f_lw_ARBURST[0]);


--KF2_src_data[73] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[73]
KF2_src_data[73] = (!KF2_saved_grant[1] & (KF2_saved_grant[0] & (ME2L52))) # (KF2_saved_grant[1] & (((KF2_saved_grant[0] & ME2L52)) # (ME2L58)));


--BF3_in_burstwrap_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]
--register power-up is low

BF3_in_burstwrap_reg[3] = DFFEAS(KF2_src_data[73], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_int_nxt_addr_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]
--register power-up is low

BF3_int_nxt_addr_reg[3] = DFFEAS(BF3L165, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--ZE4_address_burst[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]
--register power-up is low

ZE4_address_burst[3] = DFFEAS(ZE4L113, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ZE4L143 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|base_address[3]~0
ZE4L143 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[3])) # (ME2_sop_enable & ((ZE4_address_burst[3])));


--BF3L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0
BF3L61 = ( ZE4L143 & ( BF3L62 & ( (BF3_new_burst_reg & (((MC1_h2f_lw_ARADDR[3] & KF2_saved_grant[1])) # (KF2_saved_grant[0]))) ) ) ) # ( !ZE4L143 & ( BF3L62 & ( (BF3_new_burst_reg & (MC1_h2f_lw_ARADDR[3] & KF2_saved_grant[1])) ) ) ) # ( ZE4L143 & ( !BF3L62 & ( (!BF3_new_burst_reg) # (((MC1_h2f_lw_ARADDR[3] & KF2_saved_grant[1])) # (KF2_saved_grant[0])) ) ) ) # ( !ZE4L143 & ( !BF3L62 & ( (!BF3_new_burst_reg) # ((MC1_h2f_lw_ARADDR[3] & KF2_saved_grant[1])) ) ) );


--ME2L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|LessThan12~0
ME2L50 = ( !ME2L1 & ( ME2L2 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[1] & (!MC1_h2f_lw_AWSIZE[2] & !ME2L70))) ) ) ) # ( ME2L1 & ( !ME2L2 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[1] & (!MC1_h2f_lw_AWSIZE[2] & !ME2L70))) ) ) ) # ( !ME2L1 & ( !ME2L2 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[2] & ((!MC1_h2f_lw_AWSIZE[1]) # (!ME2L70)))) ) ) );


--ME2L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector4~0
ME2L53 = ((!MC1_h2f_lw_AWBURST[1] & ((ME2L14))) # (MC1_h2f_lw_AWBURST[1] & (!ME2L50))) # (MC1_h2f_lw_AWBURST[0]);


--ME2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~1
ME2L6 = (!MC1_h2f_lw_ARLEN[3] & (MC1_h2f_lw_ARSIZE[2] & ME2L5)) # (MC1_h2f_lw_ARLEN[3] & ((ME2L5) # (MC1_h2f_lw_ARSIZE[2])));


--ME2L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~2
ME2L7 = !MC1_h2f_lw_ARLEN[3] $ (!MC1_h2f_lw_ARSIZE[2] $ (ME2L5));


--ME2L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector11~0
ME2L59 = ( MC1_h2f_lw_ARSIZE[0] & ( MC1_h2f_lw_ARSIZE[1] & ( ((!MC1_h2f_lw_ARLEN[0] & (!MC1_h2f_lw_ARLEN[1] & !MC1_h2f_lw_ARLEN[2]))) # (MC1_h2f_lw_ARLEN[3]) ) ) ) # ( !MC1_h2f_lw_ARSIZE[0] & ( MC1_h2f_lw_ARSIZE[1] & ( (MC1_h2f_lw_ARLEN[0] & (!MC1_h2f_lw_ARLEN[1] & (!MC1_h2f_lw_ARLEN[2] & !MC1_h2f_lw_ARLEN[3]))) ) ) ) # ( MC1_h2f_lw_ARSIZE[0] & ( !MC1_h2f_lw_ARSIZE[1] & ( (MC1_h2f_lw_ARLEN[1] & (!MC1_h2f_lw_ARLEN[2] & !MC1_h2f_lw_ARLEN[3])) ) ) ) # ( !MC1_h2f_lw_ARSIZE[0] & ( !MC1_h2f_lw_ARSIZE[1] & ( (MC1_h2f_lw_ARLEN[2] & !MC1_h2f_lw_ARLEN[3]) ) ) );


--ME2L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector11~1
ME2L60 = ( ME2L30 & ( ME2L59 ) ) # ( !ME2L30 & ( ME2L59 & ( (MC1_h2f_lw_ARBURST[1]) # (MC1_h2f_lw_ARBURST[0]) ) ) ) # ( ME2L30 & ( !ME2L59 & ( ((!MC1_h2f_lw_ARBURST[1]) # ((ME2L7) # (ME2L6))) # (MC1_h2f_lw_ARBURST[0]) ) ) ) # ( !ME2L30 & ( !ME2L59 & ( ((MC1_h2f_lw_ARBURST[1] & ((ME2L7) # (ME2L6)))) # (MC1_h2f_lw_ARBURST[0]) ) ) );


--KF2_src_data[72] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[72]
KF2_src_data[72] = (!KF2_saved_grant[1] & (KF2_saved_grant[0] & (ME2L53))) # (KF2_saved_grant[1] & (((KF2_saved_grant[0] & ME2L53)) # (ME2L60)));


--BF3_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]
--register power-up is low

BF3_in_burstwrap_reg[2] = DFFEAS(KF2_src_data[72], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]
--register power-up is low

BF3_int_nxt_addr_reg[2] = DFFEAS(BF3L161, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--ZE4_address_burst[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]
--register power-up is low

ZE4_address_burst[2] = DFFEAS(ZE4L114, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ZE4L142 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|base_address[2]~1
ZE4L142 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[2])) # (ME2_sop_enable & ((ZE4_address_burst[2])));


--BF3L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1
BF3L59 = ( ZE4L142 & ( BF3L60 & ( (BF3_new_burst_reg & (((MC1_h2f_lw_ARADDR[2] & KF2_saved_grant[1])) # (KF2_saved_grant[0]))) ) ) ) # ( !ZE4L142 & ( BF3L60 & ( (BF3_new_burst_reg & (MC1_h2f_lw_ARADDR[2] & KF2_saved_grant[1])) ) ) ) # ( ZE4L142 & ( !BF3L60 & ( (!BF3_new_burst_reg) # (((MC1_h2f_lw_ARADDR[2] & KF2_saved_grant[1])) # (KF2_saved_grant[0])) ) ) ) # ( !ZE4L142 & ( !BF3L60 & ( (!BF3_new_burst_reg) # ((MC1_h2f_lw_ARADDR[2] & KF2_saved_grant[1])) ) ) );


--JC1_read_mux_out[1] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[1]
JC1_read_mux_out[1] = (A1L5713Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--BF3_in_data_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]
--register power-up is low

BF3_in_data_reg[1] = DFFEAS(KF2L34, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--JC1_read_mux_out[2] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[2]
JC1_read_mux_out[2] = (A1L5715Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--BF3_in_data_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]
--register power-up is low

BF3_in_data_reg[2] = DFFEAS(KF2L35, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]
--register power-up is low

BF3_in_data_reg[3] = DFFEAS(KF2L36, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--JC1_read_mux_out[3] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[3]
JC1_read_mux_out[3] = (A1L5717Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--JC1_read_mux_out[4] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[4]
JC1_read_mux_out[4] = (A1L5719Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--BF3_in_data_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]
--register power-up is low

BF3_in_data_reg[4] = DFFEAS(KF2L37, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--JC1_read_mux_out[5] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[5]
JC1_read_mux_out[5] = (A1L5721Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--BF3_in_data_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]
--register power-up is low

BF3_in_data_reg[5] = DFFEAS(KF2L38, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--JC1_read_mux_out[6] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[6]
JC1_read_mux_out[6] = (A1L5723Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--BF3_in_data_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]
--register power-up is low

BF3_in_data_reg[6] = DFFEAS(KF2L39, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]
--register power-up is low

BF3_in_data_reg[7] = DFFEAS(KF2L40, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--JC1_read_mux_out[7] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[7]
JC1_read_mux_out[7] = (A1L5725Q & (!BF4_int_nxt_addr_reg_dly[3] & !BF4_int_nxt_addr_reg_dly[2]));


--BF3_in_data_reg[8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]
--register power-up is low

BF3_in_data_reg[8] = DFFEAS(KF2L41, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]
--register power-up is low

BF3_in_data_reg[9] = DFFEAS(KF2L42, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]
--register power-up is low

BF3_in_data_reg[10] = DFFEAS(KF2L43, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]
--register power-up is low

BF3_in_data_reg[11] = DFFEAS(KF2L44, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]
--register power-up is low

BF3_in_data_reg[12] = DFFEAS(KF2L45, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]
--register power-up is low

BF3_in_data_reg[13] = DFFEAS(KF2L46, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]
--register power-up is low

BF3_in_data_reg[14] = DFFEAS(KF2L47, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]
--register power-up is low

BF3_in_data_reg[15] = DFFEAS(KF2L48, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]
--register power-up is low

BF3_in_data_reg[16] = DFFEAS(KF2L49, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]
--register power-up is low

BF3_in_data_reg[17] = DFFEAS(KF2L50, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]
--register power-up is low

BF3_in_data_reg[18] = DFFEAS(KF2L51, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]
--register power-up is low

BF3_in_data_reg[19] = DFFEAS(KF2L52, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]
--register power-up is low

BF3_in_data_reg[20] = DFFEAS(KF2L53, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]
--register power-up is low

BF3_in_data_reg[21] = DFFEAS(KF2L54, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]
--register power-up is low

BF3_in_data_reg[22] = DFFEAS(KF2L55, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]
--register power-up is low

BF3_in_data_reg[23] = DFFEAS(KF2L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]
--register power-up is low

BF3_in_data_reg[24] = DFFEAS(KF2L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]
--register power-up is low

BF3_in_data_reg[25] = DFFEAS(KF2L58, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]
--register power-up is low

BF3_in_data_reg[26] = DFFEAS(KF2L59, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]
--register power-up is low

BF3_in_data_reg[27] = DFFEAS(KF2L60, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]
--register power-up is low

BF3_in_data_reg[28] = DFFEAS(KF2L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]
--register power-up is low

BF3_in_data_reg[29] = DFFEAS(KF2L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]
--register power-up is low

BF3_in_data_reg[30] = DFFEAS(KF2L63, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_data_reg[31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]
--register power-up is low

BF3_in_data_reg[31] = DFFEAS(KF2L64, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--KF1L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~0
KF1L9 = (MC1_h2f_lw_ARID[0] & KF1_saved_grant[1]);


--KF1L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~1
KF1L10 = (MC1_h2f_lw_ARID[1] & KF1_saved_grant[1]);


--KF1L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~2
KF1L11 = (MC1_h2f_lw_ARID[2] & KF1_saved_grant[1]);


--KF1L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~3
KF1L12 = (MC1_h2f_lw_ARID[3] & KF1_saved_grant[1]);


--KF1L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~4
KF1L13 = (MC1_h2f_lw_ARID[4] & KF1_saved_grant[1]);


--KF1L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~5
KF1L14 = (MC1_h2f_lw_ARID[5] & KF1_saved_grant[1]);


--KF1L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~6
KF1L15 = (MC1_h2f_lw_ARID[6] & KF1_saved_grant[1]);


--KF1L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~7
KF1L16 = (MC1_h2f_lw_ARID[7] & KF1_saved_grant[1]);


--KF1L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~8
KF1L17 = (MC1_h2f_lw_ARID[8] & KF1_saved_grant[1]);


--KF1L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~9
KF1L18 = (MC1_h2f_lw_ARID[9] & KF1_saved_grant[1]);


--KF1L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~10
KF1L19 = (MC1_h2f_lw_ARID[10] & KF1_saved_grant[1]);


--KF1L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~11
KF1L20 = (MC1_h2f_lw_ARID[11] & KF1_saved_grant[1]);


--XE1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
XE1L5 = (!MC1_h2f_ARVALID[0] & ((!MC1_h2f_AWVALID[0]) # (!MC1_h2f_WVALID[0])));


--XE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
XE1L6 = ( LE1L3 & ( !XE1L5 & ( ((!QE2L51 & ((BF1L150) # (BF1L149)))) # (LE1L2) ) ) ) # ( !LE1L3 & ( !XE1L5 & ( LE1L2 ) ) );


--QE2L84 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|use_reg~0
QE2L84 = ( QE2_use_reg & ( (!QE2_count[0]) # (BF1L151) ) ) # ( !QE2_use_reg & ( (QE2L49 & (!BF1L151 & LE1_WideOr1)) ) );


--BF1L63 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0
BF1L63 = ( BF1_in_valid & ( ((BF1_state.ST_IDLE) # (LE1_saved_grant[0])) # (LE1_saved_grant[1]) ) ) # ( !BF1_in_valid & ( (!BF1L152 & BF1_state.ST_IDLE) ) );


--NE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~4
NE1L7 = ( NE1_local_write & ( LD2_mem_used[1] & ( (!NE1L1) # ((RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & RE1_wait_latency_counter[0]))) ) ) ) # ( !NE1_local_write & ( LD2_mem_used[1] & ( (!NE1L1) # ((RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & RE1_wait_latency_counter[0]))) ) ) ) # ( NE1_local_write & ( !LD2_mem_used[1] & ( (!NE1L1) # ((RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & !RE1_wait_latency_counter[0]))) ) ) ) # ( !NE1_local_write & ( !LD2_mem_used[1] & ( (!NE1L1) # ((RE1_waitrequest_reset_override & (!RE1_wait_latency_counter[1] & RE1_wait_latency_counter[0]))) ) ) );


--BF1L157 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1
BF1L157 = (!BF1_out_valid_reg & (((BF1_out_uncomp_byte_cnt_reg[5])))) # (BF1_out_valid_reg & ((!NE1L3 & (BF1_out_uncomp_byte_cnt_reg[5])) # (NE1L3 & ((!BF1_out_byte_cnt_reg[2])))));


--BF1L159 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~2
BF1L159 = (!BF1_out_valid_reg & (((BF1_out_uncomp_byte_cnt_reg[7])))) # (BF1_out_valid_reg & ((!NE1L3 & (BF1_out_uncomp_byte_cnt_reg[7])) # (NE1L3 & ((!BF1_out_byte_cnt_reg[2])))));


--BF1L158 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3
BF1L158 = (!BF1_out_valid_reg & (((BF1_out_uncomp_byte_cnt_reg[6])))) # (BF1_out_valid_reg & ((!NE1L3 & (BF1_out_uncomp_byte_cnt_reg[6])) # (NE1L3 & ((!BF1_out_byte_cnt_reg[2])))));


--BF1L156 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4
BF1L156 = (!BF1_out_valid_reg & (((BF1_out_uncomp_byte_cnt_reg[4])))) # (BF1_out_valid_reg & ((!NE1L3 & (BF1_out_uncomp_byte_cnt_reg[4])) # (NE1L3 & ((!BF1_out_byte_cnt_reg[2])))));


--BF1L155 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5
BF1L155 = (!BF1_out_valid_reg & (((BF1_out_uncomp_byte_cnt_reg[3])))) # (BF1_out_valid_reg & ((!NE1L3 & (BF1_out_uncomp_byte_cnt_reg[3])) # (NE1L3 & ((!BF1_out_byte_cnt_reg[2])))));


--BF1L154 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6
BF1L154 = (!BF1_out_valid_reg & (((BF1_out_uncomp_byte_cnt_reg[2])))) # (BF1_out_valid_reg & ((!NE1L3 & (BF1_out_uncomp_byte_cnt_reg[2])) # (NE1L3 & ((!BF1_out_byte_cnt_reg[2])))));


--QE2L37 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg~0
QE2L37 = ((!QE2_use_reg) # (BF1L150)) # (BF1L149);


--ME1L46 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|LessThan12~0
ME1L46 = ( MC1_h2f_AWSIZE[0] & ( MC1_h2f_AWSIZE[1] & ( ((!MC1_h2f_AWLEN[0] & (!MC1_h2f_AWLEN[1] & !MC1_h2f_AWLEN[2]))) # (MC1_h2f_AWLEN[3]) ) ) ) # ( !MC1_h2f_AWSIZE[0] & ( MC1_h2f_AWSIZE[1] & ( (MC1_h2f_AWLEN[0] & (!MC1_h2f_AWLEN[1] & (!MC1_h2f_AWLEN[2] & !MC1_h2f_AWLEN[3]))) ) ) ) # ( MC1_h2f_AWSIZE[0] & ( !MC1_h2f_AWSIZE[1] & ( (MC1_h2f_AWLEN[1] & (!MC1_h2f_AWLEN[2] & !MC1_h2f_AWLEN[3])) ) ) ) # ( !MC1_h2f_AWSIZE[0] & ( !MC1_h2f_AWSIZE[1] & ( (MC1_h2f_AWLEN[2] & !MC1_h2f_AWLEN[3]) ) ) );


--ME1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~0
ME1L1 = ( MC1_h2f_AWSIZE[0] & ( MC1_h2f_AWSIZE[1] & ( (!MC1_h2f_AWLEN[3] & (((MC1_h2f_AWLEN[2]) # (MC1_h2f_AWLEN[1])) # (MC1_h2f_AWLEN[0]))) ) ) ) # ( !MC1_h2f_AWSIZE[0] & ( MC1_h2f_AWSIZE[1] & ( (!MC1_h2f_AWLEN[3] & ((MC1_h2f_AWLEN[2]) # (MC1_h2f_AWLEN[1]))) ) ) ) # ( MC1_h2f_AWSIZE[0] & ( !MC1_h2f_AWSIZE[1] & ( (MC1_h2f_AWLEN[2] & !MC1_h2f_AWLEN[3]) ) ) );


--ME1L47 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|LessThan12~1
ME1L47 = (!MC1_h2f_AWLEN[3] & (!MC1_h2f_AWSIZE[2] & (!ME1L46 & !ME1L1)));


--ZE1L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector27~0
ZE1L26 = ( ZE1L14 & ( ME1L47 & ( (!MC1_h2f_AWBURST[0] & (ZE1L40)) # (MC1_h2f_AWBURST[0] & ((ZE1L2))) ) ) ) # ( !ZE1L14 & ( ME1L47 & ( (!MC1_h2f_AWBURST[0] & (ZE1L40)) # (MC1_h2f_AWBURST[0] & ((ZE1L2))) ) ) ) # ( ZE1L14 & ( !ME1L47 & ( (!MC1_h2f_AWBURST[0] & (((ZE1L40)) # (MC1_h2f_AWBURST[1]))) # (MC1_h2f_AWBURST[0] & (((ZE1L2)))) ) ) ) # ( !ZE1L14 & ( !ME1L47 & ( (!MC1_h2f_AWBURST[0] & (!MC1_h2f_AWBURST[1] & (ZE1L40))) # (MC1_h2f_AWBURST[0] & (((ZE1L2)))) ) ) );


--QE2L13 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~0
QE2L13 = !QE2L61 $ (QE2L65);


--ME1L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[111]~3
ME1L58 = (!ME1_sop_enable & (MC1_h2f_AWLEN[0])) # (ME1_sop_enable & ((!ME1_burst_bytecount[3])));


--ME1L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[112]~4
ME1L59 = (!ME1_sop_enable & (!MC1_h2f_AWLEN[0] $ ((!MC1_h2f_AWLEN[1])))) # (ME1_sop_enable & (((ME1_burst_bytecount[4]))));


--ME1L36 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~0
ME1L36 = !ME1L61 $ (((!ME1L58) # ((ME1L59) # (ME1L60))));


--ME1L37 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~1
ME1L37 = !ME1L60 $ (((!ME1L58) # (ME1L59)));


--ME1L38 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~2
ME1L38 = !ME1L58 $ (!ME1L59);


--QE2L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~1
QE2L14 = !QE2L68 $ (((QE2L65) # (QE2L61)));


--QE2L15 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~2
QE2L15 = ( QE2L77 & ( QE2L72 & ( QE2L79 ) ) ) # ( !QE2L77 & ( QE2L72 & ( QE2L79 ) ) ) # ( QE2L77 & ( !QE2L72 & ( QE2L79 ) ) ) # ( !QE2L77 & ( !QE2L72 & ( !QE2L79 $ ((((QE2L68) # (QE2L65)) # (QE2L61))) ) ) );


--ME1L39 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~3
ME1L39 = ( ME1L62 & ( (!ME1L58) # (((ME1L61) # (ME1L59)) # (ME1L60)) ) ) # ( !ME1L62 & ( (ME1L58 & (!ME1L60 & (!ME1L59 & !ME1L61))) ) );


--QE2L16 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~3
QE2L16 = ( QE2L72 & ( QE2L77 ) ) # ( !QE2L72 & ( !QE2L77 $ ((((QE2L68) # (QE2L65)) # (QE2L61))) ) );


--QE2L17 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~4
QE2L17 = !QE2L72 $ ((((QE2L68) # (QE2L65)) # (QE2L61)));


--QE2L45 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg~0
QE2L45 = ( QE2L27 & ( (!QE2_use_reg & (LE1_src_data[126])) # (QE2_use_reg & ((!BF1L151 $ (QE2_byte_cnt_reg[2])))) ) ) # ( !QE2L27 & ( (!QE2_use_reg) # (!BF1L151 $ (QE2_byte_cnt_reg[2])) ) );


--LD3L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1
LD3L5 = ( QE1L8 & ( LD3_mem_used[1] ) ) # ( !QE1L8 & ( LD3_mem_used[1] & ( (!RE1_read_latency_shift_reg[0] & ((!LD3_mem_used[0]) # ((LD2_mem[0][123] & LD2_mem_used[0])))) # (RE1_read_latency_shift_reg[0] & (((LD2_mem[0][123] & LD2_mem_used[0])))) ) ) ) # ( QE1L8 & ( !LD3_mem_used[1] & ( (RE1_read_latency_shift_reg[0] & LD3_mem_used[0]) ) ) ) # ( !QE1L8 & ( !LD3_mem_used[1] & ( (RE1_read_latency_shift_reg[0] & (LD3_mem_used[0] & (LD2_mem[0][123] & LD2_mem_used[0]))) ) ) );


--AF1L46 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~7
AF1L46 = ( AF1L39 & ( AF1L6 & ( (!AF1_burst_uncompress_byte_counter[7] & (AF1L50 & AF1L1)) ) ) ) # ( !AF1L39 & ( AF1L6 & ( (!LD2_mem[0][79] & AF1L50) ) ) ) # ( AF1L39 & ( !AF1L6 & ( (!AF1_burst_uncompress_byte_counter[7] & (AF1L50 & AF1L1)) ) ) );


--LD2_mem[1][82] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]
--register power-up is low

LD2_mem[1][82] = DFFEAS(LD2L102, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L102 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~27
LD2L102 = (!LD2_mem_used[1] & ((BF1_out_burstwrap_reg[2]))) # (LD2_mem_used[1] & (LD2_mem[1][82]));


--AF1L20 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Decoder0~0
AF1L20 = (!LD2_mem[0][88] & LD2_mem[0][89]);


--QE2L80 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[88]~15
QE2L80 = (!LE1_src_data[125] & (!LE1_src_data[126] & LE1_src_data[124]));


--LE1L57 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~5
LE1L57 = (!MC1_h2f_AWBURST[1] & (LE1_saved_grant[0] & ME1L11));


--LE1L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~6
LE1L58 = (!MC1_h2f_ARBURST[1] & LE1_saved_grant[1]);


--LE1L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~7
LE1L59 = (MC1_h2f_AWBURST[1] & LE1_saved_grant[0]);


--LE1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~0
LE1L28 = ( MC1_h2f_ARSIZE[0] & ( MC1_h2f_ARSIZE[1] & ( ((!MC1_h2f_ARLEN[0] & (!MC1_h2f_ARLEN[1] & !MC1_h2f_ARLEN[2]))) # (MC1_h2f_ARLEN[3]) ) ) ) # ( !MC1_h2f_ARSIZE[0] & ( MC1_h2f_ARSIZE[1] & ( (MC1_h2f_ARLEN[0] & (!MC1_h2f_ARLEN[1] & (!MC1_h2f_ARLEN[2] & !MC1_h2f_ARLEN[3]))) ) ) ) # ( MC1_h2f_ARSIZE[0] & ( !MC1_h2f_ARSIZE[1] & ( (MC1_h2f_ARLEN[1] & (!MC1_h2f_ARLEN[2] & !MC1_h2f_ARLEN[3])) ) ) ) # ( !MC1_h2f_ARSIZE[0] & ( !MC1_h2f_ARSIZE[1] & ( (MC1_h2f_ARLEN[2] & !MC1_h2f_ARLEN[3]) ) ) );


--ME1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add3~0
ME1L7 = ( MC1_h2f_ARSIZE[0] & ( MC1_h2f_ARSIZE[1] & ( (!MC1_h2f_ARLEN[3] & (((MC1_h2f_ARLEN[2]) # (MC1_h2f_ARLEN[1])) # (MC1_h2f_ARLEN[0]))) ) ) ) # ( !MC1_h2f_ARSIZE[0] & ( MC1_h2f_ARSIZE[1] & ( (!MC1_h2f_ARLEN[3] & ((MC1_h2f_ARLEN[2]) # (MC1_h2f_ARLEN[1]))) ) ) ) # ( MC1_h2f_ARSIZE[0] & ( !MC1_h2f_ARSIZE[1] & ( (MC1_h2f_ARLEN[2] & !MC1_h2f_ARLEN[3]) ) ) );


--LE1L29 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~1
LE1L29 = ( LE1L28 & ( ME1L7 & ( (MC1_h2f_ARBURST[1] & LE1_saved_grant[1]) ) ) ) # ( !LE1L28 & ( ME1L7 & ( (MC1_h2f_ARBURST[1] & LE1_saved_grant[1]) ) ) ) # ( LE1L28 & ( !ME1L7 & ( (MC1_h2f_ARBURST[1] & LE1_saved_grant[1]) ) ) ) # ( !LE1L28 & ( !ME1L7 & ( (MC1_h2f_ARBURST[1] & (LE1_saved_grant[1] & ((MC1_h2f_ARSIZE[2]) # (MC1_h2f_ARLEN[3])))) ) ) );


--LE1L30 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~2
LE1L30 = (!MC1_h2f_ARBURST[0] & (MC1_h2f_AWBURST[0] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARBURST[0] & (((MC1_h2f_AWBURST[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1L31 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~3
LE1L31 = ( !LE1L29 & ( !LE1L30 & ( (!ME1L47 & (!LE1L59 & ((!ME1L23) # (!LE1L58)))) # (ME1L47 & ((!ME1L23) # ((!LE1L58)))) ) ) );


--BF1_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]
--register power-up is low

BF1_in_burstwrap_reg[2] = DFFEAS(LE1L33, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]
--register power-up is low

BF1_int_nxt_addr_reg[2] = DFFEAS(BF1L147, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_int_nxt_addr_with_offset[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2]
BF1_int_nxt_addr_with_offset[2] = ( BF1_in_burstwrap_reg[2] & ( BF1_int_nxt_addr_reg[2] ) ) # ( !BF1_in_burstwrap_reg[2] & ( BF1_int_nxt_addr_reg[2] ) ) # ( BF1_in_burstwrap_reg[2] & ( !BF1_int_nxt_addr_reg[2] & ( (BF1L2 & ((!BF1_new_burst_reg) # ((!LE1L31) # (LE1L57)))) ) ) ) # ( !BF1_in_burstwrap_reg[2] & ( !BF1_int_nxt_addr_reg[2] & ( (BF1_new_burst_reg & (BF1L2 & ((!LE1L31) # (LE1L57)))) ) ) );


--LE1_src_data[135] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[135]
LE1_src_data[135] = (!MC1_h2f_ARID[0] & (MC1_h2f_AWID[0] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[0] & (((MC1_h2f_AWID[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[136] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[136]
LE1_src_data[136] = (!MC1_h2f_ARID[1] & (MC1_h2f_AWID[1] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[1] & (((MC1_h2f_AWID[1] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[137] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[137]
LE1_src_data[137] = (!MC1_h2f_ARID[2] & (MC1_h2f_AWID[2] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[2] & (((MC1_h2f_AWID[2] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[138] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[138]
LE1_src_data[138] = (!MC1_h2f_ARID[3] & (MC1_h2f_AWID[3] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[3] & (((MC1_h2f_AWID[3] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[139] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[139]
LE1_src_data[139] = (!MC1_h2f_ARID[4] & (MC1_h2f_AWID[4] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[4] & (((MC1_h2f_AWID[4] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[140] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[140]
LE1_src_data[140] = (!MC1_h2f_ARID[5] & (MC1_h2f_AWID[5] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[5] & (((MC1_h2f_AWID[5] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[141] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[141]
LE1_src_data[141] = (!MC1_h2f_ARID[6] & (MC1_h2f_AWID[6] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[6] & (((MC1_h2f_AWID[6] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[142] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[142]
LE1_src_data[142] = (!MC1_h2f_ARID[7] & (MC1_h2f_AWID[7] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[7] & (((MC1_h2f_AWID[7] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[143] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[143]
LE1_src_data[143] = (!MC1_h2f_ARID[8] & (MC1_h2f_AWID[8] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[8] & (((MC1_h2f_AWID[8] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[144] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[144]
LE1_src_data[144] = (!MC1_h2f_ARID[9] & (MC1_h2f_AWID[9] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[9] & (((MC1_h2f_AWID[9] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[145] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[145]
LE1_src_data[145] = (!MC1_h2f_ARID[10] & (MC1_h2f_AWID[10] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[10] & (((MC1_h2f_AWID[10] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--LE1_src_data[146] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[146]
LE1_src_data[146] = (!MC1_h2f_ARID[11] & (MC1_h2f_AWID[11] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARID[11] & (((MC1_h2f_AWID[11] & LE1_saved_grant[0])) # (LE1_saved_grant[1])));


--XD1_dr_control[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]
--register power-up is low

XD1_dr_control[3] = DFFEAS(XD1L327, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--XD1L326 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~3
XD1L326 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[3])));


--XD1L373 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~18
XD1L373 = (EE1_full1 & ((XD1L355) # (XD1L354)));


--XD1_dr_data_out[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]
--register power-up is low

XD1_dr_data_out[3] = DFFEAS(XD1L385, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--XD1L374 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~19
XD1L374 = (!XD1L353 & ((XD1_dr_data_out[3]))) # (XD1L353 & (EE1_data1[2]));


--XD1L375 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~20
XD1L375 = ( XD1L374 & ( (VD1L2 & (!XD1L370 & ((!XD1L356) # (XD1L373)))) ) ) # ( !XD1L374 & ( (VD1L2 & (XD1L373 & (XD1L356 & !XD1L370))) ) );


--XD1L534 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~12
XD1L534 = ( XD1_read_state.ST_PADDED & ( VD1_virtual_state_cdr & ( !XD1L280 ) ) ) # ( !XD1_read_state.ST_PADDED & ( VD1_virtual_state_cdr & ( (VD1L2 & (!XD1L284 & (XD1L531 & XD1L280))) ) ) ) # ( XD1_read_state.ST_PADDED & ( !VD1_virtual_state_cdr & ( (!VD1L2) # ((!XD1L280) # ((!XD1L284 & !XD1L531))) ) ) ) # ( !XD1_read_state.ST_PADDED & ( !VD1_virtual_state_cdr & ( (VD1L2 & (!XD1L284 & (XD1L531 & XD1L280))) ) ) );


--XD1_dr_control[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]
--register power-up is low

XD1_dr_control[7] = DFFEAS(XD1L328, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--A1L5630 is jtag.bp.u0_master_secure_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L5630 = INPUT();


--XD1L482 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0
XD1L482 = ( A1L5609 & ( A1L5630 & ( (A1L5612 & (!A1L5610 & (!A1L5611 & !A1L5636))) ) ) );


--XD1_dr_control[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]
--register power-up is low

XD1_dr_control[6] = DFFEAS(XD1L329, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--XD1_dr_control[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]
--register power-up is low

XD1_dr_control[5] = DFFEAS(XD1L330, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--XD1_dr_control[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]
--register power-up is low

XD1_dr_control[4] = DFFEAS(XD1L331, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--YD1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~0
YD1L22 = (!EE1_full0 & ((DE1_dreg[1]))) # (EE1_full0 & (YD1_out_data_toggle_flopped));


--DE1_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
--register power-up is low

DE1_dreg[0] = DFFEAS(DE1_din_s1, A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--XD1L458 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~1
XD1L458 = ( !XD1_read_state.ST_HEADER & ( (!XD1_header_out_bit_counter[0] & (XD1_header_out_bit_counter[1] & (!XD1_header_out_bit_counter[2] & !XD1_header_out_bit_counter[3]))) ) );


--XD1L459 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~2
XD1L459 = ( XD1_read_state.ST_READ_DATA & ( XD1L458 & ( (!XD1_padded_bit_counter[0] & (XD1L269 & XD1L283)) ) ) ) # ( !XD1_read_state.ST_READ_DATA & ( XD1L458 & ( (XD1L269 & (XD1L283 & ((!XD1_padded_bit_counter[0]) # (XD1_read_state.ST_HEADER)))) ) ) ) # ( !XD1_read_state.ST_READ_DATA & ( !XD1L458 & ( (XD1_read_state.ST_HEADER & (XD1_padded_bit_counter[0] & (XD1L269 & XD1L283))) ) ) );


--XD1L460 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~3
XD1L460 = (!XD1_read_data_bit_counter[0] & (XD1_read_data_bit_counter[1] & !XD1_read_data_bit_counter[2]));


--XD1L461 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~4
XD1L461 = ( XD1L459 & ( XD1L460 & ( (XD1L632 & (((XD1_read_state.ST_READ_DATA & XD1L457)) # (XD1_read_data_all_valid))) ) ) ) # ( !XD1L459 & ( XD1L460 & ( (XD1_read_state.ST_READ_DATA & (XD1L457 & XD1L632)) ) ) ) # ( XD1L459 & ( !XD1L460 & ( (XD1_read_data_all_valid & XD1L632) ) ) );


--AE1_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]
--register power-up is low

AE1_dreg[0] = DFFEAS(AE1_din_s1, A1L5632, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--EE1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~1
EE1L21 = ( XD1_idle_inserter_source_ready & ( EE1_full0 & ( (!EE1_full1) # ((BE1L1 & EE1L23)) ) ) ) # ( !XD1_idle_inserter_source_ready & ( EE1_full0 ) ) # ( XD1_idle_inserter_source_ready & ( !EE1_full0 & ( (EE1_full1 & (BE1L1 & (EE1L23 & YD1_out_valid_internal))) ) ) ) # ( !XD1_idle_inserter_source_ready & ( !EE1_full0 & ( (EE1_full1 & YD1_out_valid_internal) ) ) );


--XD1_header_in_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]
--register power-up is low

XD1_header_in_bit_counter[0] = DFFEAS(XD1L442, A1L5632,  ,  , XD1L438,  ,  ,  ,  );


--XD1_header_in_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]
--register power-up is low

XD1_header_in_bit_counter[1] = DFFEAS(XD1L443, A1L5632,  ,  , XD1L438,  ,  ,  ,  );


--XD1_write_state.ST_HEADER_1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1
--register power-up is low

XD1_write_state.ST_HEADER_1 = DFFEAS(XD1L650, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_header_in_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]
--register power-up is low

XD1_header_in_bit_counter[2] = DFFEAS(XD1L444, A1L5632,  ,  , XD1L438,  ,  ,  ,  );


--XD1_header_in_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]
--register power-up is low

XD1_header_in_bit_counter[3] = DFFEAS(XD1L445, A1L5632,  ,  , XD1L438,  ,  ,  ,  );


--XD1L518 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0
XD1L518 = ( !XD1_header_in_bit_counter[2] & ( !XD1_header_in_bit_counter[3] & ( (XD1L632 & (XD1_header_in_bit_counter[0] & (XD1_header_in_bit_counter[1] & XD1_write_state.ST_HEADER_1))) ) ) );


--XD1_header_in[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]
--register power-up is low

XD1_header_in[14] = DFFEAS(XD1_header_in[15], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15]
--register power-up is low

XD1_header_in[15] = DFFEAS(A1L5634, A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1L519 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1
XD1L519 = ( !XD1_header_in_bit_counter[3] & ( (XD1_header_in_bit_counter[0] & (XD1_header_in_bit_counter[1] & (XD1_write_state.ST_HEADER_1 & !XD1_header_in_bit_counter[2]))) ) );


--XD1_write_state.ST_BYPASS is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS
--register power-up is low

XD1_write_state.ST_BYPASS = DFFEAS(XD1L651, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_write_state.ST_WRITE_DATA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA
--register power-up is low

XD1_write_state.ST_WRITE_DATA = DFFEAS(XD1L652, A1L5632,  ,  , XD1L647,  ,  ,  ,  );


--XD1L436 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~0
XD1L436 = (XD1_write_state.ST_BYPASS & !XD1_write_state.ST_WRITE_DATA);


--XD1L307 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~0
XD1L307 = ( XD1L519 & ( XD1L436 & ( ((!VD1_virtual_state_cdr & XD1_decode_header_1)) # (VD1L2) ) ) ) # ( !XD1L519 & ( XD1L436 & ( (!VD1_virtual_state_cdr & (XD1_decode_header_1 & ((!VD1L2) # (XD1_write_state.ST_HEADER_1)))) ) ) ) # ( XD1L519 & ( !XD1L436 & ( ((!VD1_virtual_state_cdr & XD1_decode_header_1)) # (VD1L2) ) ) ) # ( !XD1L519 & ( !XD1L436 & ( (!VD1_virtual_state_cdr & XD1_decode_header_1) ) ) );


--XD1L643 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~13
XD1L643 = ( !XD1_bypass_bit_counter[7] & ( XD1_bypass_bit_counter[0] & ( (!XD1_bypass_bit_counter[6] & (!XD1_bypass_bit_counter[4] & (!XD1_bypass_bit_counter[5] & !XD1_bypass_bit_counter[2]))) ) ) );


--XD1L644 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~14
XD1L644 = (!XD1_write_state.ST_BYPASS & (!XD1_bypass_bit_counter[3] & !XD1_bypass_bit_counter[1]));


--XD1L645 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~15
XD1L645 = ( !XD1_header_in_bit_counter[2] & ( !XD1_header_in_bit_counter[3] & ( (!XD1_header_in_bit_counter[0] & (XD1_write_state.ST_HEADER_2 & (!XD1_header_in_bit_counter[1]))) # (XD1_header_in_bit_counter[0] & (((XD1_header_in_bit_counter[1] & XD1_write_state.ST_HEADER_1)))) ) ) );


--XD1L646 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~16
XD1L646 = ( XD1L645 & ( (VD1L2 & XD1_write_state.ST_HEADER_1) ) ) # ( !XD1L645 & ( (VD1L2 & (XD1_write_state.ST_HEADER_1 & (XD1L643 & XD1L644))) ) );


--XD1L647 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17
XD1L647 = ( XD1L644 & ( XD1L645 & ( (XD1L280 & ((VD1_virtual_state_cdr) # (VD1L2))) ) ) ) # ( !XD1L644 & ( XD1L645 & ( (XD1L280 & ((VD1_virtual_state_cdr) # (VD1L2))) ) ) ) # ( XD1L644 & ( !XD1L645 & ( (XD1L280 & (((VD1L2 & XD1L643)) # (VD1_virtual_state_cdr))) ) ) ) # ( !XD1L644 & ( !XD1L645 & ( (XD1L280 & VD1_virtual_state_cdr) ) ) );


--XD1_header_in[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]
--register power-up is low

XD1_header_in[4] = DFFEAS(XD1_header_in[5], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]
--register power-up is low

XD1_header_in[5] = DFFEAS(XD1_header_in[6], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]
--register power-up is low

XD1_header_in[6] = DFFEAS(XD1_header_in[7], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[7]
--register power-up is low

XD1_header_in[7] = DFFEAS(XD1_header_in[8], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[9]
--register power-up is low

XD1_header_in[9] = DFFEAS(XD1_header_in[10], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10]
--register power-up is low

XD1_header_in[10] = DFFEAS(XD1_header_in[11], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[8]
--register power-up is low

XD1_header_in[8] = DFFEAS(XD1_header_in[9], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]
--register power-up is low

XD1_header_in[11] = DFFEAS(XD1_header_in[12], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]
--register power-up is low

XD1_header_in[12] = DFFEAS(XD1_header_in[13], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--XD1_header_in[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]
--register power-up is low

XD1_header_in[13] = DFFEAS(XD1_header_in[14], A1L5632,  ,  , XD1L432,  ,  ,  ,  );


--YD1_in_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0]
--register power-up is low

YD1_in_data_buffer[0] = DFFEAS(ND1_out_data[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--YD1_in_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[2]
--register power-up is low

YD1_in_data_buffer[2] = DFFEAS(ND1_out_data[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--YD1_in_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1]
--register power-up is low

YD1_in_data_buffer[1] = DFFEAS(ND1_out_data[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--YD1_in_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4]
--register power-up is low

YD1_in_data_buffer[4] = DFFEAS(ND1_out_data[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--YD1_in_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]
--register power-up is low

YD1_in_data_buffer[7] = DFFEAS(ND1_out_data[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--YD1_in_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6]
--register power-up is low

YD1_in_data_buffer[6] = DFFEAS(ND1_out_data[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--YD1_in_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5]
--register power-up is low

YD1_in_data_buffer[5] = DFFEAS(ND1_out_data[5], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--YD1_in_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3]
--register power-up is low

YD1_in_data_buffer[3] = DFFEAS(ND1_out_data[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , YD1_take_in_data,  ,  ,  ,  );


--AE2_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]
--register power-up is low

AE2_dreg[1] = DFFEAS(AE2_dreg[0], A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L396 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug~3
XD1L396 = ( XD1_dr_debug[2] & ( AE2_dreg[1] & ( ((!A1L5609) # (!A1L5625)) # (A1L5636) ) ) ) # ( !XD1_dr_debug[2] & ( AE2_dreg[1] & ( (!A1L5636 & (A1L5609 & (!A1L5625 & A1L5616))) ) ) ) # ( XD1_dr_debug[2] & ( !AE2_dreg[1] & ( ((!A1L5609) # ((!A1L5625 & !A1L5616))) # (A1L5636) ) ) );


--AE4_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]
--register power-up is low

AE4_dreg[0] = DFFEAS(AE4_din_s1, A1L5632,  ,  ,  ,  ,  ,  ,  );


--AE3_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1
--register power-up is low

AE3_din_s1 = DFFEAS(GE1_altera_reset_synchronizer_int_chain_out, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_dr_info[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]
--register power-up is low

XD1_dr_info[3] = DFFEAS(XD1L412, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L411 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~3
XD1L411 = ((!A1L5609) # ((!A1L5625) # (XD1_dr_info[3]))) # (A1L5636);


--R1_WORD_SR[3] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]
--register power-up is low

R1_WORD_SR[3] = AMPP_FUNCTION(A1L5604, R1L23, !R1L15);


--R1L21 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~5
R1L21 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[2]);


--R1L22 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~6
R1L22 = AMPP_FUNCTION(!A1L5600, !A1L5607, !A1L5588, !A1L5602, !R1_WORD_SR[3], !R1L21);


--ZB1L27 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~5
ZB1L27 = ( ZB1_metastable_l2_reg[2] & ( (!A1L5600) # (((!A1L5588) # (A1L5605)) # (A1L5607)) ) ) # ( !ZB1_metastable_l2_reg[2] & ( (A1L5600 & (!A1L5607 & (A1L5588 & A1L5605))) ) );


--ZB1_metastable_l1_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]
--register power-up is low

ZB1_metastable_l1_reg[1] = DFFEAS(ZB1_hold_reg[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1_hold_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
--register power-up is low

ZB1_hold_reg[0] = DFFEAS(ZB1L4, A1L5604,  ,  ,  ,  ,  ,  ,  );


--E1L13 is altera_edge_detector:pulse_cold_reset|state~6
E1L13 = (MC1_h2f_rst_n[0] & !ZB1_metastable_l2_reg[0]);


--ZB1_metastable_l1_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]
--register power-up is low

ZB1_metastable_l1_reg[2] = DFFEAS(ZB1_hold_reg[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--E3L45 is altera_edge_detector:pulse_debug_reset|state~6
E3L45 = (MC1_h2f_rst_n[0] & !ZB1_metastable_l2_reg[2]);


--E2L9 is altera_edge_detector:pulse_warm_reset|state~6
E2L9 = (MC1_h2f_rst_n[0] & !ZB1_metastable_l2_reg[1]);


--LD11_mem_used[2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]
--register power-up is low

LD11_mem_used[2] = DFFEAS(LD11L117, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L106,  ,  ,  ,  );


--LD11L115 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~4
LD11L115 = (!LD11L132 & ((LD11_mem_used[2]))) # (LD11L132 & (LD11_mem_used[0]));


--LD11_mem_used[4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]
--register power-up is low

LD11_mem_used[4] = DFFEAS(LD11L118, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L106,  ,  ,  ,  );


--LD11L116 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~5
LD11L116 = (!LD11L132 & (LD11_mem_used[6])) # (LD11L132 & ((LD11_mem_used[4])));


--GE5_altera_reset_synchronizer_int_chain[1] is soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

GE5_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, MC1_h2f_rst_n[0],  ,  ,  ,  ,  ,  );


--JD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|Equal0~1
JD1L2 = (!LD1_out_payload[0] & (!LD1_out_payload[2] & (LD1_out_payload[1] & JD1L1)));


--JD1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~0
JD1L21 = (!JD1L4 & (((!JD1_received_esc & JD1L2)) # (JD1_out_startofpacket)));


--HE1L513 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~69
HE1L513 = ( !HE1L380 & ( HE1_state.READ_DATA_WAIT & ( (!WF1L6) # (WF1L5) ) ) ) # ( !HE1L380 & ( !HE1_state.READ_DATA_WAIT & ( (HE1_state.READ_CMD_WAIT & (WF1_av_waitrequest & ((!WF1L6) # (WF1L5)))) ) ) );


--HE1L514 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~70
HE1L514 = (!HE1L380 & (((!HE1L490 & HE1_state.RETURN_PACKET)) # (HE1L506)));


--HE1L515 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~71
HE1L515 = (!HE1_enable & (((HE1_state.GET_SIZE1)))) # (HE1_enable & (HE1_state.GET_EXTRA & (!JD1_out_startofpacket)));


--HE1L516 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~72
HE1L516 = (!HE1_enable & (((HE1_state.GET_SIZE2)))) # (HE1_enable & (!JD1_out_startofpacket & (HE1_state.GET_SIZE1)));


--HE1L517 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~73
HE1L517 = (HE1_current_byte[1] & (HE1_current_byte[0] & HE1_state.RETURN_PACKET));


--HE1L518 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~74
HE1L518 = ( HE1_state.0000 & ( HE1L517 & ( (!ND1_in_ready) # (HE1L380) ) ) ) # ( !HE1_state.0000 & ( HE1L517 & ( HE1L380 ) ) ) # ( HE1_state.0000 & ( !HE1L517 & ( (!HE1_state.READ_SEND_WAIT) # ((!HE1L252) # ((!ND1_in_ready) # (HE1L380))) ) ) ) # ( !HE1_state.0000 & ( !HE1L517 & ( HE1L380 ) ) );


--HE1L519 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~75
HE1L519 = ( ND1_in_ready & ( (HE1_state.READ_SEND_WAIT & (!HE1L252 & ((!HE1_current_byte[1]) # (!HE1_current_byte[0])))) ) );


--HE1L520 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~76
HE1L520 = ( HE1_state.READ_DATA_WAIT & ( HE1L519 & ( !HE1L380 ) ) ) # ( !HE1_state.READ_DATA_WAIT & ( HE1L519 & ( !HE1L380 ) ) ) # ( HE1_state.READ_DATA_WAIT & ( !HE1L519 & ( (!WF1L5 & (WF1L6 & !HE1L380)) ) ) ) # ( !HE1_state.READ_DATA_WAIT & ( !HE1L519 & ( (HE1_state.READ_CMD_WAIT & (!WF1L5 & (WF1L6 & !HE1L380))) ) ) );


--LD10L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0
LD10L2 = (!LD10_mem_used[1]) # (VF1L5);


--LD10_mem[2][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][154]
--register power-up is low

LD10_mem[2][154] = DFFEAS(LD10L235, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L159 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][154]~1
LD10L159 = (!LD10L2 & (LD10_mem[1][154])) # (LD10L2 & (((!LD10_mem_used[2]) # (LD10_mem[2][154]))));


--LD11L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0
LD11L2 = (!LD11_mem_used[1]) # ((MC1_f2h_RVALID[0] & LD11_mem_used[0]));


--GE1_altera_reset_synchronizer_int_chain[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

GE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !XD1_resetrequest,  ,  ,  ,  ,  ,  );


--XD1_dr_control[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]
--register power-up is low

XD1_dr_control[8] = DFFEAS(XD1L418, A1L5632,  ,  , XD1L315,  ,  ,  ,  );


--GE3_altera_reset_synchronizer_int_chain[1] is soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

GE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !XD1_resetrequest,  ,  ,  ,  ,  ,  );


--LD11_mem[2][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113]
--register power-up is low

LD11_mem[2][113] = DFFEAS(LD11L43, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L31 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113]~1
LD11L31 = (!LD11L2 & (LD11_mem[1][113])) # (LD11L2 & (((!LD11_mem_used[2]) # (LD11_mem[2][113]))));


--HE1L283 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector39~0
HE1L283 = (!HE1_state.GET_WRITE_DATA & (((!HE1_state.GET_ADDR1 & HE1_last_trans)))) # (HE1_state.GET_WRITE_DATA & (((HE1_last_trans)) # (JD1_out_endofpacket)));


--ZD1_src_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid
--register power-up is low

ZD1_src_valid = DFFEAS(FE1L2, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1_full is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|full
--register power-up is low

LD1_full = DFFEAS(LD1L26, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1_write is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|write
LD1_write = (ZD1_src_valid & !LD1_full);


--ZD1_src_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]
--register power-up is low

ZD1_src_data[0] = DFFEAS(ZD1_sink_data_buffer[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--LD1_wr_ptr[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[0]
--register power-up is low

LD1_wr_ptr[0] = DFFEAS(LD1L47, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_write,  ,  ,  ,  );


--LD1_wr_ptr[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[1]
--register power-up is low

LD1_wr_ptr[1] = DFFEAS(LD1L5, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_write,  ,  ,  ,  );


--LD1_wr_ptr[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[2]
--register power-up is low

LD1_wr_ptr[2] = DFFEAS(LD1L3, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_write,  ,  ,  ,  );


--LD1_wr_ptr[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[3]
--register power-up is low

LD1_wr_ptr[3] = DFFEAS(LD1L4, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_write,  ,  ,  ,  );


--LD1_wr_ptr[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[4]
--register power-up is low

LD1_wr_ptr[4] = DFFEAS(LD1L2, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_write,  ,  ,  ,  );


--LD1_wr_ptr[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[5]
--register power-up is low

LD1_wr_ptr[5] = DFFEAS(LD1L1, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , LD1_write,  ,  ,  ,  );


--LD1L44 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|read~0
LD1L44 = (LD1_internal_out_ready & LD1_internal_out_valid);


--LD1_rd_ptr[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[0]
--register power-up is low

LD1_rd_ptr[0] = DFFEAS(LD1L16, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1L16 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[0]~0
LD1L16 = !LD1L44 $ (!LD1_rd_ptr[0]);


--LD1_rd_ptr[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[1]
--register power-up is low

LD1_rd_ptr[1] = DFFEAS(LD1L17, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1L17 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[1]~1
LD1L17 = !LD1_rd_ptr[1] $ (((!LD1L44) # (!LD1_rd_ptr[0])));


--LD1_rd_ptr[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[2]
--register power-up is low

LD1_rd_ptr[2] = DFFEAS(LD1L18, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[2]~2
LD1L18 = !LD1_rd_ptr[2] $ (((!LD1L44) # ((!LD1_rd_ptr[0]) # (!LD1_rd_ptr[1]))));


--LD1_rd_ptr[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[3]
--register power-up is low

LD1_rd_ptr[3] = DFFEAS(LD1L19, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1L19 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[3]~3
LD1L19 = ( LD1_rd_ptr[3] & ( (!LD1L44) # ((!LD1_rd_ptr[0]) # ((!LD1_rd_ptr[1]) # (!LD1_rd_ptr[2]))) ) ) # ( !LD1_rd_ptr[3] & ( (LD1L44 & (LD1_rd_ptr[0] & (LD1_rd_ptr[1] & LD1_rd_ptr[2]))) ) );


--LD1_rd_ptr[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[4]
--register power-up is low

LD1_rd_ptr[4] = DFFEAS(LD1L20, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add1~0
LD1L6 = (LD1_rd_ptr[0] & (LD1_rd_ptr[1] & (LD1_rd_ptr[2] & LD1_rd_ptr[3])));


--LD1L20 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[4]~4
LD1L20 = !LD1_rd_ptr[4] $ (((!LD1L44) # (!LD1L6)));


--LD1_rd_ptr[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[5]
--register power-up is low

LD1_rd_ptr[5] = DFFEAS(LD1L21, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[5]~5
LD1L21 = !LD1_rd_ptr[5] $ (((!LD1L44) # ((!LD1_rd_ptr[4]) # (!LD1L6))));


--ZD1_src_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]
--register power-up is low

ZD1_src_data[2] = DFFEAS(ZD1_sink_data_buffer[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--ZD1_src_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]
--register power-up is low

ZD1_src_data[1] = DFFEAS(ZD1_sink_data_buffer[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--ZD1_src_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]
--register power-up is low

ZD1_src_data[7] = DFFEAS(ZD1_sink_data_buffer[7], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--ZD1_src_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]
--register power-up is low

ZD1_src_data[6] = DFFEAS(ZD1_sink_data_buffer[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--ZD1_src_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]
--register power-up is low

ZD1_src_data[5] = DFFEAS(ZD1_sink_data_buffer[5], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--ZD1_src_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]
--register power-up is low

ZD1_src_data[4] = DFFEAS(ZD1_sink_data_buffer[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--ZD1_src_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]
--register power-up is low

ZD1_src_data[3] = DFFEAS(ZD1_sink_data_buffer[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , FE1L2,  ,  ,  ,  );


--LD1_empty is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|empty
--register power-up is low

LD1_empty = DFFEAS(LD1L22, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Equal0~0
LD1L7 = ( LD1_rd_ptr[3] & ( !LD1_wr_ptr[3] $ (((LD1_rd_ptr[0] & (LD1_rd_ptr[1] & LD1_rd_ptr[2])))) ) ) # ( !LD1_rd_ptr[3] & ( !LD1_wr_ptr[3] $ (((!LD1_rd_ptr[0]) # ((!LD1_rd_ptr[1]) # (!LD1_rd_ptr[2])))) ) );


--LD1L12 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~0
LD1L12 = ( LD1_rd_ptr[2] & ( (!LD1_wr_ptr[1] & ((!LD1_wr_ptr[2] & (LD1_rd_ptr[0] & LD1_rd_ptr[1])) # (LD1_wr_ptr[2] & (!LD1_rd_ptr[0] & !LD1_rd_ptr[1])))) # (LD1_wr_ptr[1] & (LD1_wr_ptr[2] & (!LD1_rd_ptr[0] $ (!LD1_rd_ptr[1])))) ) ) # ( !LD1_rd_ptr[2] & ( (!LD1_wr_ptr[1] & ((!LD1_wr_ptr[2] & (!LD1_rd_ptr[0] & !LD1_rd_ptr[1])) # (LD1_wr_ptr[2] & (LD1_rd_ptr[0] & LD1_rd_ptr[1])))) # (LD1_wr_ptr[1] & (!LD1_wr_ptr[2] & (!LD1_rd_ptr[0] $ (!LD1_rd_ptr[1])))) ) );


--LD1L13 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~1
LD1L13 = ( LD1L12 & ( (LD1L44 & (!LD1L7 & (!LD1_wr_ptr[0] $ (!LD1_rd_ptr[0])))) ) );


--LD1L14 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~2
LD1L14 = ( LD1_rd_ptr[5] & ( LD1L13 & ( (!LD1_wr_ptr[4] & ((!LD1_wr_ptr[5] & (LD1_rd_ptr[4] & LD1L6)) # (LD1_wr_ptr[5] & (!LD1_rd_ptr[4] & !LD1L6)))) # (LD1_wr_ptr[4] & (LD1_wr_ptr[5] & (!LD1_rd_ptr[4] $ (!LD1L6)))) ) ) ) # ( !LD1_rd_ptr[5] & ( LD1L13 & ( (!LD1_wr_ptr[4] & ((!LD1_wr_ptr[5] & (!LD1_rd_ptr[4] & !LD1L6)) # (LD1_wr_ptr[5] & (LD1_rd_ptr[4] & LD1L6)))) # (LD1_wr_ptr[4] & (!LD1_wr_ptr[5] & (!LD1_rd_ptr[4] $ (!LD1L6)))) ) ) );


--LD1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~3
LD1L15 = (LD1_empty & !LD1L14);


--LD10_mem_used[4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]
--register power-up is low

LD10_mem_used[4] = DFFEAS(LD10L630, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L618,  ,  ,  ,  );


--LD10L628 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~5
LD10L628 = (!LD10_write & (LD10_mem_used[6])) # (LD10_write & ((LD10_mem_used[4])));


--LD10_mem_used[3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]
--register power-up is low

LD10_mem_used[3] = DFFEAS(LD10L631, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L618,  ,  ,  ,  );


--LD10L629 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~6
LD10L629 = (!LD10_write & ((LD10_mem_used[3]))) # (LD10_write & (LD10_mem_used[1]));


--HE1L282 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector38~0
HE1L282 = ((!HE1_state.READ_SEND_ISSUE & HE1_first_trans)) # (HE1_state.GET_ADDR1);


--DE2_dreg[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]
--register power-up is low

DE2_dreg[4] = DFFEAS(DE2_dreg[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1L32 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~0
ND1L32 = ((!ND1L33 & ND1_sent_channel_char)) # (ND1L4);


--BG1L22 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[15]~0
BG1L22 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][15]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][15])) # (LD10_mem[0][47])));


--BG1L23 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[15]~1
BG1L23 = (!MC1_f2h_RDATA[15] & (MC1_f2h_RDATA[47] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[15] & (((MC1_f2h_RDATA[47] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L24 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[15]~2
BG1L24 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L22))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L22)) # (BG1L23)));


--BG1L46 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[23]~3
BG1L46 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][23]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][23])) # (LD10_mem[0][55])));


--BG1L47 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[23]~4
BG1L47 = (!MC1_f2h_RDATA[23] & (MC1_f2h_RDATA[55] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[23] & (((MC1_f2h_RDATA[55] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L48 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[23]~5
BG1L48 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L46))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L46)) # (BG1L47)));


--BG1L70 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[31]~6
BG1L70 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][31]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][31])) # (LD10_mem[0][63])));


--BG1L71 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[31]~7
BG1L71 = (!MC1_f2h_RDATA[31] & (MC1_f2h_RDATA[63] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[31] & (((MC1_f2h_RDATA[63] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L72 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[31]~8
BG1L72 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L70))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L70)) # (BG1L71)));


--BG1L19 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[14]~9
BG1L19 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][14]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][14])) # (LD10_mem[0][46])));


--BG1L20 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[14]~10
BG1L20 = (!MC1_f2h_RDATA[14] & (MC1_f2h_RDATA[46] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[14] & (((MC1_f2h_RDATA[46] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L21 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[14]~11
BG1L21 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L19))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L19)) # (BG1L20)));


--BG1L67 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[30]~12
BG1L67 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][30]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][30])) # (LD10_mem[0][62])));


--BG1L68 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[30]~13
BG1L68 = (!MC1_f2h_RDATA[30] & (MC1_f2h_RDATA[62] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[30] & (((MC1_f2h_RDATA[62] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L69 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[30]~14
BG1L69 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L67))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L67)) # (BG1L68)));


--BG1L43 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[22]~15
BG1L43 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][22]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][22])) # (LD10_mem[0][54])));


--BG1L44 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[22]~16
BG1L44 = (!MC1_f2h_RDATA[22] & (MC1_f2h_RDATA[54] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[22] & (((MC1_f2h_RDATA[54] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L45 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[22]~17
BG1L45 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L43))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L43)) # (BG1L44)));


--BG1L16 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[13]~18
BG1L16 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][13]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][13])) # (LD10_mem[0][45])));


--BG1L17 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[13]~19
BG1L17 = (!MC1_f2h_RDATA[13] & (MC1_f2h_RDATA[45] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[13] & (((MC1_f2h_RDATA[45] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L18 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[13]~20
BG1L18 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L16))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L16)) # (BG1L17)));


--BG1L64 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[29]~21
BG1L64 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][29]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][29])) # (LD10_mem[0][61])));


--BG1L65 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[29]~22
BG1L65 = (!MC1_f2h_RDATA[29] & (MC1_f2h_RDATA[61] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[29] & (((MC1_f2h_RDATA[61] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L66 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[29]~23
BG1L66 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L64))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L64)) # (BG1L65)));


--BG1L40 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[21]~24
BG1L40 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][21]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][21])) # (LD10_mem[0][53])));


--BG1L41 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[21]~25
BG1L41 = (!MC1_f2h_RDATA[21] & (MC1_f2h_RDATA[53] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[21] & (((MC1_f2h_RDATA[53] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L42 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[21]~26
BG1L42 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L40))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L40)) # (BG1L41)));


--BG1L13 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[12]~27
BG1L13 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][12]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][12])) # (LD10_mem[0][44])));


--BG1L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[12]~28
BG1L14 = (!MC1_f2h_RDATA[12] & (MC1_f2h_RDATA[44] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[12] & (((MC1_f2h_RDATA[44] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L15 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[12]~29
BG1L15 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L13))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L13)) # (BG1L14)));


--BG1L61 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[28]~30
BG1L61 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][28]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][28])) # (LD10_mem[0][60])));


--BG1L62 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[28]~31
BG1L62 = (!MC1_f2h_RDATA[28] & (MC1_f2h_RDATA[60] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[28] & (((MC1_f2h_RDATA[60] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L63 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[28]~32
BG1L63 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L61))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L61)) # (BG1L62)));


--BG1L37 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[20]~33
BG1L37 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][20]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][20])) # (LD10_mem[0][52])));


--BG1L38 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[20]~34
BG1L38 = (!MC1_f2h_RDATA[20] & (MC1_f2h_RDATA[52] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[20] & (((MC1_f2h_RDATA[52] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L39 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[20]~35
BG1L39 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L37))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L37)) # (BG1L38)));


--BG1L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[11]~36
BG1L10 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][11]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][11])) # (LD10_mem[0][43])));


--BG1L11 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[11]~37
BG1L11 = (!MC1_f2h_RDATA[11] & (MC1_f2h_RDATA[43] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[11] & (((MC1_f2h_RDATA[43] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L12 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[11]~38
BG1L12 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L10))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L10)) # (BG1L11)));


--BG1L58 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[27]~39
BG1L58 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][27]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][27])) # (LD10_mem[0][59])));


--BG1L59 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[27]~40
BG1L59 = (!MC1_f2h_RDATA[27] & (MC1_f2h_RDATA[59] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[27] & (((MC1_f2h_RDATA[59] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L60 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[27]~41
BG1L60 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L58))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L58)) # (BG1L59)));


--BG1L34 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[19]~42
BG1L34 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][19]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][19])) # (LD10_mem[0][51])));


--BG1L35 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[19]~43
BG1L35 = (!MC1_f2h_RDATA[19] & (MC1_f2h_RDATA[51] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[19] & (((MC1_f2h_RDATA[51] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L36 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[19]~44
BG1L36 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L34))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L34)) # (BG1L35)));


--BG1L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[10]~45
BG1L7 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][10]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][10])) # (LD10_mem[0][42])));


--BG1L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[10]~46
BG1L8 = (!MC1_f2h_RDATA[10] & (MC1_f2h_RDATA[42] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[10] & (((MC1_f2h_RDATA[42] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L9 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[10]~47
BG1L9 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L7))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L7)) # (BG1L8)));


--BG1L55 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[26]~48
BG1L55 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][26]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][26])) # (LD10_mem[0][58])));


--BG1L56 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[26]~49
BG1L56 = (!MC1_f2h_RDATA[26] & (MC1_f2h_RDATA[58] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[26] & (((MC1_f2h_RDATA[58] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L57 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[26]~50
BG1L57 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L55))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L55)) # (BG1L56)));


--BG1L31 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[18]~51
BG1L31 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][18]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][18])) # (LD10_mem[0][50])));


--BG1L32 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[18]~52
BG1L32 = (!MC1_f2h_RDATA[18] & (MC1_f2h_RDATA[50] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[18] & (((MC1_f2h_RDATA[50] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L33 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[18]~53
BG1L33 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L31))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L31)) # (BG1L32)));


--BG1L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[9]~54
BG1L4 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][9]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][9])) # (LD10_mem[0][41])));


--BG1L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[9]~55
BG1L5 = (!MC1_f2h_RDATA[9] & (MC1_f2h_RDATA[41] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[9] & (((MC1_f2h_RDATA[41] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[9]~56
BG1L6 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L4))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L4)) # (BG1L5)));


--BG1L52 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[25]~57
BG1L52 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][25]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][25])) # (LD10_mem[0][57])));


--BG1L53 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[25]~58
BG1L53 = (!MC1_f2h_RDATA[25] & (MC1_f2h_RDATA[57] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[25] & (((MC1_f2h_RDATA[57] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L54 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[25]~59
BG1L54 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L52))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L52)) # (BG1L53)));


--BG1L28 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[17]~60
BG1L28 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][17]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][17])) # (LD10_mem[0][49])));


--BG1L29 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[17]~61
BG1L29 = (!MC1_f2h_RDATA[17] & (MC1_f2h_RDATA[49] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[17] & (((MC1_f2h_RDATA[49] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L30 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[17]~62
BG1L30 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L28))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L28)) # (BG1L29)));


--ZE4L105 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~4
ZE4L105 = (MC1_h2f_lw_AWSIZE[0] & (MC1_h2f_lw_AWSIZE[1] & !MC1_h2f_lw_AWSIZE[2]));


--KF3_src_data[73] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[73]
KF3_src_data[73] = (!KF3_saved_grant[1] & (KF3_saved_grant[0] & (ME2L52))) # (KF3_saved_grant[1] & (((KF3_saved_grant[0] & ME2L52)) # (ME2L58)));


--BF4_in_burstwrap_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]
--register power-up is low

BF4_in_burstwrap_reg[3] = DFFEAS(KF3_src_data[73], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_int_nxt_addr_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]
--register power-up is low

BF4_int_nxt_addr_reg[3] = DFFEAS(BF4L138, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0
BF4L66 = ( ZE4L143 & ( BF4L67 & ( (BF4_new_burst_reg & (((MC1_h2f_lw_ARADDR[3] & KF3_saved_grant[1])) # (KF3_saved_grant[0]))) ) ) ) # ( !ZE4L143 & ( BF4L67 & ( (BF4_new_burst_reg & (MC1_h2f_lw_ARADDR[3] & KF3_saved_grant[1])) ) ) ) # ( ZE4L143 & ( !BF4L67 & ( (!BF4_new_burst_reg) # (((MC1_h2f_lw_ARADDR[3] & KF3_saved_grant[1])) # (KF3_saved_grant[0])) ) ) ) # ( !ZE4L143 & ( !BF4L67 & ( (!BF4_new_burst_reg) # ((MC1_h2f_lw_ARADDR[3] & KF3_saved_grant[1])) ) ) );


--KF3_src_data[72] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[72]
KF3_src_data[72] = (!KF3_saved_grant[1] & (KF3_saved_grant[0] & (ME2L53))) # (KF3_saved_grant[1] & (((KF3_saved_grant[0] & ME2L53)) # (ME2L60)));


--BF4_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]
--register power-up is low

BF4_in_burstwrap_reg[2] = DFFEAS(KF3_src_data[72], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]
--register power-up is low

BF4_int_nxt_addr_reg[2] = DFFEAS(BF4L134, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1
BF4L64 = ( ZE4L142 & ( BF4L65 & ( (BF4_new_burst_reg & (((MC1_h2f_lw_ARADDR[2] & KF3_saved_grant[1])) # (KF3_saved_grant[0]))) ) ) ) # ( !ZE4L142 & ( BF4L65 & ( (BF4_new_burst_reg & (MC1_h2f_lw_ARADDR[2] & KF3_saved_grant[1])) ) ) ) # ( ZE4L142 & ( !BF4L65 & ( (!BF4_new_burst_reg) # (((MC1_h2f_lw_ARADDR[2] & KF3_saved_grant[1])) # (KF3_saved_grant[0])) ) ) ) # ( !ZE4L142 & ( !BF4L65 & ( (!BF4_new_burst_reg) # ((MC1_h2f_lw_ARADDR[2] & KF3_saved_grant[1])) ) ) );


--BF2_nxt_addr[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]
BF2_nxt_addr[2] = ( BF2L99 & ( BF2L100 & ( (!BF2_new_burst_reg) # ((!KF1_saved_grant[1]) # ((!ME2L30) # (MC1_h2f_lw_ARBURST[1]))) ) ) ) # ( BF2L99 & ( !BF2L100 & ( (!BF2_new_burst_reg) # ((!KF1_saved_grant[1]) # ((!MC1_h2f_lw_ARBURST[1] & !ME2L30))) ) ) );


--BF2_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]
--register power-up is low

BF2_int_byte_cnt_narrow_reg[2] = DFFEAS(BF2L24, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--KF2L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~0
KF2L33 = (MC1_h2f_lw_WDATA[0] & KF2_saved_grant[0]);


--BF3_int_byte_cnt_narrow_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]
--register power-up is low

BF3_int_byte_cnt_narrow_reg[3] = DFFEAS(BF3L39, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--ME2L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~1
ME2L46 = (MC1_h2f_lw_ARSIZE[0] & (MC1_h2f_lw_ARSIZE[1] & !MC1_h2f_lw_ARSIZE[2]));


--ZE4L113 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector17~1
ZE4L113 = ( ZE4L112 & ( ZE4L143 & ( (!MC1_h2f_lw_AWBURST[0]) # (ZE4L62) ) ) ) # ( !ZE4L112 & ( ZE4L143 & ( (!MC1_h2f_lw_AWBURST[0] & ((!MC1_h2f_lw_AWBURST[1]) # ((ZE4L86)))) # (MC1_h2f_lw_AWBURST[0] & (((ZE4L62)))) ) ) ) # ( ZE4L112 & ( !ZE4L143 & ( (MC1_h2f_lw_AWBURST[0] & ZE4L62) ) ) ) # ( !ZE4L112 & ( !ZE4L143 & ( (!MC1_h2f_lw_AWBURST[0] & (MC1_h2f_lw_AWBURST[1] & (ZE4L86))) # (MC1_h2f_lw_AWBURST[0] & (((ZE4L62)))) ) ) );


--BF3_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]
--register power-up is low

BF3_int_byte_cnt_narrow_reg[2] = DFFEAS(BF3L40, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--ZE4L106 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~5
ZE4L106 = (!MC1_h2f_lw_AWSIZE[0] & (MC1_h2f_lw_AWSIZE[1] & !MC1_h2f_lw_AWSIZE[2]));


--ME2L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~2
ME2L47 = (!MC1_h2f_lw_ARSIZE[0] & (MC1_h2f_lw_ARSIZE[1] & !MC1_h2f_lw_ARSIZE[2]));


--ZE4L114 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector18~0
ZE4L114 = ( ZE4L90 & ( ZE4L66 & ( (((MC1_h2f_lw_AWBURST[1] & !ME2L50)) # (ZE4L142)) # (MC1_h2f_lw_AWBURST[0]) ) ) ) # ( !ZE4L90 & ( ZE4L66 & ( ((ZE4L142 & ((!MC1_h2f_lw_AWBURST[1]) # (ME2L50)))) # (MC1_h2f_lw_AWBURST[0]) ) ) ) # ( ZE4L90 & ( !ZE4L66 & ( (!MC1_h2f_lw_AWBURST[0] & (((MC1_h2f_lw_AWBURST[1] & !ME2L50)) # (ZE4L142))) ) ) ) # ( !ZE4L90 & ( !ZE4L66 & ( (!MC1_h2f_lw_AWBURST[0] & (ZE4L142 & ((!MC1_h2f_lw_AWBURST[1]) # (ME2L50)))) ) ) );


--KF2L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~1
KF2L34 = (MC1_h2f_lw_WDATA[1] & KF2_saved_grant[0]);


--KF2L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~2
KF2L35 = (MC1_h2f_lw_WDATA[2] & KF2_saved_grant[0]);


--KF2L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~3
KF2L36 = (MC1_h2f_lw_WDATA[3] & KF2_saved_grant[0]);


--KF2L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~4
KF2L37 = (MC1_h2f_lw_WDATA[4] & KF2_saved_grant[0]);


--KF2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~5
KF2L38 = (MC1_h2f_lw_WDATA[5] & KF2_saved_grant[0]);


--KF2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~6
KF2L39 = (MC1_h2f_lw_WDATA[6] & KF2_saved_grant[0]);


--KF2L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~7
KF2L40 = (MC1_h2f_lw_WDATA[7] & KF2_saved_grant[0]);


--KF2L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~8
KF2L41 = (MC1_h2f_lw_WDATA[8] & KF2_saved_grant[0]);


--KF2L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~9
KF2L42 = (MC1_h2f_lw_WDATA[9] & KF2_saved_grant[0]);


--KF2L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~10
KF2L43 = (MC1_h2f_lw_WDATA[10] & KF2_saved_grant[0]);


--KF2L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~11
KF2L44 = (MC1_h2f_lw_WDATA[11] & KF2_saved_grant[0]);


--KF2L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~12
KF2L45 = (MC1_h2f_lw_WDATA[12] & KF2_saved_grant[0]);


--KF2L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~13
KF2L46 = (MC1_h2f_lw_WDATA[13] & KF2_saved_grant[0]);


--KF2L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~14
KF2L47 = (MC1_h2f_lw_WDATA[14] & KF2_saved_grant[0]);


--KF2L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~15
KF2L48 = (MC1_h2f_lw_WDATA[15] & KF2_saved_grant[0]);


--KF2L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~16
KF2L49 = (MC1_h2f_lw_WDATA[16] & KF2_saved_grant[0]);


--KF2L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~17
KF2L50 = (MC1_h2f_lw_WDATA[17] & KF2_saved_grant[0]);


--KF2L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~18
KF2L51 = (MC1_h2f_lw_WDATA[18] & KF2_saved_grant[0]);


--KF2L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~19
KF2L52 = (MC1_h2f_lw_WDATA[19] & KF2_saved_grant[0]);


--KF2L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~20
KF2L53 = (MC1_h2f_lw_WDATA[20] & KF2_saved_grant[0]);


--KF2L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~21
KF2L54 = (MC1_h2f_lw_WDATA[21] & KF2_saved_grant[0]);


--KF2L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~22
KF2L55 = (MC1_h2f_lw_WDATA[22] & KF2_saved_grant[0]);


--KF2L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~23
KF2L56 = (MC1_h2f_lw_WDATA[23] & KF2_saved_grant[0]);


--KF2L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~24
KF2L57 = (MC1_h2f_lw_WDATA[24] & KF2_saved_grant[0]);


--KF2L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~25
KF2L58 = (MC1_h2f_lw_WDATA[25] & KF2_saved_grant[0]);


--KF2L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~26
KF2L59 = (MC1_h2f_lw_WDATA[26] & KF2_saved_grant[0]);


--KF2L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~27
KF2L60 = (MC1_h2f_lw_WDATA[27] & KF2_saved_grant[0]);


--KF2L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~28
KF2L61 = (MC1_h2f_lw_WDATA[28] & KF2_saved_grant[0]);


--KF2L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~29
KF2L62 = (MC1_h2f_lw_WDATA[29] & KF2_saved_grant[0]);


--KF2L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~30
KF2L63 = (MC1_h2f_lw_WDATA[30] & KF2_saved_grant[0]);


--KF2L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~31
KF2L64 = (MC1_h2f_lw_WDATA[31] & KF2_saved_grant[0]);


--ME1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder0~0
ME1L40 = (!MC1_h2f_AWSIZE[0] & (MC1_h2f_AWSIZE[1] & !MC1_h2f_AWSIZE[2]));


--ZE1L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|LessThan2~0
ZE1L25 = ((MC1_h2f_AWSIZE[0] & MC1_h2f_AWSIZE[1])) # (MC1_h2f_AWSIZE[2]);


--LE1L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~8
LE1L60 = (!MC1_h2f_AWBURST[1] & LE1_saved_grant[0]);


--LE1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~4
LE1L32 = ( LE1L59 & ( !LE1L30 & ( (!MC1_h2f_AWLEN[3] & (!MC1_h2f_AWSIZE[2] & (!ME1L46 & !ME1L1))) ) ) ) # ( !LE1L59 & ( !LE1L30 ) );


--LE1L33 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~5
LE1L33 = ( LE1L29 & ( LE1L32 ) ) # ( !LE1L29 & ( LE1L32 & ( (!ME1L23 & (((ME1L11 & LE1L60)))) # (ME1L23 & (((ME1L11 & LE1L60)) # (LE1L58))) ) ) ) # ( LE1L29 & ( !LE1L32 ) ) # ( !LE1L29 & ( !LE1L32 ) );


--BF1L80 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0
BF1L80 = ( BF1_new_burst_reg & ( (!BF1_out_valid_reg) # (NE1L3) ) ) # ( !BF1_new_burst_reg & ( (!BF1_out_valid_reg) # ((!BF1_state.ST_COMP_TRANS & NE1L3)) ) );


--LD2_mem[0][37] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]
--register power-up is low

LD2_mem[0][37] = DFFEAS(LD2L103, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--AF1L21 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Decoder0~1
AF1L21 = (LD2_mem[0][88] & !LD2_mem[0][89]);


--AF1_burst_uncompress_address_offset[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

AF1_burst_uncompress_address_offset[1] = DFFEAS(AF1_p1_burst_uncompress_address_offset[1], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--BF1_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]
--register power-up is low

BF1_int_byte_cnt_narrow_reg[2] = DFFEAS(BF1L73, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--ME1L43 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder1~0
ME1L43 = (!MC1_h2f_ARSIZE[0] & (MC1_h2f_ARSIZE[1] & !MC1_h2f_ARSIZE[2]));


--BF1L147 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0
BF1L147 = ( BF1_in_burstwrap_reg[2] & ( BF1_int_nxt_addr_reg[2] & ( (BF1_new_burst_reg & (QE2L53 & !LE1L33)) ) ) ) # ( !BF1_in_burstwrap_reg[2] & ( BF1_int_nxt_addr_reg[2] & ( (!BF1_new_burst_reg) # ((QE2L53 & !LE1L33)) ) ) ) # ( BF1_in_burstwrap_reg[2] & ( !BF1_int_nxt_addr_reg[2] & ( (BF1_new_burst_reg & (QE2L53 & !LE1L33)) ) ) ) # ( !BF1_in_burstwrap_reg[2] & ( !BF1_int_nxt_addr_reg[2] & ( (BF1_new_burst_reg & (QE2L53 & !LE1L33)) ) ) );


--XD1L327 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~4
XD1L327 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[4])));


--XD1L376 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~21
XD1L376 = ( XD1L355 & ( !XD1L370 & ( (!XD1L353) # ((EE1_full1 & !EE1L24)) ) ) ) # ( !XD1L355 & ( !XD1L370 & ( (!XD1L353) # ((EE1_full1 & (!EE1L24 & XD1L354))) ) ) );


--XD1_dr_data_out[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]
--register power-up is low

XD1_dr_data_out[4] = DFFEAS(XD1L381, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--XD1L328 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~5
XD1L328 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[8])));


--XD1L329 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~6
XD1L329 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[7])));


--XD1L330 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~7
XD1L330 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[6])));


--XD1L331 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~8
XD1L331 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_control[5])));


--DE1_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1
--register power-up is low

DE1_din_s1 = DFFEAS(YD1_in_data_toggle, A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--AE1_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1
--register power-up is low

AE1_din_s1 = DFFEAS(VCC, A1L5632, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XD1L442 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~1
XD1L442 = ( XD1L436 & ( ((!A1L5609) # ((!A1L5625) # (!XD1_header_in_bit_counter[0]))) # (A1L5636) ) ) # ( !XD1L436 );


--XD1L437 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~2
XD1L437 = ( A1L5609 & ( (!A1L5612 & (!A1L5610 & (!A1L5611 & !A1L5636))) ) );


--XD1L438 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3
XD1L438 = ( XD1L437 & ( ((A1L5625 & (XD1_write_state.ST_BYPASS & !XD1_write_state.ST_WRITE_DATA))) # (A1L5616) ) );


--XD1L443 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~4
XD1L443 = ( XD1_header_in_bit_counter[1] & ( XD1L436 & ( ((!A1L5609) # ((!A1L5625) # (XD1_header_in_bit_counter[0]))) # (A1L5636) ) ) ) # ( !XD1_header_in_bit_counter[1] & ( XD1L436 & ( ((!A1L5609) # ((!A1L5625) # (!XD1_header_in_bit_counter[0]))) # (A1L5636) ) ) ) # ( XD1_header_in_bit_counter[1] & ( !XD1L436 ) ) # ( !XD1_header_in_bit_counter[1] & ( !XD1L436 ) );


--XD1L648 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~18
XD1L648 = ( XD1L644 & ( XD1L645 & ( (!A1L5636 & (A1L5609 & A1L5625)) ) ) ) # ( !XD1L644 & ( XD1L645 & ( (!A1L5636 & (A1L5609 & A1L5625)) ) ) ) # ( XD1L644 & ( !XD1L645 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1L643))) ) ) );


--XD1L649 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19
XD1L649 = ( !XD1_offset[3] & ( XD1L642 & ( (!XD1_offset[7] & (!XD1_offset[6] & (!XD1_offset[5] & !XD1_offset[4]))) ) ) );


--XD1L650 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~20
XD1L650 = ( XD1L648 & ( XD1L649 & ( (!XD1L280 & (XD1_write_state.ST_HEADER_1)) # (XD1L280 & ((!XD1_write_state.ST_BYPASS))) ) ) ) # ( !XD1L648 & ( XD1L649 & ( ((XD1L280 & VD1_virtual_state_cdr)) # (XD1_write_state.ST_HEADER_1) ) ) ) # ( XD1L648 & ( !XD1L649 & ( (!XD1L280 & (XD1_write_state.ST_HEADER_1)) # (XD1L280 & ((!XD1_write_state.ST_BYPASS))) ) ) ) # ( !XD1L648 & ( !XD1L649 & ( (XD1_write_state.ST_HEADER_1 & ((!XD1L280) # (!VD1_virtual_state_cdr))) ) ) );


--XD1L33 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add1~0
XD1L33 = !XD1_header_in_bit_counter[2] $ (((!XD1_header_in_bit_counter[0] & !XD1_header_in_bit_counter[1])));


--XD1L444 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~5
XD1L444 = ( XD1L33 & ( ((!A1L5609) # ((!A1L5625) # (!XD1L436))) # (A1L5636) ) ) # ( !XD1L33 );


--XD1L34 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add1~1
XD1L34 = !XD1_header_in_bit_counter[3] $ (((!XD1_header_in_bit_counter[0] & (!XD1_header_in_bit_counter[1] & !XD1_header_in_bit_counter[2]))));


--XD1L445 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~6
XD1L445 = ( XD1L34 & ( ((!A1L5609) # ((!A1L5625) # (!XD1L436))) # (A1L5636) ) ) # ( !XD1L34 );


--XD1L432 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0
XD1L432 = (VD1L2 & (XD1L280 & (XD1_write_state.ST_BYPASS & !XD1_write_state.ST_WRITE_DATA)));


--XD1L651 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~21
XD1L651 = ( XD1L649 & ( ((XD1L280 & ((XD1L648) # (VD1_virtual_state_cdr)))) # (XD1_write_state.ST_BYPASS) ) ) # ( !XD1L649 & ( (!XD1L280 & (((XD1_write_state.ST_BYPASS)))) # (XD1L280 & (((!VD1_virtual_state_cdr & XD1_write_state.ST_BYPASS)) # (XD1L648))) ) );


--XD1L652 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~22
XD1L652 = ( XD1L645 & ( (VD1L2 & XD1_write_state.ST_HEADER_2) ) ) # ( !XD1L645 & ( (VD1L2 & (XD1_write_state.ST_HEADER_2 & (XD1L643 & XD1L644))) ) );


--XD1L301 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0
XD1L301 = ((!A1L5609) # ((!A1L5625) # (XD1_write_state.ST_BYPASS))) # (A1L5636);


--XD1L299 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1
XD1L299 = (XD1L280 & (((VD1L2 & !XD1_write_state.ST_BYPASS)) # (VD1_virtual_state_cdr)));


--ND1_out_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[0]
--register power-up is low

ND1_out_data[0] = DFFEAS(ND1L19, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--YD1_take_in_data is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data
YD1_take_in_data = (ND1_out_valid & (!YD1_in_data_toggle $ (DE2_dreg[6])));


--ND1_out_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[2]
--register power-up is low

ND1_out_data[2] = DFFEAS(ND1L21, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1_out_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[1]
--register power-up is low

ND1_out_data[1] = DFFEAS(ND1L22, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1_out_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[4]
--register power-up is low

ND1_out_data[4] = DFFEAS(ND1L23, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1_out_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[7]
--register power-up is low

ND1_out_data[7] = DFFEAS(ND1L24, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1_out_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[6]
--register power-up is low

ND1_out_data[6] = DFFEAS(ND1L25, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1_out_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[5]
--register power-up is low

ND1_out_data[5] = DFFEAS(ND1L26, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--ND1_out_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[3]
--register power-up is low

ND1_out_data[3] = DFFEAS(ND1L27, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , ND1L3,  ,  ,  ,  );


--AE2_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]
--register power-up is low

AE2_dreg[0] = DFFEAS(AE2_din_s1, A1L5632,  ,  ,  ,  ,  ,  ,  );


--AE4_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1
--register power-up is low

AE4_din_s1 = DFFEAS(XD1_clock_to_sample_div2, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_dr_info[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]
--register power-up is low

XD1_dr_info[4] = DFFEAS(XD1L413, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L412 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~4
XD1L412 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_info[4])));


--R1L23 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~7
R1L23 = AMPP_FUNCTION(!A1L5600, !A1L5607, !A1L5588, !A1L5605);


--ZB1_hold_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
--register power-up is low

ZB1_hold_reg[1] = DFFEAS(ZB1L6, A1L5604,  ,  ,  ,  ,  ,  ,  );


--A1L5599 is jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr
A1L5599 = INPUT();


--ZB1L8 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~0
ZB1L8 = ( A1L5599 & ( (A1L5592 & (!A1L5607 & (A1L5588 & !A1L5601))) ) );


--ZB1L4 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~1
ZB1L4 = (!ZB1L8 & ((ZB1_hold_reg[0]))) # (ZB1L8 & (ZB1_shift_reg[0]));


--ZB1_hold_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
--register power-up is low

ZB1_hold_reg[2] = DFFEAS(ZB1L9, A1L5604,  ,  ,  ,  ,  ,  ,  );


--LD11_mem_used[3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]
--register power-up is low

LD11_mem_used[3] = DFFEAS(LD11L119, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L106,  ,  ,  ,  );


--LD11L117 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~6
LD11L117 = (!LD11L132 & ((LD11_mem_used[3]))) # (LD11L132 & (LD11_mem_used[1]));


--LD11L118 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~7
LD11L118 = (!LD11L132 & (LD11_mem_used[5])) # (LD11L132 & ((LD11_mem_used[3])));


--LD10L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0
LD10L3 = (!LD10_mem_used[2]) # (VF1L5);


--LD10_mem[3][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][154]
--register power-up is low

LD10_mem[3][154] = DFFEAS(LD10L311, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L235 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][154]~2
LD10L235 = (!LD10L3 & (LD10_mem[2][154])) # (LD10L3 & (((!LD10_mem_used[3]) # (LD10_mem[3][154]))));


--LD11L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0
LD11L3 = (!LD11_mem_used[2]) # ((MC1_f2h_RVALID[0] & LD11_mem_used[0]));


--LD11_mem[3][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113]
--register power-up is low

LD11_mem[3][113] = DFFEAS(LD11L55, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L43 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113]~2
LD11L43 = (!LD11L3 & (LD11_mem[2][113])) # (LD11L3 & (((!LD11_mem_used[3]) # (LD11_mem[3][113]))));


--FE1_edge_detector_register is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register
--register power-up is low

FE1_edge_detector_register = DFFEAS(AE6_dreg[6], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AE6_dreg[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]
--register power-up is low

AE6_dreg[6] = DFFEAS(AE6_dreg[5], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--FE1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0
FE1L2 = (!FE1_edge_detector_register & AE6_dreg[6]);


--LD1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~0
LD1L1 = ( LD1_wr_ptr[4] & ( LD1_wr_ptr[5] & ( (!LD1_wr_ptr[0]) # ((!LD1_wr_ptr[1]) # ((!LD1_wr_ptr[2]) # (!LD1_wr_ptr[3]))) ) ) ) # ( !LD1_wr_ptr[4] & ( LD1_wr_ptr[5] ) ) # ( LD1_wr_ptr[4] & ( !LD1_wr_ptr[5] & ( (LD1_wr_ptr[0] & (LD1_wr_ptr[1] & (LD1_wr_ptr[2] & LD1_wr_ptr[3]))) ) ) );


--LD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~1
LD1L2 = ( LD1_wr_ptr[4] & ( (!LD1_wr_ptr[0]) # ((!LD1_wr_ptr[1]) # ((!LD1_wr_ptr[2]) # (!LD1_wr_ptr[3]))) ) ) # ( !LD1_wr_ptr[4] & ( (LD1_wr_ptr[0] & (LD1_wr_ptr[1] & (LD1_wr_ptr[2] & LD1_wr_ptr[3]))) ) );


--LD1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~0
LD1L23 = ( LD1_rd_ptr[1] & ( (ZD1_src_valid & ((!LD1_wr_ptr[0] & (LD1_wr_ptr[1] & LD1_rd_ptr[0])) # (LD1_wr_ptr[0] & (!LD1_wr_ptr[1] & !LD1_rd_ptr[0])))) ) ) # ( !LD1_rd_ptr[1] & ( (ZD1_src_valid & ((!LD1_wr_ptr[0] & (!LD1_wr_ptr[1] & LD1_rd_ptr[0])) # (LD1_wr_ptr[0] & (LD1_wr_ptr[1] & !LD1_rd_ptr[0])))) ) );


--LD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~2
LD1L3 = !LD1_wr_ptr[2] $ (((!LD1_wr_ptr[0]) # (!LD1_wr_ptr[1])));


--LD1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~3
LD1L4 = !LD1_wr_ptr[3] $ (((!LD1_wr_ptr[0]) # ((!LD1_wr_ptr[1]) # (!LD1_wr_ptr[2]))));


--LD1L24 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~1
LD1L24 = (!LD1_rd_ptr[2] & (!LD1L3 & (!LD1_rd_ptr[3] $ (LD1L4)))) # (LD1_rd_ptr[2] & (LD1L3 & (!LD1_rd_ptr[3] $ (LD1L4))));


--LD1L25 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~2
LD1L25 = (LD1L23 & (LD1L24 & (!LD1_rd_ptr[4] $ (LD1L2))));


--LD1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~3
LD1L26 = ( LD1L25 & ( (!LD1L44 & ((!LD1_rd_ptr[5] $ (LD1L1)) # (LD1_full))) ) ) # ( !LD1L25 & ( (LD1_full & !LD1L44) ) );


--ZD1_sink_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]
--register power-up is low

ZD1_sink_data_buffer[0] = DFFEAS(XD1_idle_remover_sink_data[0], A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--LD1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~4
LD1L5 = !LD1_wr_ptr[0] $ (!LD1_wr_ptr[1]);


--ZD1_sink_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]
--register power-up is low

ZD1_sink_data_buffer[2] = DFFEAS(XD1_idle_remover_sink_data[2], A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--ZD1_sink_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]
--register power-up is low

ZD1_sink_data_buffer[1] = DFFEAS(XD1_idle_remover_sink_data[1], A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--ZD1_sink_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]
--register power-up is low

ZD1_sink_data_buffer[7] = DFFEAS(XD1_idle_remover_sink_data[7], A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--ZD1_sink_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]
--register power-up is low

ZD1_sink_data_buffer[6] = DFFEAS(XD1_idle_remover_sink_data[6], A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--ZD1_sink_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]
--register power-up is low

ZD1_sink_data_buffer[5] = DFFEAS(CE1L2, A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--ZD1_sink_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]
--register power-up is low

ZD1_sink_data_buffer[4] = DFFEAS(XD1_idle_remover_sink_data[4], A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--ZD1_sink_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]
--register power-up is low

ZD1_sink_data_buffer[3] = DFFEAS(XD1_idle_remover_sink_data[3], A1L5632, AE1_dreg[1],  , CE1_out_valid,  ,  ,  ,  );


--LD1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_empty~0
LD1L22 = (!LD1_write & (((LD1_empty & !LD1L14)))) # (LD1_write & ((!LD1L44) # ((LD1_empty))));


--LD10L630 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~7
LD10L630 = (!LD10_write & (LD10_mem_used[5])) # (LD10_write & ((LD10_mem_used[3])));


--LD10L631 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~8
LD10L631 = (!LD10_write & ((LD10_mem_used[4]))) # (LD10_write & (LD10_mem_used[2]));


--DE2_dreg[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]
--register power-up is low

DE2_dreg[3] = DFFEAS(DE2_dreg[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4_int_byte_cnt_narrow_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]
--register power-up is low

BF4_int_byte_cnt_narrow_reg[3] = DFFEAS(BF4L44, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]
--register power-up is low

BF4_int_byte_cnt_narrow_reg[2] = DFFEAS(BF4L45, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--KF1L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~12
KF1L21 = (MC1_h2f_lw_ARSIZE[1] & KF1_saved_grant[1]);


--BF2_in_size_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]
--register power-up is low

BF2_in_size_reg[1] = DFFEAS(KF1L21, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--KF1L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~13
KF1L22 = (MC1_h2f_lw_ARSIZE[2] & KF1_saved_grant[1]);


--BF2_in_size_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]
--register power-up is low

BF2_in_size_reg[2] = DFFEAS(KF1L22, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--KF1L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~14
KF1L23 = (MC1_h2f_lw_ARSIZE[0] & KF1_saved_grant[1]);


--BF2_in_size_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]
--register power-up is low

BF2_in_size_reg[0] = DFFEAS(KF1L23, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--BF2L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0
BF2L23 = ( KF1_saved_grant[1] & ( MC1_h2f_lw_ARSIZE[0] & ( (!BF2_new_burst_reg & (!BF2_in_size_reg[2] & !BF2_in_size_reg[0])) ) ) ) # ( !KF1_saved_grant[1] & ( MC1_h2f_lw_ARSIZE[0] & ( ((!BF2_in_size_reg[2] & !BF2_in_size_reg[0])) # (BF2_new_burst_reg) ) ) ) # ( KF1_saved_grant[1] & ( !MC1_h2f_lw_ARSIZE[0] & ( (!BF2_new_burst_reg & (!BF2_in_size_reg[2] & (!BF2_in_size_reg[0]))) # (BF2_new_burst_reg & (((!MC1_h2f_lw_ARSIZE[2])))) ) ) ) # ( !KF1_saved_grant[1] & ( !MC1_h2f_lw_ARSIZE[0] & ( ((!BF2_in_size_reg[2] & !BF2_in_size_reg[0])) # (BF2_new_burst_reg) ) ) );


--BF2L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1
BF2L24 = (BF2L23 & ((!BF2_new_burst_reg & ((BF2_in_size_reg[1]))) # (BF2_new_burst_reg & (KF1L21))));


--BF2_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]
--register power-up is low

BF2_int_nxt_addr_reg_dly[1] = DFFEAS(BF2L40, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]
--register power-up is low

BF2_int_byte_cnt_narrow_reg[1] = DFFEAS(BF2L25, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--KF2_src_data[77] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[77]
KF2_src_data[77] = (!MC1_h2f_lw_ARSIZE[0] & (MC1_h2f_lw_AWSIZE[0] & ((KF2_saved_grant[0])))) # (MC1_h2f_lw_ARSIZE[0] & (((MC1_h2f_lw_AWSIZE[0] & KF2_saved_grant[0])) # (KF2_saved_grant[1])));


--BF3_in_size_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]
--register power-up is low

BF3_in_size_reg[0] = DFFEAS(KF2_src_data[77], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_size_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]
--register power-up is low

BF3_in_size_reg[2] = DFFEAS(KF2_src_data[79], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_in_size_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]
--register power-up is low

BF3_in_size_reg[1] = DFFEAS(KF2_src_data[78], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0
BF3L38 = ( BF3_in_size_reg[1] & ( (!BF3_new_burst_reg & (((!BF3_in_size_reg[2])))) # (BF3_new_burst_reg & (KF2_src_data[78] & (!KF2_src_data[79]))) ) ) # ( !BF3_in_size_reg[1] & ( (BF3_new_burst_reg & (KF2_src_data[78] & !KF2_src_data[79])) ) );


--BF3L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1
BF3L39 = (BF3L38 & ((!BF3_new_burst_reg & ((BF3_in_size_reg[0]))) # (BF3_new_burst_reg & (KF2_src_data[77]))));


--BF3L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2
BF3L40 = (BF3L38 & ((!BF3_new_burst_reg & ((!BF3_in_size_reg[0]))) # (BF3_new_burst_reg & (!KF2_src_data[77]))));


--BF3_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]
--register power-up is low

BF3_int_nxt_addr_reg_dly[1] = DFFEAS(BF3L57, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]
--register power-up is low

BF3_int_byte_cnt_narrow_reg[1] = DFFEAS(BF3L42, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--ZE4L107 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~6
ZE4L107 = (MC1_h2f_lw_AWSIZE[0] & (!MC1_h2f_lw_AWSIZE[1] & !MC1_h2f_lw_AWSIZE[2]));


--ME2L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~3
ME2L48 = (MC1_h2f_lw_ARSIZE[0] & (!MC1_h2f_lw_ARSIZE[1] & !MC1_h2f_lw_ARSIZE[2]));


--QE2L20 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~2
QE2L20 = (LE1_src_data[125] & (LE1_src_data[126] & !LE1_src_data[124]));


--QE2L21 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~3
QE2L21 = (LE1_src_data[125] & (LE1_src_data[126] & LE1_src_data[124]));


--QE2L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~4
QE2L22 = (LE1_src_data[124] & QE2L19);


--QE2_address_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg[1]
--register power-up is low

QE2_address_reg[1] = DFFEAS(QE2L6, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--ZE1_address_burst[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]
--register power-up is low

ZE1_address_burst[1] = DFFEAS(ZE1L28, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--QE2L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[37]~16
QE2L59 = ( ME1_sop_enable & ( ZE1_address_burst[1] & ( ((MC1_h2f_ARADDR[1] & LE1_saved_grant[1])) # (LE1_saved_grant[0]) ) ) ) # ( !ME1_sop_enable & ( ZE1_address_burst[1] & ( (!MC1_h2f_ARADDR[1] & (MC1_h2f_AWADDR[1] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARADDR[1] & (((MC1_h2f_AWADDR[1] & LE1_saved_grant[0])) # (LE1_saved_grant[1]))) ) ) ) # ( ME1_sop_enable & ( !ZE1_address_burst[1] & ( (MC1_h2f_ARADDR[1] & LE1_saved_grant[1]) ) ) ) # ( !ME1_sop_enable & ( !ZE1_address_burst[1] & ( (!MC1_h2f_ARADDR[1] & (MC1_h2f_AWADDR[1] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARADDR[1] & (((MC1_h2f_AWADDR[1] & LE1_saved_grant[0])) # (LE1_saved_grant[1]))) ) ) );


--QE2L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[37]~17
QE2L60 = ( QE2_address_reg[1] & ( QE2L59 & ( ((!LE1_src_data[126] & ((!LE1_src_data[125]) # (!LE1_src_data[124])))) # (QE2_use_reg) ) ) ) # ( !QE2_address_reg[1] & ( QE2L59 & ( (!LE1_src_data[126] & (!QE2_use_reg & ((!LE1_src_data[125]) # (!LE1_src_data[124])))) ) ) ) # ( QE2_address_reg[1] & ( !QE2L59 & ( QE2_use_reg ) ) );


--QE2L24 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|LessThan3~0
QE2L24 = ( LE1_saved_grant[1] & ( LE1_saved_grant[0] & ( (!MC1_h2f_ARSIZE[1] & (!MC1_h2f_AWSIZE[1] $ (((!MC1_h2f_ARSIZE[2] & !MC1_h2f_AWSIZE[2]))))) # (MC1_h2f_ARSIZE[1] & (!MC1_h2f_ARSIZE[2] & ((!MC1_h2f_AWSIZE[2])))) ) ) ) # ( !LE1_saved_grant[1] & ( LE1_saved_grant[0] & ( !MC1_h2f_AWSIZE[1] $ (!MC1_h2f_AWSIZE[2]) ) ) ) # ( LE1_saved_grant[1] & ( !LE1_saved_grant[0] & ( !MC1_h2f_ARSIZE[1] $ (!MC1_h2f_ARSIZE[2]) ) ) );


--ME1L41 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder0~1
ME1L41 = (MC1_h2f_AWSIZE[0] & (!MC1_h2f_AWSIZE[1] & !MC1_h2f_AWSIZE[2]));


--ZE1_aligned_address_bits[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|aligned_address_bits[1]
ZE1_aligned_address_bits[1] = (MC1_h2f_AWADDR[1] & (!MC1_h2f_AWSIZE[1] & !MC1_h2f_AWSIZE[2]));


--LD2_mem[1][37] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]
--register power-up is low

LD2_mem[1][37] = DFFEAS(LD2L103, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L103 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~28
LD2L103 = (!LD2_mem_used[1] & ((BF1_out_addr_reg[1]))) # (LD2_mem_used[1] & (LD2_mem[1][37]));


--LD2_mem[0][81] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]
--register power-up is low

LD2_mem[0][81] = DFFEAS(LD2L104, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--AF1_p1_burst_uncompress_address_offset[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[1]
AF1_p1_burst_uncompress_address_offset[1] = (AF1L13 & LD2_mem[0][81]);


--LD2_mem[0][36] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]
--register power-up is low

LD2_mem[0][36] = DFFEAS(LD2L105, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--AF1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Decoder0~2
AF1L22 = (!LD2_mem[0][88] & !LD2_mem[0][89]);


--AF1_burst_uncompress_address_offset[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

AF1_burst_uncompress_address_offset[0] = DFFEAS(AF1_p1_burst_uncompress_address_offset[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , AF1L55,  ,  ,  ,  );


--BF1L73 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0
BF1L73 = ( QE2L80 & ( (!BF1_new_burst_reg & (!BF1_in_data_reg[88] & BF1_in_data_reg[89])) ) ) # ( !QE2L80 & ( (!BF1_new_burst_reg & (((!BF1_in_data_reg[88] & BF1_in_data_reg[89])))) # (BF1_new_burst_reg & (BF1L61)) ) );


--BF1_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]
--register power-up is low

BF1_int_byte_cnt_narrow_reg[1] = DFFEAS(BF1L74, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--ME1L44 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder1~1
ME1L44 = (MC1_h2f_ARSIZE[0] & (!MC1_h2f_ARSIZE[1] & !MC1_h2f_ARSIZE[2]));


--XD1_dr_data_out[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]
--register power-up is low

XD1_dr_data_out[5] = DFFEAS(XD1L363, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--HE1_out_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]
--register power-up is low

HE1_out_data[0] = DFFEAS(HE1L336, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , HE1L437,  ,  ,  ,  );


--ND1L19 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~0
ND1L19 = ( HE1_out_data[0] & ( (!ND1L2 & !ND1L4) ) ) # ( !HE1_out_data[0] & ( (!ND1L2 & (!ND1L4 & ((ND1L8) # (ND1L5)))) ) );


--ND1L20 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~1
ND1L20 = (!ND1L2 & !ND1L5);


--ND1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~2
ND1L21 = ( ND1L20 & ( (!ND1L4 & (((ND1L8)) # (HE1_out_data[2]))) # (ND1L4 & (((!ND1_sent_channel_char)))) ) ) # ( !ND1L20 & ( (ND1L4 & !ND1_sent_channel_char) ) );


--ND1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~3
ND1L22 = (!ND1L4 & ((!ND1L20) # ((HE1_out_data[1] & !ND1L8))));


--ND1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~4
ND1L23 = (!ND1L4 & (((!ND1L33)) # (HE1_out_data[4]))) # (ND1L4 & (((!ND1_sent_channel_char))));


--ND1L24 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~5
ND1L24 = (!ND1L4 & (HE1_out_data[7] & ND1L33));


--ND1L25 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~6
ND1L25 = (!ND1L4 & (((!ND1L33)) # (HE1_out_data[6]))) # (ND1L4 & (((!ND1_sent_channel_char))));


--ND1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~7
ND1L26 = ( ND1_sent_channel_char & ( (!ND1L4 & ((!ND1L33) # (!ND1_sent_esc $ (!HE1_out_data[5])))) ) ) # ( !ND1_sent_channel_char & ( ((!ND1L33) # (!ND1_sent_esc $ (!HE1_out_data[5]))) # (ND1L4) ) );


--ND1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~8
ND1L27 = (!ND1L4 & (((!ND1L33)) # (HE1_out_data[3]))) # (ND1L4 & (((!ND1_sent_channel_char))));


--AE2_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1
--register power-up is low

AE2_din_s1 = DFFEAS(XD1_clock_sensor, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_clock_to_sample_div2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2
--register power-up is low

XD1_clock_to_sample_div2 = DFFEAS(XD1L305, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD1_dr_info[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]
--register power-up is low

XD1_dr_info[5] = DFFEAS(XD1L414, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L413 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~5
XD1L413 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_info[5])));


--ZB1L6 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]~2
ZB1L6 = (!ZB1L8 & ((ZB1_hold_reg[1]))) # (ZB1L8 & (ZB1_shift_reg[1]));


--ZB1L9 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~3
ZB1L9 = (!ZB1L8 & ((ZB1_hold_reg[2]))) # (ZB1L8 & (ZB1_shift_reg[2]));


--LD11L119 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~8
LD11L119 = (!LD11L132 & ((LD11_mem_used[4]))) # (LD11L132 & (LD11_mem_used[2]));


--LD10L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0
LD10L4 = (!LD10_mem_used[3]) # (VF1L5);


--LD10_mem[4][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][154]
--register power-up is low

LD10_mem[4][154] = DFFEAS(LD10L387, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L311 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][154]~3
LD10L311 = (!LD10L4 & (((LD10_mem[3][154])))) # (LD10L4 & ((!LD10_mem_used[4]) # ((LD10_mem[4][154]))));


--LD11L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0
LD11L4 = (!LD11_mem_used[3]) # ((MC1_f2h_RVALID[0] & LD11_mem_used[0]));


--LD11_mem[4][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113]
--register power-up is low

LD11_mem[4][113] = DFFEAS(LD11L67, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L55 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113]~3
LD11L55 = (!LD11L4 & (((LD11_mem[3][113])))) # (LD11L4 & ((!LD11_mem_used[4]) # ((LD11_mem[4][113]))));


--AE6_dreg[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]
--register power-up is low

AE6_dreg[5] = DFFEAS(AE6_dreg[4], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XD1_idle_remover_sink_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]
--register power-up is low

XD1_idle_remover_sink_data[0] = DFFEAS(XD1_dr_data_in[1], A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--XD1_idle_remover_sink_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]
--register power-up is low

XD1_idle_remover_sink_data[1] = DFFEAS(XD1_dr_data_in[2], A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--XD1_idle_remover_sink_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]
--register power-up is low

XD1_idle_remover_sink_data[2] = DFFEAS(XD1_dr_data_in[3], A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--CE1_received_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc
--register power-up is low

CE1_received_esc = DFFEAS(CE1L5, A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--XD1_idle_remover_sink_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid
--register power-up is low

XD1_idle_remover_sink_valid = DFFEAS(XD1L464, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1_idle_remover_sink_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]
--register power-up is low

XD1_idle_remover_sink_data[3] = DFFEAS(XD1_dr_data_in[4], A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--XD1_idle_remover_sink_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]
--register power-up is low

XD1_idle_remover_sink_data[4] = DFFEAS(XD1_dr_data_in[5], A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--XD1_idle_remover_sink_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]
--register power-up is low

XD1_idle_remover_sink_data[5] = DFFEAS(XD1_dr_data_in[6], A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--XD1_idle_remover_sink_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]
--register power-up is low

XD1_idle_remover_sink_data[6] = DFFEAS(XD1_dr_data_in[7], A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--XD1_idle_remover_sink_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]
--register power-up is low

XD1_idle_remover_sink_data[7] = DFFEAS(A1L5634, A1L5632,  ,  , XD1L464,  ,  ,  ,  );


--CE1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|Equal0~0
CE1L1 = ( !XD1_idle_remover_sink_data[7] & ( (XD1_idle_remover_sink_data[3] & (!XD1_idle_remover_sink_data[4] & (!XD1_idle_remover_sink_data[5] & XD1_idle_remover_sink_data[6]))) ) );


--CE1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid
CE1_out_valid = ( XD1_idle_remover_sink_valid & ( CE1L1 & ( (!XD1_idle_remover_sink_data[0] & ((!XD1_idle_remover_sink_data[1]) # ((XD1_idle_remover_sink_data[2])))) # (XD1_idle_remover_sink_data[0] & (((!XD1_idle_remover_sink_data[2]) # (CE1_received_esc)) # (XD1_idle_remover_sink_data[1]))) ) ) ) # ( XD1_idle_remover_sink_valid & ( !CE1L1 ) );


--CE1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_data[5]~0
CE1L2 = !CE1_received_esc $ (!XD1_idle_remover_sink_data[5]);


--DE2_dreg[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]
--register power-up is low

DE2_dreg[2] = DFFEAS(DE2_dreg[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZE4_address_burst[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]
--register power-up is low

ZE4_address_burst[1] = DFFEAS(ZE4L115, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--ZE4_aligned_address_bits[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|aligned_address_bits[1]
ZE4_aligned_address_bits[1] = (MC1_h2f_lw_AWADDR[1] & (!MC1_h2f_lw_AWSIZE[1] & !MC1_h2f_lw_AWSIZE[2]));


--KF3_src_data[77] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[77]
KF3_src_data[77] = (!MC1_h2f_lw_ARSIZE[0] & (MC1_h2f_lw_AWSIZE[0] & ((KF3_saved_grant[0])))) # (MC1_h2f_lw_ARSIZE[0] & (((MC1_h2f_lw_AWSIZE[0] & KF3_saved_grant[0])) # (KF3_saved_grant[1])));


--BF4_in_size_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]
--register power-up is low

BF4_in_size_reg[0] = DFFEAS(KF3_src_data[77], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_in_size_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]
--register power-up is low

BF4_in_size_reg[1] = DFFEAS(KF3_src_data[78], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_in_size_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]
--register power-up is low

BF4_in_size_reg[2] = DFFEAS(KF3_src_data[79], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0
BF4L43 = ( BF4_in_size_reg[2] & ( (BF4_new_burst_reg & (KF3_src_data[78] & !KF3_src_data[79])) ) ) # ( !BF4_in_size_reg[2] & ( (!BF4_new_burst_reg & (((BF4_in_size_reg[1])))) # (BF4_new_burst_reg & (KF3_src_data[78] & (!KF3_src_data[79]))) ) );


--BF4L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1
BF4L44 = (BF4L43 & ((!BF4_new_burst_reg & ((BF4_in_size_reg[0]))) # (BF4_new_burst_reg & (KF3_src_data[77]))));


--BF4L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2
BF4L45 = (BF4L43 & ((!BF4_new_burst_reg & ((!BF4_in_size_reg[0]))) # (BF4_new_burst_reg & (!KF3_src_data[77]))));


--BF4_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]
--register power-up is low

BF4_int_nxt_addr_reg_dly[1] = DFFEAS(BF4L62, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]
--register power-up is low

BF4_int_byte_cnt_narrow_reg[1] = DFFEAS(BF4L47, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF2_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]
--register power-up is low

BF2_int_nxt_addr_reg[1] = DFFEAS(BF2L94, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]
--register power-up is low

BF2_in_burstwrap_reg[1] = DFFEAS(KF1L24, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--BF2_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]
--register power-up is low

BF2_int_nxt_addr_reg_dly[0] = DFFEAS(BF2L39, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]
--register power-up is low

BF2_int_byte_cnt_narrow_reg[0] = DFFEAS(ZE5L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--ME2L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5~0
ME2L54 = ( !ME2L1 & ( (!MC1_h2f_lw_AWLEN[3] & (!MC1_h2f_lw_AWSIZE[1] & (!MC1_h2f_lw_AWSIZE[2] & !ME2L70))) ) );


--ME2L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5~1
ME2L55 = ((!MC1_h2f_lw_AWBURST[1] & (ME2L18)) # (MC1_h2f_lw_AWBURST[1] & ((!ME2L54)))) # (MC1_h2f_lw_AWBURST[0]);


--ME2L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~3
ME2L8 = ( MC1_h2f_lw_ARSIZE[0] & ( MC1_h2f_lw_ARSIZE[1] & ( (((!MC1_h2f_lw_ARLEN[0] & !MC1_h2f_lw_ARLEN[1])) # (MC1_h2f_lw_ARLEN[3])) # (MC1_h2f_lw_ARLEN[2]) ) ) ) # ( !MC1_h2f_lw_ARSIZE[0] & ( MC1_h2f_lw_ARSIZE[1] & ( ((!MC1_h2f_lw_ARLEN[1] & !MC1_h2f_lw_ARLEN[2])) # (MC1_h2f_lw_ARLEN[3]) ) ) ) # ( MC1_h2f_lw_ARSIZE[0] & ( !MC1_h2f_lw_ARSIZE[1] & ( (!MC1_h2f_lw_ARLEN[2] & (!MC1_h2f_lw_ARLEN[3] & ((MC1_h2f_lw_ARLEN[1]) # (MC1_h2f_lw_ARLEN[0])))) ) ) ) # ( !MC1_h2f_lw_ARSIZE[0] & ( !MC1_h2f_lw_ARSIZE[1] & ( (!MC1_h2f_lw_ARLEN[3] & ((MC1_h2f_lw_ARLEN[2]) # (MC1_h2f_lw_ARLEN[1]))) ) ) );


--ME2L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector12~0
ME2L61 = ( ME2L8 & ( ME2L34 ) ) # ( !ME2L8 & ( ME2L34 & ( ((!MC1_h2f_lw_ARBURST[1]) # ((ME2L7) # (ME2L6))) # (MC1_h2f_lw_ARBURST[0]) ) ) ) # ( ME2L8 & ( !ME2L34 & ( (MC1_h2f_lw_ARBURST[1]) # (MC1_h2f_lw_ARBURST[0]) ) ) ) # ( !ME2L8 & ( !ME2L34 & ( ((MC1_h2f_lw_ARBURST[1] & ((ME2L7) # (ME2L6)))) # (MC1_h2f_lw_ARBURST[0]) ) ) );


--KF2_src_data[71] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[71]
KF2_src_data[71] = (!KF2_saved_grant[1] & (KF2_saved_grant[0] & (ME2L55))) # (KF2_saved_grant[1] & (((KF2_saved_grant[0] & ME2L55)) # (ME2L61)));


--BF3_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]
--register power-up is low

BF3_in_burstwrap_reg[1] = DFFEAS(KF2_src_data[71], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]
--register power-up is low

BF3_int_nxt_addr_reg[1] = DFFEAS(BF3L157, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--ZE4L145 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[1]~15
ZE4L145 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[1])) # (ME2_sop_enable & ((ZE4_address_burst[1])));


--BF3L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3
BF3L41 = ( BF3_in_size_reg[1] & ( (BF3_new_burst_reg & (!KF2_src_data[78] & !KF2_src_data[79])) ) ) # ( !BF3_in_size_reg[1] & ( (!BF3_new_burst_reg & (((!BF3_in_size_reg[2])))) # (BF3_new_burst_reg & (!KF2_src_data[78] & (!KF2_src_data[79]))) ) );


--BF3L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2
BF3L57 = ( BF3L41 & ( BF3L58 & ( (((BF3L10 & BF3_in_burstwrap_reg[1])) # (BF3_int_nxt_addr_reg[1])) # (BF3_new_burst_reg) ) ) ) # ( !BF3L41 & ( BF3L58 & ( (!BF3_new_burst_reg & (((BF3L10 & BF3_in_burstwrap_reg[1])) # (BF3_int_nxt_addr_reg[1]))) ) ) ) # ( BF3L41 & ( !BF3L58 & ( (!BF3_new_burst_reg & (((BF3L10 & BF3_in_burstwrap_reg[1])) # (BF3_int_nxt_addr_reg[1]))) ) ) ) # ( !BF3L41 & ( !BF3L58 & ( (!BF3_new_burst_reg & (((BF3L10 & BF3_in_burstwrap_reg[1])) # (BF3_int_nxt_addr_reg[1]))) ) ) );


--BF3L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4
BF3L42 = (BF3L41 & ((!BF3_new_burst_reg & ((BF3_in_size_reg[0]))) # (BF3_new_burst_reg & (KF2_src_data[77]))));


--BF3_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]
--register power-up is low

BF3_int_nxt_addr_reg_dly[0] = DFFEAS(BF3L56, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]
--register power-up is low

BF3_int_byte_cnt_narrow_reg[0] = DFFEAS(BF3L130, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--ZE4L108 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~7
ZE4L108 = (!MC1_h2f_lw_AWSIZE[0] & (!MC1_h2f_lw_AWSIZE[1] & !MC1_h2f_lw_AWSIZE[2]));


--ME2L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~4
ME2L49 = (!MC1_h2f_lw_ARSIZE[0] & (!MC1_h2f_lw_ARSIZE[1] & !MC1_h2f_lw_ARSIZE[2]));


--ME1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~1
ME1L2 = ( MC1_h2f_AWSIZE[0] & ( MC1_h2f_AWSIZE[1] & ( (((!MC1_h2f_AWLEN[0] & !MC1_h2f_AWLEN[1])) # (MC1_h2f_AWLEN[3])) # (MC1_h2f_AWLEN[2]) ) ) ) # ( !MC1_h2f_AWSIZE[0] & ( MC1_h2f_AWSIZE[1] & ( ((!MC1_h2f_AWLEN[1] & !MC1_h2f_AWLEN[2])) # (MC1_h2f_AWLEN[3]) ) ) ) # ( MC1_h2f_AWSIZE[0] & ( !MC1_h2f_AWSIZE[1] & ( (!MC1_h2f_AWLEN[2] & (!MC1_h2f_AWLEN[3] & ((MC1_h2f_AWLEN[1]) # (MC1_h2f_AWLEN[0])))) ) ) ) # ( !MC1_h2f_AWSIZE[0] & ( !MC1_h2f_AWSIZE[1] & ( (!MC1_h2f_AWLEN[3] & ((MC1_h2f_AWLEN[2]) # (MC1_h2f_AWLEN[1]))) ) ) );


--ZE1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector28~0
ZE1L27 = ( ME1L1 & ( MC1_h2f_AWBURST[1] ) ) # ( !ME1L1 & ( (MC1_h2f_AWBURST[1] & (((ME1L2) # (MC1_h2f_AWSIZE[2])) # (MC1_h2f_AWLEN[3]))) ) );


--QE2L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~5
QE2L23 = (!LE1_src_data[124] & QE2L19);


--QE2_address_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg[0]
--register power-up is low

QE2_address_reg[0] = DFFEAS(QE2L10, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , QE2L37,  ,  ,  ,  );


--ZE1_address_burst[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]
--register power-up is low

ZE1_address_burst[0] = DFFEAS(ZE1L32, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , ME1L57,  ,  ,  ,  );


--LE1_src_data[72] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[72]
LE1_src_data[72] = ( ME1_sop_enable & ( ZE1_address_burst[0] & ( ((MC1_h2f_ARADDR[0] & LE1_saved_grant[1])) # (LE1_saved_grant[0]) ) ) ) # ( !ME1_sop_enable & ( ZE1_address_burst[0] & ( (!MC1_h2f_ARADDR[0] & (MC1_h2f_AWADDR[0] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARADDR[0] & (((MC1_h2f_AWADDR[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1]))) ) ) ) # ( ME1_sop_enable & ( !ZE1_address_burst[0] & ( (MC1_h2f_ARADDR[0] & LE1_saved_grant[1]) ) ) ) # ( !ME1_sop_enable & ( !ZE1_address_burst[0] & ( (!MC1_h2f_ARADDR[0] & (MC1_h2f_AWADDR[0] & ((LE1_saved_grant[0])))) # (MC1_h2f_ARADDR[0] & (((MC1_h2f_AWADDR[0] & LE1_saved_grant[0])) # (LE1_saved_grant[1]))) ) ) );


--QE2L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[36]~18
QE2L58 = ( QE2_address_reg[0] & ( LE1_src_data[72] & ( ((!LE1_src_data[126] & ((!LE1_src_data[125]) # (!LE1_src_data[124])))) # (QE2_use_reg) ) ) ) # ( !QE2_address_reg[0] & ( LE1_src_data[72] & ( (!LE1_src_data[126] & (!QE2_use_reg & ((!LE1_src_data[125]) # (!LE1_src_data[124])))) ) ) ) # ( QE2_address_reg[0] & ( !LE1_src_data[72] & ( QE2_use_reg ) ) );


--ME1L42 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder0~2
ME1L42 = (!MC1_h2f_AWSIZE[0] & (!MC1_h2f_AWSIZE[1] & !MC1_h2f_AWSIZE[2]));


--LE1L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~9
LE1L61 = (!MC1_h2f_AWBURST[1] & (LE1_saved_grant[0] & ME1L15));


--LE1L62 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~10
LE1L62 = ( ME1L2 & ( ME1L1 & ( (MC1_h2f_AWBURST[1] & LE1_saved_grant[0]) ) ) ) # ( !ME1L2 & ( ME1L1 & ( (MC1_h2f_AWBURST[1] & LE1_saved_grant[0]) ) ) ) # ( ME1L2 & ( !ME1L1 & ( (MC1_h2f_AWBURST[1] & LE1_saved_grant[0]) ) ) ) # ( !ME1L2 & ( !ME1L1 & ( (MC1_h2f_AWBURST[1] & (LE1_saved_grant[0] & ((MC1_h2f_AWSIZE[2]) # (MC1_h2f_AWLEN[3])))) ) ) );


--ME1L8 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add3~1
ME1L8 = ( MC1_h2f_ARSIZE[0] & ( MC1_h2f_ARSIZE[1] & ( (((!MC1_h2f_ARLEN[0] & !MC1_h2f_ARLEN[1])) # (MC1_h2f_ARLEN[3])) # (MC1_h2f_ARLEN[2]) ) ) ) # ( !MC1_h2f_ARSIZE[0] & ( MC1_h2f_ARSIZE[1] & ( ((!MC1_h2f_ARLEN[1] & !MC1_h2f_ARLEN[2])) # (MC1_h2f_ARLEN[3]) ) ) ) # ( MC1_h2f_ARSIZE[0] & ( !MC1_h2f_ARSIZE[1] & ( (!MC1_h2f_ARLEN[2] & (!MC1_h2f_ARLEN[3] & ((MC1_h2f_ARLEN[1]) # (MC1_h2f_ARLEN[0])))) ) ) ) # ( !MC1_h2f_ARSIZE[0] & ( !MC1_h2f_ARSIZE[1] & ( (!MC1_h2f_ARLEN[3] & ((MC1_h2f_ARLEN[2]) # (MC1_h2f_ARLEN[1]))) ) ) );


--LE1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~6
LE1L23 = (!MC1_h2f_ARLEN[3] & (!MC1_h2f_ARSIZE[2] & (!ME1L8 & !ME1L7)));


--LE1L24 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~7
LE1L24 = ( !LE1L62 & ( LE1L23 & ( (!LE1L30 & (((!LE1_saved_grant[1]) # (!ME1L27)) # (MC1_h2f_ARBURST[1]))) ) ) ) # ( !LE1L62 & ( !LE1L23 & ( (!LE1L30 & ((!LE1_saved_grant[1]) # ((!MC1_h2f_ARBURST[1] & !ME1L27)))) ) ) );


--BF1_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]
--register power-up is low

BF1_in_burstwrap_reg[1] = DFFEAS(LE1L27, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]
--register power-up is low

BF1_int_nxt_addr_reg[1] = DFFEAS(BF1L146, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_int_nxt_addr_with_offset[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1]
BF1_int_nxt_addr_with_offset[1] = ( BF1_in_burstwrap_reg[1] & ( BF1_int_nxt_addr_reg[1] ) ) # ( !BF1_in_burstwrap_reg[1] & ( BF1_int_nxt_addr_reg[1] ) ) # ( BF1_in_burstwrap_reg[1] & ( !BF1_int_nxt_addr_reg[1] & ( (BF1L6 & ((!BF1_new_burst_reg) # ((!LE1L24) # (LE1L61)))) ) ) ) # ( !BF1_in_burstwrap_reg[1] & ( !BF1_int_nxt_addr_reg[1] & ( (BF1_new_burst_reg & (BF1L6 & ((!LE1L24) # (LE1L61)))) ) ) );


--LD2_mem[1][81] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]
--register power-up is low

LD2_mem[1][81] = DFFEAS(LD2L104, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L104 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~29
LD2L104 = (!LD2_mem_used[1] & ((BF1_out_burstwrap_reg[1]))) # (LD2_mem_used[1] & (LD2_mem[1][81]));


--LD2_mem[1][36] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]
--register power-up is low

LD2_mem[1][36] = DFFEAS(LD2L105, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L105 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~30
LD2L105 = (!LD2_mem_used[1] & ((BF1_out_addr_reg[0]))) # (LD2_mem_used[1] & (LD2_mem[1][36]));


--LD2_mem[0][80] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]
--register power-up is low

LD2_mem[0][80] = DFFEAS(LD2L106, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , LD2L1,  ,  ,  ,  );


--AF1_p1_burst_uncompress_address_offset[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]
AF1_p1_burst_uncompress_address_offset[0] = (AF1L17 & LD2_mem[0][80]);


--ZE2_out_data[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|out_data[1]
ZE2_out_data[1] = (QE2L60 & ((!BF1_new_burst_reg & ((!BF1_in_data_reg[89]))) # (BF1_new_burst_reg & (!BF1L61))));


--BF1L74 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1
BF1L74 = ( QE2L80 & ( (!BF1_new_burst_reg & (((BF1_in_data_reg[88] & !BF1_in_data_reg[89])))) # (BF1_new_burst_reg & (!BF1L61)) ) ) # ( !QE2L80 & ( (!BF1_new_burst_reg & (BF1_in_data_reg[88] & !BF1_in_data_reg[89])) ) );


--BF1_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]
--register power-up is low

BF1_int_byte_cnt_narrow_reg[0] = DFFEAS(ZE2L1, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--ME1L45 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder1~2
ME1L45 = (!MC1_h2f_ARSIZE[0] & (!MC1_h2f_ARSIZE[1] & !MC1_h2f_ARSIZE[2]));


--XD1_dr_data_out[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]
--register power-up is low

XD1_dr_data_out[6] = DFFEAS(XD1L377, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--XD1L361 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~22
XD1L361 = (XD1_dr_data_out[6] & ((!XD1_read_state.ST_HEADER & (!XD1L282)) # (XD1_read_state.ST_HEADER & ((!XD1L360)))));


--XD1L362 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~23
XD1L362 = (EE1_full1 & (!BE1_received_esc $ (!EE1_data1[5])));


--XD1L363 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~24
XD1L363 = ( XD1L361 & ( XD1L362 & ( (!A1L5636 & (A1L5609 & A1L5625)) ) ) ) # ( !XD1L361 & ( XD1L362 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1L345))) ) ) ) # ( XD1L361 & ( !XD1L362 & ( (!A1L5636 & (A1L5609 & A1L5625)) ) ) );


--HE1_read_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]
--register power-up is low

HE1_read_data_buffer[0] = DFFEAS(BG1L3, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]
--register power-up is low

HE1_read_data_buffer[16] = DFFEAS(BG1L51, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1_read_data_buffer[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]
--register power-up is low

HE1_read_data_buffer[8] = DFFEAS(BG1L27, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  , !HE1L443,  ,  ,  ,  );


--HE1L332 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~0
HE1L332 = ( HE1_read_data_buffer[8] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[0])))) # (HE1_current_byte[1] & ((!HE1_current_byte[0]) # ((HE1_read_data_buffer[16])))) ) ) # ( !HE1_read_data_buffer[8] & ( (!HE1_current_byte[1] & (((HE1_read_data_buffer[0])))) # (HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_read_data_buffer[16])))) ) );


--HE1L333 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~1
HE1L333 = ( LD10_mem[0][32] & ( (VF1_write_rp_valid & (((LD10_mem[0][64] & LD10_mem[0][0])) # (LD10_mem[0][68]))) ) ) # ( !LD10_mem[0][32] & ( (VF1_write_rp_valid & (LD10_mem[0][64] & LD10_mem[0][0])) ) );


--HE1L334 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~2
HE1L334 = ( LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (((MC1_f2h_RDATA[32] & LD11_mem[0][68])) # (MC1_f2h_RDATA[0]))) ) ) # ( !LD11_mem[0][64] & ( (MC1_f2h_RVALID[0] & (MC1_f2h_RDATA[32] & LD11_mem[0][68])) ) );


--HE1L335 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~3
HE1L335 = ( HE1_command[0] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_counter[8])))) # (HE1_current_byte[1] & (((HE1_counter[0])))) ) ) ) # ( !HE1_command[0] & ( HE1_state.RETURN_PACKET & ( (!HE1_current_byte[1] & (HE1_current_byte[0] & ((HE1_counter[8])))) # (HE1_current_byte[1] & (((HE1_counter[0])))) ) ) ) # ( HE1_command[0] & ( !HE1_state.RETURN_PACKET ) );


--HE1L336 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~4
HE1L336 = ( HE1L334 & ( HE1L335 & ( (!HE1_state.READ_SEND_ISSUE) # (HE1L332) ) ) ) # ( !HE1L334 & ( HE1L335 & ( (!HE1_state.READ_SEND_ISSUE & (((HE1L333)) # (HE1L443))) # (HE1_state.READ_SEND_ISSUE & (((HE1L332)))) ) ) ) # ( HE1L334 & ( !HE1L335 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443)) # (HE1_state.READ_SEND_ISSUE & ((HE1L332))) ) ) ) # ( !HE1L334 & ( !HE1L335 & ( (!HE1_state.READ_SEND_ISSUE & (!HE1L443 & ((HE1L333)))) # (HE1_state.READ_SEND_ISSUE & (((HE1L332)))) ) ) );


--XD1_clock_sensor is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor
--register power-up is low

XD1_clock_sensor = DFFEAS(VCC, CLOCK_50, AE5_dreg[6],  ,  ,  ,  ,  ,  );


--XD1_dr_info[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]
--register power-up is low

XD1_dr_info[6] = DFFEAS(XD1L415, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L414 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~6
XD1L414 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_info[6])));


--LD10L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0
LD10L5 = (!LD10_mem_used[4]) # (VF1L5);


--LD10_mem[5][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][154]
--register power-up is low

LD10_mem[5][154] = DFFEAS(LD10L463, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L387 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][154]~4
LD10L387 = (!LD10L5 & (((LD10_mem[4][154])))) # (LD10L5 & ((!LD10_mem_used[5]) # ((LD10_mem[5][154]))));


--LD11L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0
LD11L5 = (!LD11_mem_used[4]) # ((MC1_f2h_RVALID[0] & LD11_mem_used[0]));


--LD11_mem[5][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113]
--register power-up is low

LD11_mem[5][113] = DFFEAS(LD11L79, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L67 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113]~4
LD11L67 = (!LD11L5 & (((LD11_mem[4][113])))) # (LD11L5 & ((!LD11_mem_used[5]) # ((LD11_mem[5][113]))));


--AE6_dreg[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]
--register power-up is low

AE6_dreg[4] = DFFEAS(AE6_dreg[3], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XD1_dr_data_in[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]
--register power-up is low

XD1_dr_data_in[1] = DFFEAS(XD1_dr_data_in[2], A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--XD1_write_data_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid
--register power-up is low

XD1_write_data_valid = DFFEAS(XD1L279, A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--XD1_write_data_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]
--register power-up is low

XD1_write_data_bit_counter[0] = DFFEAS(XD1L627, A1L5632,  ,  , XD1L624,  ,  ,  ,  );


--XD1_write_data_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]
--register power-up is low

XD1_write_data_bit_counter[1] = DFFEAS(XD1L628, A1L5632,  ,  , XD1L624,  ,  ,  ,  );


--XD1_write_data_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]
--register power-up is low

XD1_write_data_bit_counter[2] = DFFEAS(XD1L629, A1L5632,  ,  , XD1L624,  ,  ,  ,  );


--XD1L464 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0
XD1L464 = ( !XD1_write_data_bit_counter[1] & ( !XD1_write_data_bit_counter[2] & ( (XD1L632 & (XD1_write_state.ST_WRITE_DATA & (XD1_write_data_valid & XD1_write_data_bit_counter[0]))) ) ) );


--XD1_dr_data_in[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]
--register power-up is low

XD1_dr_data_in[2] = DFFEAS(XD1_dr_data_in[3], A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--XD1_dr_data_in[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]
--register power-up is low

XD1_dr_data_in[3] = DFFEAS(XD1_dr_data_in[4], A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--CE1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc~0
CE1L5 = ( XD1_idle_remover_sink_valid & ( CE1L1 & ( (!XD1_idle_remover_sink_data[0] & (XD1_idle_remover_sink_data[1] & (!XD1_idle_remover_sink_data[2] & CE1_received_esc))) # (XD1_idle_remover_sink_data[0] & (!XD1_idle_remover_sink_data[1] & (XD1_idle_remover_sink_data[2] & !CE1_received_esc))) ) ) ) # ( !XD1_idle_remover_sink_valid & ( CE1L1 & ( CE1_received_esc ) ) ) # ( !XD1_idle_remover_sink_valid & ( !CE1L1 & ( CE1_received_esc ) ) );


--XD1_dr_data_in[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]
--register power-up is low

XD1_dr_data_in[4] = DFFEAS(XD1_dr_data_in[5], A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--XD1_dr_data_in[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]
--register power-up is low

XD1_dr_data_in[5] = DFFEAS(XD1_dr_data_in[6], A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--XD1_dr_data_in[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]
--register power-up is low

XD1_dr_data_in[6] = DFFEAS(XD1_dr_data_in[7], A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--XD1_dr_data_in[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]
--register power-up is low

XD1_dr_data_in[7] = DFFEAS(A1L5634, A1L5632,  ,  , XD1L334,  ,  ,  ,  );


--DE2_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]
--register power-up is low

DE2_dreg[1] = DFFEAS(DE2_dreg[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZE4L115 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector19~0
ZE4L115 = ( ME2L54 & ( ZE4L145 & ( (!MC1_h2f_lw_AWBURST[0]) # (ZE4L70) ) ) ) # ( !ME2L54 & ( ZE4L145 & ( (!MC1_h2f_lw_AWBURST[0] & ((!MC1_h2f_lw_AWBURST[1]) # ((ZE4L94)))) # (MC1_h2f_lw_AWBURST[0] & (((ZE4L70)))) ) ) ) # ( ME2L54 & ( !ZE4L145 & ( (MC1_h2f_lw_AWBURST[0] & ZE4L70) ) ) ) # ( !ME2L54 & ( !ZE4L145 & ( (!MC1_h2f_lw_AWBURST[0] & (MC1_h2f_lw_AWBURST[1] & (ZE4L94))) # (MC1_h2f_lw_AWBURST[0] & (((ZE4L70)))) ) ) );


--ZE4_address_burst[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]
--register power-up is low

ZE4_address_burst[0] = DFFEAS(ZE4L116, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LF1L13,  ,  ,  ,  );


--KF3_src_data[71] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[71]
KF3_src_data[71] = (!KF3_saved_grant[1] & (KF3_saved_grant[0] & (ME2L55))) # (KF3_saved_grant[1] & (((KF3_saved_grant[0] & ME2L55)) # (ME2L61)));


--BF4_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]
--register power-up is low

BF4_in_burstwrap_reg[1] = DFFEAS(KF3_src_data[71], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]
--register power-up is low

BF4_int_nxt_addr_reg[1] = DFFEAS(BF4L130, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3
BF4L46 = ( BF4_in_size_reg[2] & ( (BF4_new_burst_reg & (!KF3_src_data[78] & !KF3_src_data[79])) ) ) # ( !BF4_in_size_reg[2] & ( (!BF4_new_burst_reg & (((!BF4_in_size_reg[1])))) # (BF4_new_burst_reg & (!KF3_src_data[78] & (!KF3_src_data[79]))) ) );


--BF4L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2
BF4L62 = ( BF4L46 & ( BF4L63 & ( (((BF4L10 & BF4_in_burstwrap_reg[1])) # (BF4_int_nxt_addr_reg[1])) # (BF4_new_burst_reg) ) ) ) # ( !BF4L46 & ( BF4L63 & ( (!BF4_new_burst_reg & (((BF4L10 & BF4_in_burstwrap_reg[1])) # (BF4_int_nxt_addr_reg[1]))) ) ) ) # ( BF4L46 & ( !BF4L63 & ( (!BF4_new_burst_reg & (((BF4L10 & BF4_in_burstwrap_reg[1])) # (BF4_int_nxt_addr_reg[1]))) ) ) ) # ( !BF4L46 & ( !BF4L63 & ( (!BF4_new_burst_reg & (((BF4L10 & BF4_in_burstwrap_reg[1])) # (BF4_int_nxt_addr_reg[1]))) ) ) );


--BF4L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4
BF4L47 = (BF4L46 & ((!BF4_new_burst_reg & ((BF4_in_size_reg[0]))) # (BF4_new_burst_reg & (KF3_src_data[77]))));


--BF4_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]
--register power-up is low

BF4_int_nxt_addr_reg_dly[0] = DFFEAS(BF4L61, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]
--register power-up is low

BF4_int_byte_cnt_narrow_reg[0] = DFFEAS(BF4L103, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--ZE5L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0
ZE5L1 = (BF2L23 & ((!BF2_new_burst_reg & ((!BF2_in_size_reg[1]))) # (BF2_new_burst_reg & (!KF1L21))));


--BF2_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]
--register power-up is low

BF2_int_nxt_addr_reg[0] = DFFEAS(BF2_nxt_addr[0], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2_load_next_out_cmd,  ,  ,  ,  );


--BF2_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]
--register power-up is low

BF2_in_burstwrap_reg[0] = DFFEAS(BF2L104, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF2L16,  ,  ,  ,  );


--BF2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1
BF2L38 = (!BF2_int_nxt_addr_reg[0] & ((!BF2L10) # (!BF2_in_burstwrap_reg[0])));


--BF2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2
BF2L39 = ( BF2L38 & ( (MC1_h2f_lw_ARADDR[0] & (KF1_saved_grant[1] & (BF2_new_burst_reg & ZE5L1))) ) ) # ( !BF2L38 & ( (!BF2_new_burst_reg) # ((MC1_h2f_lw_ARADDR[0] & (KF1_saved_grant[1] & ZE5L1))) ) );


--ZE4L144 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[0]~16
ZE4L144 = (!ME2_sop_enable & (MC1_h2f_lw_AWADDR[0])) # (ME2_sop_enable & ((ZE4_address_burst[0])));


--BF3L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3
BF3L55 = (!MC1_h2f_lw_ARADDR[0] & (((KF2_saved_grant[0] & ZE4L144)))) # (MC1_h2f_lw_ARADDR[0] & (((KF2_saved_grant[0] & ZE4L144)) # (KF2_saved_grant[1])));


--BF3_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]
--register power-up is low

BF3_int_nxt_addr_reg[0] = DFFEAS(BF3L153, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_load_next_out_cmd,  ,  ,  ,  );


--BF3_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]
--register power-up is low

BF3_in_burstwrap_reg[0] = DFFEAS(KF2_src_data[70], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF3L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4
BF3L56 = ( BF3_int_nxt_addr_reg[0] & ( BF3_in_burstwrap_reg[0] & ( (!BF3_new_burst_reg) # ((!ZE6L1 & BF3L55)) ) ) ) # ( !BF3_int_nxt_addr_reg[0] & ( BF3_in_burstwrap_reg[0] & ( (!BF3_new_burst_reg & (BF3L14)) # (BF3_new_burst_reg & (((!ZE6L1 & BF3L55)))) ) ) ) # ( BF3_int_nxt_addr_reg[0] & ( !BF3_in_burstwrap_reg[0] & ( (!BF3_new_burst_reg) # ((!ZE6L1 & BF3L55)) ) ) ) # ( !BF3_int_nxt_addr_reg[0] & ( !BF3_in_burstwrap_reg[0] & ( (BF3_new_burst_reg & (!ZE6L1 & BF3L55)) ) ) );


--ZE1L39 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[0]~1
ZE1L39 = (!ME1_sop_enable & (MC1_h2f_AWADDR[0])) # (ME1_sop_enable & ((ZE1_address_burst[0])));


--ME1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~2
ME1L3 = ( MC1_h2f_AWSIZE[0] & ( ((!MC1_h2f_AWLEN[2] & ((!MC1_h2f_AWLEN[0]) # (MC1_h2f_AWLEN[1])))) # (MC1_h2f_AWLEN[3]) ) ) # ( !MC1_h2f_AWSIZE[0] & ( (!MC1_h2f_AWLEN[3] & (((MC1_h2f_AWLEN[0] & !MC1_h2f_AWLEN[1])) # (MC1_h2f_AWLEN[2]))) ) );


--LE1L63 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~11
LE1L63 = ( !ME1L1 & ( (!MC1_h2f_AWLEN[3] & (!MC1_h2f_AWSIZE[2] & (!ME1L3 & !ME1L2))) ) );


--ZE1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector29~0
ZE1L32 = ( ZE1L22 & ( LE1L63 & ( (!MC1_h2f_AWBURST[0] & (ZE1L39)) # (MC1_h2f_AWBURST[0] & ((ZE1L10))) ) ) ) # ( !ZE1L22 & ( LE1L63 & ( (!MC1_h2f_AWBURST[0] & (ZE1L39)) # (MC1_h2f_AWBURST[0] & ((ZE1L10))) ) ) ) # ( ZE1L22 & ( !LE1L63 & ( (!MC1_h2f_AWBURST[0] & (((ZE1L39)) # (MC1_h2f_AWBURST[1]))) # (MC1_h2f_AWBURST[0] & (((ZE1L10)))) ) ) ) # ( !ZE1L22 & ( !LE1L63 & ( (!MC1_h2f_AWBURST[0] & (!MC1_h2f_AWBURST[1] & (ZE1L39))) # (MC1_h2f_AWBURST[0] & (((ZE1L10)))) ) ) );


--LE1L34 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~8
LE1L34 = (MC1_h2f_ARBURST[1] & LE1_saved_grant[1]);


--LE1L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~9
LE1L25 = ( LE1L34 & ( (((ME1L7) # (ME1L8)) # (MC1_h2f_ARSIZE[2])) # (MC1_h2f_ARLEN[3]) ) );


--LE1L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~10
LE1L26 = ( LE1L59 & ( !LE1L30 & ( (!MC1_h2f_AWLEN[3] & (!MC1_h2f_AWSIZE[2] & (!ME1L2 & !ME1L1))) ) ) ) # ( !LE1L59 & ( !LE1L30 ) );


--LE1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~11
LE1L27 = ( LE1L25 & ( LE1L26 ) ) # ( !LE1L25 & ( LE1L26 & ( (!LE1L58 & (LE1L60 & ((ME1L15)))) # (LE1L58 & (((LE1L60 & ME1L15)) # (ME1L27))) ) ) ) # ( LE1L25 & ( !LE1L26 ) ) # ( !LE1L25 & ( !LE1L26 ) );


--BF1L146 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1
BF1L146 = ( BF1_int_nxt_addr_reg[1] & ( ZE2_out_data[1] & ( (!BF1_new_burst_reg & ((!BF1_in_burstwrap_reg[1]))) # (BF1_new_burst_reg & (!LE1L27)) ) ) ) # ( !BF1_int_nxt_addr_reg[1] & ( ZE2_out_data[1] & ( (BF1_new_burst_reg & !LE1L27) ) ) ) # ( BF1_int_nxt_addr_reg[1] & ( !ZE2_out_data[1] & ( (!BF1_new_burst_reg & !BF1_in_burstwrap_reg[1]) ) ) );


--LE1L64 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~12
LE1L64 = (!MC1_h2f_AWBURST[1] & (LE1_saved_grant[0] & ME1L19));


--ME1L9 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add3~2
ME1L9 = ( MC1_h2f_ARSIZE[0] & ( ((!MC1_h2f_ARLEN[2] & ((!MC1_h2f_ARLEN[0]) # (MC1_h2f_ARLEN[1])))) # (MC1_h2f_ARLEN[3]) ) ) # ( !MC1_h2f_ARSIZE[0] & ( (!MC1_h2f_ARLEN[3] & (((MC1_h2f_ARLEN[0] & !MC1_h2f_ARLEN[1])) # (MC1_h2f_ARLEN[2]))) ) );


--LE1L19 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~12
LE1L19 = ( ME1L7 & ( LE1L34 ) ) # ( !ME1L7 & ( LE1L34 & ( (((ME1L8) # (ME1L9)) # (MC1_h2f_ARSIZE[2])) # (MC1_h2f_ARLEN[3]) ) ) );


--LE1L20 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~13
LE1L20 = ( LE1L63 & ( !LE1L19 & ( (!LE1L30 & ((!LE1L58) # (!ME1L31))) ) ) ) # ( !LE1L63 & ( !LE1L19 & ( (!LE1L59 & (!LE1L30 & ((!LE1L58) # (!ME1L31)))) ) ) );


--BF1_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]
--register power-up is low

BF1_in_burstwrap_reg[0] = DFFEAS(LE1L22, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF1_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]
--register power-up is low

BF1_int_nxt_addr_reg[0] = DFFEAS(BF1L145, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF1_load_next_out_cmd,  ,  ,  ,  );


--BF1_int_nxt_addr_with_offset[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0]
BF1_int_nxt_addr_with_offset[0] = ( BF1_in_burstwrap_reg[0] & ( BF1_int_nxt_addr_reg[0] ) ) # ( !BF1_in_burstwrap_reg[0] & ( BF1_int_nxt_addr_reg[0] ) ) # ( BF1_in_burstwrap_reg[0] & ( !BF1_int_nxt_addr_reg[0] & ( (BF1L10 & ((!BF1_new_burst_reg) # ((!LE1L20) # (LE1L64)))) ) ) ) # ( !BF1_in_burstwrap_reg[0] & ( !BF1_int_nxt_addr_reg[0] & ( (BF1_new_burst_reg & (BF1L10 & ((!LE1L20) # (LE1L64)))) ) ) );


--LD2_mem[1][80] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]
--register power-up is low

LD2_mem[1][80] = DFFEAS(LD2L106, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD2L106 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~31
LD2L106 = (!LD2_mem_used[1] & ((BF1_out_burstwrap_reg[0]))) # (LD2_mem_used[1] & (LD2_mem[1][80]));


--ZE2L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0
ZE2L1 = ( BF1_in_data_reg[88] & ( BF1_in_data_reg[89] & ( (!LE1_src_data[125] & (!LE1_src_data[126] & (!LE1_src_data[124] & BF1_new_burst_reg))) ) ) ) # ( !BF1_in_data_reg[88] & ( BF1_in_data_reg[89] & ( (!LE1_src_data[125] & (!LE1_src_data[126] & (!LE1_src_data[124] & BF1_new_burst_reg))) ) ) ) # ( BF1_in_data_reg[88] & ( !BF1_in_data_reg[89] & ( (!LE1_src_data[125] & (!LE1_src_data[126] & (!LE1_src_data[124] & BF1_new_burst_reg))) ) ) ) # ( !BF1_in_data_reg[88] & ( !BF1_in_data_reg[89] & ( (!BF1_new_burst_reg) # ((!LE1_src_data[125] & (!LE1_src_data[126] & !LE1_src_data[124]))) ) ) );


--ZE2_out_data[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|out_data[0]
ZE2_out_data[0] = (QE2L58 & ZE2L1);


--XD1_dr_data_out[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]
--register power-up is low

XD1_dr_data_out[7] = DFFEAS(XD1L368, A1L5632,  ,  , XD1L348,  ,  ,  ,  );


--BG1L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[8]~63
BG1L1 = (!LD10_mem[0][69] & (LD10_mem[0][65] & (LD10_mem[0][8]))) # (LD10_mem[0][69] & (((LD10_mem[0][65] & LD10_mem[0][8])) # (LD10_mem[0][40])));


--BG1L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[8]~64
BG1L2 = (!MC1_f2h_RDATA[8] & (MC1_f2h_RDATA[40] & (LD11_mem[0][69]))) # (MC1_f2h_RDATA[8] & (((MC1_f2h_RDATA[40] & LD11_mem[0][69])) # (LD11_mem[0][65])));


--BG1L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[8]~65
BG1L3 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L1))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L1)) # (BG1L2)));


--BG1L49 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[24]~66
BG1L49 = (!LD10_mem[0][71] & (LD10_mem[0][67] & (LD10_mem[0][24]))) # (LD10_mem[0][71] & (((LD10_mem[0][67] & LD10_mem[0][24])) # (LD10_mem[0][56])));


--BG1L50 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[24]~67
BG1L50 = (!MC1_f2h_RDATA[24] & (MC1_f2h_RDATA[56] & (LD11_mem[0][71]))) # (MC1_f2h_RDATA[24] & (((MC1_f2h_RDATA[56] & LD11_mem[0][71])) # (LD11_mem[0][67])));


--BG1L51 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[24]~68
BG1L51 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L49))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L49)) # (BG1L50)));


--BG1L25 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[16]~69
BG1L25 = (!LD10_mem[0][70] & (LD10_mem[0][66] & (LD10_mem[0][16]))) # (LD10_mem[0][70] & (((LD10_mem[0][66] & LD10_mem[0][16])) # (LD10_mem[0][48])));


--BG1L26 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[16]~70
BG1L26 = (!MC1_f2h_RDATA[16] & (MC1_f2h_RDATA[48] & ((LD11_mem[0][70])))) # (MC1_f2h_RDATA[16] & (((MC1_f2h_RDATA[48] & LD11_mem[0][70])) # (LD11_mem[0][66])));


--BG1L27 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[16]~71
BG1L27 = (!MC1_f2h_RVALID[0] & (VF1_write_rp_valid & (BG1L25))) # (MC1_f2h_RVALID[0] & (((VF1_write_rp_valid & BG1L25)) # (BG1L26)));


--AE5_dreg[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]
--register power-up is low

AE5_dreg[6] = DFFEAS(AE5_dreg[5], CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--XD1_dr_info[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]
--register power-up is low

XD1_dr_info[7] = DFFEAS(XD1L416, A1L5632,  ,  , XD1L399,  ,  ,  ,  );


--XD1L415 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~7
XD1L415 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_info[7])));


--LD10L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0
LD10L6 = (!LD10_mem_used[5]) # (VF1L5);


--LD10_mem[6][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][154]
--register power-up is low

LD10_mem[6][154] = DFFEAS(LD10L632, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10L463 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][154]~5
LD10L463 = (!LD10L6 & (((LD10_mem[5][154])))) # (LD10L6 & ((!LD10_mem_used[6]) # ((LD10_mem[6][154]))));


--LD10_mem[6][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][69]
--register power-up is low

LD10_mem[6][69] = DFFEAS(LD10L633, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][65]
--register power-up is low

LD10_mem[6][65] = DFFEAS(LD10L634, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][70]
--register power-up is low

LD10_mem[6][70] = DFFEAS(LD10L635, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][66]
--register power-up is low

LD10_mem[6][66] = DFFEAS(LD10L636, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][71]
--register power-up is low

LD10_mem[6][71] = DFFEAS(LD10L637, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][67]
--register power-up is low

LD10_mem[6][67] = DFFEAS(LD10L638, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][68]
--register power-up is low

LD10_mem[6][68] = DFFEAS(LD10L639, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][64]
--register power-up is low

LD10_mem[6][64] = DFFEAS(LD10L640, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD11_mem[6][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][68]
--register power-up is low

LD11_mem[6][68] = DFFEAS(LD11L120, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0
LD11L6 = (!LD11_mem_used[5]) # ((MC1_f2h_RVALID[0] & LD11_mem_used[0]));


--LD11_mem[6][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][64]
--register power-up is low

LD11_mem[6][64] = DFFEAS(LD11L121, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11_mem[6][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][69]
--register power-up is low

LD11_mem[6][69] = DFFEAS(LD11L122, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11_mem[6][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][65]
--register power-up is low

LD11_mem[6][65] = DFFEAS(LD11L123, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11_mem[6][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][66]
--register power-up is low

LD11_mem[6][66] = DFFEAS(LD11L124, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11_mem[6][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][71]
--register power-up is low

LD11_mem[6][71] = DFFEAS(LD11L125, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11_mem[6][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][67]
--register power-up is low

LD11_mem[6][67] = DFFEAS(LD11L126, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11_mem[6][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][70]
--register power-up is low

LD11_mem[6][70] = DFFEAS(LD11L127, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD10_mem[6][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][106]
--register power-up is low

LD10_mem[6][106] = DFFEAS(LD10L641, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD11_mem[6][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][106]
--register power-up is low

LD11_mem[6][106] = DFFEAS(LD11L128, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11_mem[6][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][113]
--register power-up is low

LD11_mem[6][113] = DFFEAS(LD11L129, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD11L7,  ,  ,  ,  );


--LD11L79 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113]~5
LD11L79 = (!LD11L6 & (((LD11_mem[5][113])))) # (LD11L6 & ((!LD11_mem_used[6]) # ((LD11_mem[6][113]))));


--AE6_dreg[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]
--register power-up is low

AE6_dreg[3] = DFFEAS(AE6_dreg[2], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XD1L334 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0
XD1L334 = (XD1L632 & XD1_write_state.ST_WRITE_DATA);


--XD1_valid_write_data_length_byte_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]
--register power-up is low

XD1_valid_write_data_length_byte_counter[5] = DFFEAS(XD1L602, A1L5632,  ,  , XD1L582,  ,  ,  ,  );


--XD1_valid_write_data_length_byte_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]
--register power-up is low

XD1_valid_write_data_length_byte_counter[0] = DFFEAS(XD1L606, A1L5632,  ,  , XD1L582,  ,  ,  ,  );


--XD1_valid_write_data_length_byte_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]
--register power-up is low

XD1_valid_write_data_length_byte_counter[1] = DFFEAS(XD1L607, A1L5632,  ,  , XD1L582,  ,  ,  ,  );


--XD1_valid_write_data_length_byte_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]
--register power-up is low

XD1_valid_write_data_length_byte_counter[2] = DFFEAS(XD1L608, A1L5632,  ,  , XD1L582,  ,  ,  ,  );


--XD1_valid_write_data_length_byte_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]
--register power-up is low

XD1_valid_write_data_length_byte_counter[3] = DFFEAS(XD1L609, A1L5632,  ,  , XD1L582,  ,  ,  ,  );


--XD1_valid_write_data_length_byte_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]
--register power-up is low

XD1_valid_write_data_length_byte_counter[4] = DFFEAS(XD1L610, A1L5632,  ,  , XD1L582,  ,  ,  ,  );


--XD1L276 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~0
XD1L276 = ( !XD1_valid_write_data_length_byte_counter[4] & ( (!XD1_valid_write_data_length_byte_counter[0] & (!XD1_valid_write_data_length_byte_counter[1] & (!XD1_valid_write_data_length_byte_counter[2] & !XD1_valid_write_data_length_byte_counter[3]))) ) );


--XD1_valid_write_data_length_byte_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]
--register power-up is low

XD1_valid_write_data_length_byte_counter[6] = DFFEAS(XD1L611, A1L5632,  ,  , XD1L582,  ,  ,  ,  );


--XD1L277 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~1
XD1L277 = ( !XD1_valid_write_data_length_byte_counter[18] & ( (!XD1_valid_write_data_length_byte_counter[6] & (!XD1_valid_write_data_length_byte_counter[9] & (!XD1_valid_write_data_length_byte_counter[10] & !XD1_valid_write_data_length_byte_counter[7]))) ) );


--XD1L278 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~2
XD1L278 = ( !XD1_valid_write_data_length_byte_counter[14] & ( !XD1_valid_write_data_length_byte_counter[15] & ( (!XD1_valid_write_data_length_byte_counter[16] & (!XD1_valid_write_data_length_byte_counter[11] & (!XD1_valid_write_data_length_byte_counter[12] & !XD1_valid_write_data_length_byte_counter[13]))) ) ) );


--XD1L279 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~3
XD1L279 = ( XD1L277 & ( XD1L278 & ( (((!XD1L276) # (XD1_valid_write_data_length_byte_counter[8])) # (XD1_valid_write_data_length_byte_counter[17])) # (XD1_valid_write_data_length_byte_counter[5]) ) ) ) # ( !XD1L277 & ( XD1L278 ) ) # ( XD1L277 & ( !XD1L278 ) ) # ( !XD1L277 & ( !XD1L278 ) );


--XD1L627 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~0
XD1L627 = ( !XD1_write_data_bit_counter[0] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) );


--XD1L624 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1
XD1L624 = (XD1L280 & (((VD1L2 & XD1_write_state.ST_WRITE_DATA)) # (VD1_virtual_state_cdr)));


--XD1L628 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~2
XD1L628 = ( XD1_write_data_bit_counter[0] & ( XD1_write_data_bit_counter[1] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) ) # ( !XD1_write_data_bit_counter[0] & ( !XD1_write_data_bit_counter[1] & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1L75 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add3~0
XD1L75 = !XD1_write_data_bit_counter[2] $ (((!XD1_write_data_bit_counter[0] & !XD1_write_data_bit_counter[1])));


--XD1L629 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~3
XD1L629 = ( !XD1L75 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) );


--DE2_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]
--register power-up is low

DE2_dreg[0] = DFFEAS(DE2_din_s1, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF4L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3
BF4L60 = (!MC1_h2f_lw_ARADDR[0] & (((KF3_saved_grant[0] & ZE4L144)))) # (MC1_h2f_lw_ARADDR[0] & (((KF3_saved_grant[0] & ZE4L144)) # (KF3_saved_grant[1])));


--BF4_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]
--register power-up is low

BF4_int_nxt_addr_reg[0] = DFFEAS(BF4L126, CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_load_next_out_cmd,  ,  ,  ,  );


--BF4_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]
--register power-up is low

BF4_in_burstwrap_reg[0] = DFFEAS(KF3_src_data[70], CLOCK_50, GE3_altera_reset_synchronizer_int_chain_out,  , BF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--BF4L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4
BF4L61 = ( BF4_int_nxt_addr_reg[0] & ( BF4_in_burstwrap_reg[0] & ( (!BF4_new_burst_reg) # ((!ZE7L1 & BF4L60)) ) ) ) # ( !BF4_int_nxt_addr_reg[0] & ( BF4_in_burstwrap_reg[0] & ( (!BF4_new_burst_reg & (BF4L14)) # (BF4_new_burst_reg & (((!ZE7L1 & BF4L60)))) ) ) ) # ( BF4_int_nxt_addr_reg[0] & ( !BF4_in_burstwrap_reg[0] & ( (!BF4_new_burst_reg) # ((!ZE7L1 & BF4L60)) ) ) ) # ( !BF4_int_nxt_addr_reg[0] & ( !BF4_in_burstwrap_reg[0] & ( (BF4_new_burst_reg & (!ZE7L1 & BF4L60)) ) ) );


--ME2L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13~0
ME2L62 = (!MC1_h2f_lw_ARLEN[0] & (!MC1_h2f_lw_ARLEN[1] & (!MC1_h2f_lw_ARLEN[2] & !MC1_h2f_lw_ARLEN[3])));


--ME2L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13~1
ME2L63 = ( ME2L62 & ( ((!MC1_h2f_lw_ARBURST[1] & ((ME2L38))) # (MC1_h2f_lw_ARBURST[1] & (!ME2L49))) # (MC1_h2f_lw_ARBURST[0]) ) ) # ( !ME2L62 & ( ((ME2L38) # (MC1_h2f_lw_ARBURST[1])) # (MC1_h2f_lw_ARBURST[0]) ) );


--BF2L104 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0
BF2L104 = ( ME2L38 & ( ME2L62 & ( (KF1_saved_grant[1] & (((!MC1_h2f_lw_ARBURST[1]) # (!ME2L49)) # (MC1_h2f_lw_ARBURST[0]))) ) ) ) # ( !ME2L38 & ( ME2L62 & ( (KF1_saved_grant[1] & (((MC1_h2f_lw_ARBURST[1] & !ME2L49)) # (MC1_h2f_lw_ARBURST[0]))) ) ) ) # ( ME2L38 & ( !ME2L62 & ( KF1_saved_grant[1] ) ) ) # ( !ME2L38 & ( !ME2L62 & ( (KF1_saved_grant[1] & ((MC1_h2f_lw_ARBURST[1]) # (MC1_h2f_lw_ARBURST[0]))) ) ) );


--BF2_nxt_addr[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]
BF2_nxt_addr[0] = (BF2L39 & ((!BF2_new_burst_reg & (!BF2_in_burstwrap_reg[0])) # (BF2_new_burst_reg & ((!BF2L104)))));


--ME2L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector6~0
ME2L56 = ( ME2L54 & ( ((!MC1_h2f_lw_AWBURST[1] & ((ME2L22))) # (MC1_h2f_lw_AWBURST[1] & (ME2L2))) # (MC1_h2f_lw_AWBURST[0]) ) ) # ( !ME2L54 & ( ((ME2L22) # (MC1_h2f_lw_AWBURST[1])) # (MC1_h2f_lw_AWBURST[0]) ) );


--KF2_src_data[70] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[70]
KF2_src_data[70] = (!KF2_saved_grant[1] & (KF2_saved_grant[0] & ((ME2L56)))) # (KF2_saved_grant[1] & (((KF2_saved_grant[0] & ME2L56)) # (ME2L63)));


--LE1L21 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~14
LE1L21 = ( LE1L23 & ( (LE1_saved_grant[1] & ((!MC1_h2f_ARBURST[1] & ((ME1L31))) # (MC1_h2f_ARBURST[1] & (ME1L9)))) ) ) # ( !LE1L23 & ( (LE1_saved_grant[1] & ((ME1L31) # (MC1_h2f_ARBURST[1]))) ) );


--LE1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~15
LE1L22 = ( LE1L21 ) # ( !LE1L21 & ( (((LE1L59 & !LE1L63)) # (LE1L64)) # (LE1L30) ) );


--BF1L145 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2
BF1L145 = ( ZE2_out_data[0] & ( (!BF1_new_burst_reg & (((!BF1_in_burstwrap_reg[0] & BF1_int_nxt_addr_with_offset[0])))) # (BF1_new_burst_reg & (!LE1L22)) ) ) # ( !ZE2_out_data[0] & ( (!BF1_new_burst_reg & (!BF1_in_burstwrap_reg[0] & BF1_int_nxt_addr_with_offset[0])) ) );


--XD1L367 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~25
XD1L367 = ( EE1_data1[7] & ( (!A1L5636 & (A1L5609 & (A1L5625 & EE1_full1))) ) );


--XD1L368 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~26
XD1L368 = ( XD1L367 & ( (!XD1L352 & (XD1L268 & (XD1L457))) # (XD1L352 & (((XD1L366)))) ) );


--AE5_dreg[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]
--register power-up is low

AE5_dreg[5] = DFFEAS(AE5_dreg[4], CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--XD1_clock_sense_reset_n is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n
--register power-up is low

XD1_clock_sense_reset_n = DFFEAS(VD1_virtual_state_udr, A1L5632,  ,  , XD1L281,  ,  ,  ,  );


--XD1_dr_info[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]
--register power-up is low

XD1_dr_info[8] = DFFEAS(XD1L408, A1L5632,  ,  ,  ,  ,  ,  ,  );


--XD1L416 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~8
XD1L416 = (!A1L5636 & (A1L5609 & (A1L5625 & XD1_dr_info[8])));


--LD10_mem[7][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][154]
--register power-up is low

LD10_mem[7][154] = DFFEAS(LD10L632, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L632 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~6
LD10L632 = (!LD10_mem_used[7]) # (LD10_mem[7][154]);


--LD10L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0
LD10L7 = (!LD10_mem_used[6]) # (VF1L5);


--LD10_mem[7][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][69]
--register power-up is low

LD10_mem[7][69] = DFFEAS(LD10L633, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L633 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~7
LD10L633 = (!LD10_mem_used[7] & (QE3L6)) # (LD10_mem_used[7] & ((LD10_mem[7][69])));


--LD10_mem[7][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][65]
--register power-up is low

LD10_mem[7][65] = DFFEAS(LD10L634, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L634 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~8
LD10L634 = (!LD10_mem_used[7] & (QE3L2)) # (LD10_mem_used[7] & ((LD10_mem[7][65])));


--LD10_mem[7][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][70]
--register power-up is low

LD10_mem[7][70] = DFFEAS(LD10L635, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L635 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~9
LD10L635 = (!LD10_mem_used[7] & (QE3L7)) # (LD10_mem_used[7] & ((LD10_mem[7][70])));


--LD10_mem[7][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][66]
--register power-up is low

LD10_mem[7][66] = DFFEAS(LD10L636, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L636 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~10
LD10L636 = (!LD10_mem_used[7] & (QE3L3)) # (LD10_mem_used[7] & ((LD10_mem[7][66])));


--LD10_mem[7][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][71]
--register power-up is low

LD10_mem[7][71] = DFFEAS(LD10L637, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L637 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~11
LD10L637 = (!LD10_mem_used[7] & (QE3L8)) # (LD10_mem_used[7] & ((LD10_mem[7][71])));


--LD10_mem[7][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][67]
--register power-up is low

LD10_mem[7][67] = DFFEAS(LD10L638, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L638 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~12
LD10L638 = (!LD10_mem_used[7] & (QE3L4)) # (LD10_mem_used[7] & ((LD10_mem[7][67])));


--LD10_mem[7][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][68]
--register power-up is low

LD10_mem[7][68] = DFFEAS(LD10L639, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L639 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~13
LD10L639 = (!LD10_mem_used[7] & (QE3L5)) # (LD10_mem_used[7] & ((LD10_mem[7][68])));


--LD10_mem[7][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][64]
--register power-up is low

LD10_mem[7][64] = DFFEAS(LD10L640, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L640 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~14
LD10L640 = (!LD10_mem_used[7] & (QE3L1)) # (LD10_mem_used[7] & ((LD10_mem[7][64])));


--LD11_mem[7][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][68]
--register power-up is low

LD11_mem[7][68] = DFFEAS(LD11L120, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L120 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~6
LD11L120 = (!LD11_mem_used[7] & (QE3L5)) # (LD11_mem_used[7] & ((LD11_mem[7][68])));


--LD11L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0
LD11L7 = (!LD11_mem_used[6]) # ((MC1_f2h_RVALID[0] & LD11_mem_used[0]));


--LD11_mem[7][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][64]
--register power-up is low

LD11_mem[7][64] = DFFEAS(LD11L121, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L121 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~7
LD11L121 = (!LD11_mem_used[7] & (QE3L1)) # (LD11_mem_used[7] & ((LD11_mem[7][64])));


--LD11_mem[7][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][69]
--register power-up is low

LD11_mem[7][69] = DFFEAS(LD11L122, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L122 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~8
LD11L122 = (!LD11_mem_used[7] & (QE3L6)) # (LD11_mem_used[7] & ((LD11_mem[7][69])));


--LD11_mem[7][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][65]
--register power-up is low

LD11_mem[7][65] = DFFEAS(LD11L123, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L123 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~9
LD11L123 = (!LD11_mem_used[7] & (QE3L2)) # (LD11_mem_used[7] & ((LD11_mem[7][65])));


--LD11_mem[7][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][66]
--register power-up is low

LD11_mem[7][66] = DFFEAS(LD11L124, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L124 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~10
LD11L124 = (!LD11_mem_used[7] & (QE3L3)) # (LD11_mem_used[7] & ((LD11_mem[7][66])));


--LD11_mem[7][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][71]
--register power-up is low

LD11_mem[7][71] = DFFEAS(LD11L125, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L125 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~11
LD11L125 = (!LD11_mem_used[7] & (QE3L8)) # (LD11_mem_used[7] & ((LD11_mem[7][71])));


--LD11_mem[7][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][67]
--register power-up is low

LD11_mem[7][67] = DFFEAS(LD11L126, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L126 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~12
LD11L126 = (!LD11_mem_used[7] & (QE3L4)) # (LD11_mem_used[7] & ((LD11_mem[7][67])));


--LD11_mem[7][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][70]
--register power-up is low

LD11_mem[7][70] = DFFEAS(LD11L127, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L127 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~13
LD11L127 = (!LD11_mem_used[7] & (QE3L7)) # (LD11_mem_used[7] & ((LD11_mem[7][70])));


--LD10_mem[7][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][106]
--register power-up is low

LD10_mem[7][106] = DFFEAS(LD10L641, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L641 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~15
LD10L641 = (!LD10_mem_used[7] & (HE1_write)) # (LD10_mem_used[7] & ((LD10_mem[7][106])));


--LD11_mem[7][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][106]
--register power-up is low

LD11_mem[7][106] = DFFEAS(LD11L128, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L128 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~14
LD11L128 = (!LD11_mem_used[7] & (HE1_write)) # (LD11_mem_used[7] & ((LD11_mem[7][106])));


--LD11_mem[7][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][154]
--register power-up is low

LD11_mem[7][154] = DFFEAS(LD11L129, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD11L129 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~15
LD11L129 = (!LD11_mem_used[7]) # (LD11_mem[7][154]);


--AE6_dreg[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]
--register power-up is low

AE6_dreg[2] = DFFEAS(AE6_dreg[1], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XD1L290 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0
XD1L290 = (XD1_write_data_valid & (XD1_write_data_bit_counter[0] & (!XD1_write_data_bit_counter[1] & !XD1_write_data_bit_counter[2])));


--XD1L602 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~0
XD1L602 = ( XD1L290 & ( XD1L77 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1_decode_header_2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2
--register power-up is low

XD1_decode_header_2 = DFFEAS(XD1L310, A1L5632,  ,  , XD1L280,  ,  ,  ,  );


--XD1L582 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1
XD1L582 = ( XD1L290 & ( XD1_decode_header_2 & ( (XD1L280 & (((VD1L2 & XD1_write_state.ST_WRITE_DATA)) # (VD1_virtual_state_cdr))) ) ) ) # ( !XD1L290 & ( XD1_decode_header_2 & ( (XD1L280 & (((VD1L2 & XD1_write_state.ST_WRITE_DATA)) # (VD1_virtual_state_cdr))) ) ) ) # ( XD1L290 & ( !XD1_decode_header_2 & ( (XD1L280 & (((VD1L2 & XD1_write_state.ST_WRITE_DATA)) # (VD1_virtual_state_cdr))) ) ) ) # ( !XD1L290 & ( !XD1_decode_header_2 & ( (XD1L280 & VD1_virtual_state_cdr) ) ) );


--XD1_write_data_length[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]
--register power-up is low

XD1_write_data_length[2] = DFFEAS(A1L5634, A1L5632,  ,  , XD1L634,  ,  ,  ,  );


--XD1_write_data_length[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]
--register power-up is low

XD1_write_data_length[1] = DFFEAS(XD1_header_in[15], A1L5632,  ,  , XD1L634,  ,  ,  ,  );


--XD1_write_data_length[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]
--register power-up is low

XD1_write_data_length[0] = DFFEAS(XD1_header_in[14], A1L5632,  ,  , XD1L634,  ,  ,  ,  );


--XD1L275 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal11~0
XD1L275 = (XD1_write_data_length[1] & XD1_write_data_length[0]);


--XD1L603 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~2
XD1L603 = (!XD1L290 & (XD1_write_data_length[2] & XD1L275));


--XD1L604 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~3
XD1L604 = (!XD1L290 & (XD1L603 & ((XD1L36)))) # (XD1L290 & (((XD1L603 & XD1L36)) # (XD1L81)));


--XD1L583 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4
XD1L583 = ( XD1L290 & ( XD1_decode_header_2 & ( ((!A1L5609) # ((!A1L5625) # (!XD1_write_state.ST_WRITE_DATA))) # (A1L5636) ) ) ) # ( !XD1L290 & ( XD1_decode_header_2 & ( ((!A1L5609) # ((!A1L5625) # (!XD1_write_state.ST_WRITE_DATA))) # (A1L5636) ) ) ) # ( XD1L290 & ( !XD1_decode_header_2 & ( ((!A1L5609) # ((!A1L5625) # (!XD1_write_state.ST_WRITE_DATA))) # (A1L5636) ) ) ) # ( !XD1L290 & ( !XD1_decode_header_2 ) );


--XD1L605 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~5
XD1L605 = ( XD1_write_data_length[2] & ( XD1L85 & ( ((!XD1_scan_length[0] & (XD1_write_data_length[1] & XD1_write_data_length[0]))) # (XD1L290) ) ) ) # ( !XD1_write_data_length[2] & ( XD1L85 & ( ((!XD1_write_data_length[1] & XD1_write_data_length[0])) # (XD1L290) ) ) ) # ( XD1_write_data_length[2] & ( !XD1L85 & ( (!XD1_scan_length[0] & (!XD1L290 & (XD1_write_data_length[1] & XD1_write_data_length[0]))) ) ) ) # ( !XD1_write_data_length[2] & ( !XD1L85 & ( (!XD1L290 & (!XD1_write_data_length[1] & XD1_write_data_length[0])) ) ) );


--XD1L606 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~6
XD1L606 = ( XD1L290 & ( XD1L89 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1L607 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~7
XD1L607 = ( XD1L290 & ( XD1L93 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1L608 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~8
XD1L608 = ( XD1L290 & ( XD1L97 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1L609 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~9
XD1L609 = ( XD1L290 & ( XD1L101 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1L610 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~10
XD1L610 = ( XD1L290 & ( XD1L105 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1L611 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~11
XD1L611 = ( XD1L290 & ( XD1L109 & ( (!A1L5636 & (A1L5609 & (A1L5625 & XD1_write_state.ST_WRITE_DATA))) ) ) );


--XD1L612 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~12
XD1L612 = ( XD1_write_data_length[2] & ( XD1L40 & ( (!XD1L290 & (((XD1_write_data_length[1] & XD1_write_data_length[0])))) # (XD1L290 & (XD1L113)) ) ) ) # ( !XD1_write_data_length[2] & ( XD1L40 & ( (!XD1L290 & (((XD1_write_data_length[1] & !XD1_write_data_length[0])))) # (XD1L290 & (XD1L113)) ) ) ) # ( XD1_write_data_length[2] & ( !XD1L40 & ( (XD1L290 & XD1L113) ) ) ) # ( !XD1_write_data_length[2] & ( !XD1L40 & ( (!XD1L290 & (((XD1_write_data_length[1] & !XD1_write_data_length[0])))) # (XD1L290 & (XD1L113)) ) ) );


--XD1L613 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~13
XD1L613 = ( XD1L275 & ( (!XD1L290 & ((!XD1_write_data_length[2]) # ((XD1L44)))) # (XD1L290 & (((XD1L117)))) ) ) # ( !XD1L275 & ( (XD1L290 & XD1L117) ) );


--XD1L614 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~14
XD1L614 = (XD1L290 & XD1L121);


--XD1L615 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~15
XD1L615 = (!XD1L290 & (((XD1L48 & XD1L603)))) # (XD1L290 & (((XD1L48 & XD1L603)) # (XD1L125)));


--XD1L616 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~16
XD1L616 = (!XD1L290 & (XD1L603 & ((XD1L52)))) # (XD1L290 & (((XD1L603 & XD1L52)) # (XD1L129)));


--XD1L617 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~17
XD1L617 = ( XD1L133 & ( XD1L56 & ( ((XD1_write_data_length[2] & (!XD1_write_data_length[1] $ (XD1_write_data_length[0])))) # (XD1L290) ) ) ) # ( !XD1L133 & ( XD1L56 & ( (!XD1L290 & (XD1_write_data_length[2] & (!XD1_write_data_length[1] $ (XD1_write_data_length[0])))) ) ) ) # ( XD1L133 & ( !XD1L56 & ( ((!XD1_write_data_length[1] & (!XD1_write_data_length[0] & XD1_write_data_length[2]))) # (XD1L290) ) ) ) # ( !XD1L133 & ( !XD1L56 & ( (!XD1L290 & (!XD1_write_data_length[1] & (!XD1_write_data_length[0] & XD1_write_data_length[2]))) ) ) );


--XD1L618 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~18
XD1L618 = ( XD1L137 & ( XD1L60 & ( ((XD1_write_data_length[0] & XD1_write_data_length[2])) # (XD1L290) ) ) ) # ( !XD1L137 & ( XD1L60 & ( (!XD1L290 & (XD1_write_data_length[0] & XD1_write_data_length[2])) ) ) ) # ( XD1L137 & ( !XD1L60 & ( ((!XD1_write_data_length[1] & (XD1_write_data_length[0] & XD1_write_data_length[2]))) # (XD1L290) ) ) ) # ( !XD1L137 & ( !XD1L60 & ( (!XD1L290 & (!XD1_write_data_length[1] & (XD1_write_data_length[0] & XD1_write_data_length[2]))) ) ) );


--XD1L619 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~19
XD1L619 = ( XD1L141 & ( XD1L64 & ( ((XD1_write_data_length[1] & XD1_write_data_length[2])) # (XD1L290) ) ) ) # ( !XD1L141 & ( XD1L64 & ( (!XD1L290 & (XD1_write_data_length[1] & XD1_write_data_length[2])) ) ) ) # ( XD1L141 & ( !XD1L64 & ( ((XD1_write_data_length[1] & (!XD1_write_data_length[0] & XD1_write_data_length[2]))) # (XD1L290) ) ) ) # ( !XD1L141 & ( !XD1L64 & ( (!XD1L290 & (XD1_write_data_length[1] & (!XD1_write_data_length[0] & XD1_write_data_length[2]))) ) ) );


--XD1L620 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~20
XD1L620 = ( XD1L68 & ( (!XD1L290 & (XD1_write_data_length[2] & (XD1L275))) # (XD1L290 & (((XD1L145)))) ) ) # ( !XD1L68 & ( (XD1L290 & XD1L145) ) );


--XD1L621 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~21
XD1L621 = (!XD1L290 & (XD1L603 & ((XD1L72)))) # (XD1L290 & (((XD1L603 & XD1L72)) # (XD1L149)));


--DE2_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1
--register power-up is low

DE2_din_s1 = DFFEAS(YD1_out_data_toggle_flopped, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10_mem[6][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][7]
--register power-up is low

LD10_mem[6][7] = DFFEAS(LD10L642, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][39]
--register power-up is low

LD10_mem[6][39] = DFFEAS(LD10L643, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][6]
--register power-up is low

LD10_mem[6][6] = DFFEAS(LD10L644, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][38]
--register power-up is low

LD10_mem[6][38] = DFFEAS(LD10L645, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][5]
--register power-up is low

LD10_mem[6][5] = DFFEAS(LD10L646, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][37]
--register power-up is low

LD10_mem[6][37] = DFFEAS(LD10L647, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][4]
--register power-up is low

LD10_mem[6][4] = DFFEAS(LD10L648, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][36]
--register power-up is low

LD10_mem[6][36] = DFFEAS(LD10L649, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][3]
--register power-up is low

LD10_mem[6][3] = DFFEAS(LD10L650, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][35]
--register power-up is low

LD10_mem[6][35] = DFFEAS(LD10L651, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][2]
--register power-up is low

LD10_mem[6][2] = DFFEAS(LD10L652, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][34]
--register power-up is low

LD10_mem[6][34] = DFFEAS(LD10L653, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][1]
--register power-up is low

LD10_mem[6][1] = DFFEAS(LD10L654, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][33]
--register power-up is low

LD10_mem[6][33] = DFFEAS(LD10L655, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--KF3_src_data[70] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[70]
KF3_src_data[70] = (!KF3_saved_grant[1] & (KF3_saved_grant[0] & ((ME2L56)))) # (KF3_saved_grant[1] & (((KF3_saved_grant[0] & ME2L56)) # (ME2L63)));


--AE5_dreg[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]
--register power-up is low

AE5_dreg[4] = DFFEAS(AE5_dreg[3], CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--VD1_virtual_state_udr is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_udr
VD1_virtual_state_udr = (!A1L5636 & (A1L5609 & A1L5630));


--XD1L408 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~9
XD1L408 = ( VD1_virtual_state_cdr & ( XD1_dr_info[8] & ( ((!A1L5610) # ((!A1L5611) # (!VD1L2))) # (A1L5612) ) ) ) # ( !VD1_virtual_state_cdr & ( XD1_dr_info[8] & ( ((!A1L5610) # ((!A1L5611) # (!VD1L2))) # (A1L5612) ) ) ) # ( VD1_virtual_state_cdr & ( !XD1_dr_info[8] & ( (!A1L5612 & (A1L5610 & (A1L5611 & !VD1L2))) ) ) );


--AE6_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]
--register power-up is low

AE6_dreg[1] = DFFEAS(AE6_dreg[0], CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XD1L633 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1
XD1L633 = ( !XD1_header_in_bit_counter[3] & ( (XD1_write_state.ST_HEADER_2 & (!XD1_header_in_bit_counter[0] & (!XD1_header_in_bit_counter[1] & !XD1_header_in_bit_counter[2]))) ) );


--XD1L309 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~0
XD1L309 = (!XD1_write_state.ST_HEADER_2 & (!XD1_write_state.ST_HEADER_1 & XD1_write_state.ST_BYPASS));


--XD1L310 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~1
XD1L310 = ( XD1L309 & ( (!VD1L2 & (!VD1_virtual_state_cdr & ((XD1_decode_header_2)))) # (VD1L2 & (((XD1L633)))) ) ) # ( !XD1L309 & ( (!VD1L2 & (!VD1_virtual_state_cdr & ((XD1_decode_header_2)))) # (VD1L2 & (((!VD1_virtual_state_cdr & XD1_decode_header_2)) # (XD1L633))) ) );


--XD1L634 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2
XD1L634 = ( !XD1_header_in_bit_counter[2] & ( !XD1_header_in_bit_counter[3] & ( (XD1_write_state.ST_HEADER_2 & (XD1L632 & (!XD1_header_in_bit_counter[0] & !XD1_header_in_bit_counter[1]))) ) ) );


--LD10_mem[6][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][15]
--register power-up is low

LD10_mem[6][15] = DFFEAS(LD10L656, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][47]
--register power-up is low

LD10_mem[6][47] = DFFEAS(LD10L657, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][23]
--register power-up is low

LD10_mem[6][23] = DFFEAS(LD10L658, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][55]
--register power-up is low

LD10_mem[6][55] = DFFEAS(LD10L659, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][31]
--register power-up is low

LD10_mem[6][31] = DFFEAS(LD10L660, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][63]
--register power-up is low

LD10_mem[6][63] = DFFEAS(LD10L661, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][7]
--register power-up is low

LD10_mem[7][7] = DFFEAS(LD10L642, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L642 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~16
LD10L642 = (!LD10_mem_used[7] & (QE3L16)) # (LD10_mem_used[7] & ((LD10_mem[7][7])));


--LD10_mem[7][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][39]
--register power-up is low

LD10_mem[7][39] = DFFEAS(LD10L643, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L643 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~17
LD10L643 = (!LD10_mem_used[7] & (QE3L48)) # (LD10_mem_used[7] & ((LD10_mem[7][39])));


--LD10_mem[6][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][14]
--register power-up is low

LD10_mem[6][14] = DFFEAS(LD10L662, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][46]
--register power-up is low

LD10_mem[6][46] = DFFEAS(LD10L663, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][30]
--register power-up is low

LD10_mem[6][30] = DFFEAS(LD10L664, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][62]
--register power-up is low

LD10_mem[6][62] = DFFEAS(LD10L665, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][22]
--register power-up is low

LD10_mem[6][22] = DFFEAS(LD10L666, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][54]
--register power-up is low

LD10_mem[6][54] = DFFEAS(LD10L667, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][6]
--register power-up is low

LD10_mem[7][6] = DFFEAS(LD10L644, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L644 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~18
LD10L644 = (!LD10_mem_used[7] & (QE3L15)) # (LD10_mem_used[7] & ((LD10_mem[7][6])));


--LD10_mem[7][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][38]
--register power-up is low

LD10_mem[7][38] = DFFEAS(LD10L645, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L645 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~19
LD10L645 = (!LD10_mem_used[7] & (QE3L47)) # (LD10_mem_used[7] & ((LD10_mem[7][38])));


--LD10_mem[6][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][13]
--register power-up is low

LD10_mem[6][13] = DFFEAS(LD10L668, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][45]
--register power-up is low

LD10_mem[6][45] = DFFEAS(LD10L669, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][29]
--register power-up is low

LD10_mem[6][29] = DFFEAS(LD10L670, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][61]
--register power-up is low

LD10_mem[6][61] = DFFEAS(LD10L671, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][21]
--register power-up is low

LD10_mem[6][21] = DFFEAS(LD10L672, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][53]
--register power-up is low

LD10_mem[6][53] = DFFEAS(LD10L673, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][5]
--register power-up is low

LD10_mem[7][5] = DFFEAS(LD10L646, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L646 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~20
LD10L646 = (!LD10_mem_used[7] & (QE3L14)) # (LD10_mem_used[7] & ((LD10_mem[7][5])));


--LD10_mem[7][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][37]
--register power-up is low

LD10_mem[7][37] = DFFEAS(LD10L647, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L647 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~21
LD10L647 = (!LD10_mem_used[7] & (QE3L46)) # (LD10_mem_used[7] & ((LD10_mem[7][37])));


--LD10_mem[6][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][12]
--register power-up is low

LD10_mem[6][12] = DFFEAS(LD10L674, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][44]
--register power-up is low

LD10_mem[6][44] = DFFEAS(LD10L675, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][28]
--register power-up is low

LD10_mem[6][28] = DFFEAS(LD10L676, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][60]
--register power-up is low

LD10_mem[6][60] = DFFEAS(LD10L677, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][20]
--register power-up is low

LD10_mem[6][20] = DFFEAS(LD10L678, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][52]
--register power-up is low

LD10_mem[6][52] = DFFEAS(LD10L679, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][4]
--register power-up is low

LD10_mem[7][4] = DFFEAS(LD10L648, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L648 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~22
LD10L648 = (!LD10_mem_used[7] & (QE3L13)) # (LD10_mem_used[7] & ((LD10_mem[7][4])));


--LD10_mem[7][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][36]
--register power-up is low

LD10_mem[7][36] = DFFEAS(LD10L649, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L649 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~23
LD10L649 = (!LD10_mem_used[7] & (QE3L45)) # (LD10_mem_used[7] & ((LD10_mem[7][36])));


--LD10_mem[6][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][11]
--register power-up is low

LD10_mem[6][11] = DFFEAS(LD10L680, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][43]
--register power-up is low

LD10_mem[6][43] = DFFEAS(LD10L681, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][27]
--register power-up is low

LD10_mem[6][27] = DFFEAS(LD10L682, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][59]
--register power-up is low

LD10_mem[6][59] = DFFEAS(LD10L683, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][19]
--register power-up is low

LD10_mem[6][19] = DFFEAS(LD10L684, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][51]
--register power-up is low

LD10_mem[6][51] = DFFEAS(LD10L685, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][3]
--register power-up is low

LD10_mem[7][3] = DFFEAS(LD10L650, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L650 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~24
LD10L650 = (!LD10_mem_used[7] & (QE3L12)) # (LD10_mem_used[7] & ((LD10_mem[7][3])));


--LD10_mem[7][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][35]
--register power-up is low

LD10_mem[7][35] = DFFEAS(LD10L651, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L651 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~25
LD10L651 = (!LD10_mem_used[7] & (QE3L44)) # (LD10_mem_used[7] & ((LD10_mem[7][35])));


--LD10_mem[6][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][10]
--register power-up is low

LD10_mem[6][10] = DFFEAS(LD10L686, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][42]
--register power-up is low

LD10_mem[6][42] = DFFEAS(LD10L687, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][26]
--register power-up is low

LD10_mem[6][26] = DFFEAS(LD10L688, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][58]
--register power-up is low

LD10_mem[6][58] = DFFEAS(LD10L689, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][18]
--register power-up is low

LD10_mem[6][18] = DFFEAS(LD10L690, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][50]
--register power-up is low

LD10_mem[6][50] = DFFEAS(LD10L691, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][2]
--register power-up is low

LD10_mem[7][2] = DFFEAS(LD10L652, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L652 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~26
LD10L652 = (!LD10_mem_used[7] & (QE3L11)) # (LD10_mem_used[7] & ((LD10_mem[7][2])));


--LD10_mem[7][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][34]
--register power-up is low

LD10_mem[7][34] = DFFEAS(LD10L653, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L653 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~27
LD10L653 = (!LD10_mem_used[7] & (QE3L43)) # (LD10_mem_used[7] & ((LD10_mem[7][34])));


--LD10_mem[6][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][9]
--register power-up is low

LD10_mem[6][9] = DFFEAS(LD10L692, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][41]
--register power-up is low

LD10_mem[6][41] = DFFEAS(LD10L693, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][25]
--register power-up is low

LD10_mem[6][25] = DFFEAS(LD10L694, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][57]
--register power-up is low

LD10_mem[6][57] = DFFEAS(LD10L695, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][17]
--register power-up is low

LD10_mem[6][17] = DFFEAS(LD10L696, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][49]
--register power-up is low

LD10_mem[6][49] = DFFEAS(LD10L697, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][1]
--register power-up is low

LD10_mem[7][1] = DFFEAS(LD10L654, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L654 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~28
LD10L654 = (!LD10_mem_used[7] & (QE3L10)) # (LD10_mem_used[7] & ((LD10_mem[7][1])));


--LD10_mem[7][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][33]
--register power-up is low

LD10_mem[7][33] = DFFEAS(LD10L655, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L655 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~29
LD10L655 = (!LD10_mem_used[7] & (QE3L42)) # (LD10_mem_used[7] & ((LD10_mem[7][33])));


--AE5_dreg[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]
--register power-up is low

AE5_dreg[3] = DFFEAS(AE5_dreg[2], CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--AE6_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]
--register power-up is low

AE6_dreg[0] = DFFEAS(AE6_din_s1, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10_mem[7][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][15]
--register power-up is low

LD10_mem[7][15] = DFFEAS(LD10L656, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L656 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~30
LD10L656 = (!LD10_mem_used[7] & (QE3L24)) # (LD10_mem_used[7] & ((LD10_mem[7][15])));


--LD10_mem[7][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][47]
--register power-up is low

LD10_mem[7][47] = DFFEAS(LD10L657, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L657 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~31
LD10L657 = (!LD10_mem_used[7] & (QE3L56)) # (LD10_mem_used[7] & ((LD10_mem[7][47])));


--LD10_mem[7][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][23]
--register power-up is low

LD10_mem[7][23] = DFFEAS(LD10L658, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L658 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~32
LD10L658 = (!LD10_mem_used[7] & (QE3L32)) # (LD10_mem_used[7] & ((LD10_mem[7][23])));


--LD10_mem[7][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][55]
--register power-up is low

LD10_mem[7][55] = DFFEAS(LD10L659, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L659 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~33
LD10L659 = (!LD10_mem_used[7] & (QE3L64)) # (LD10_mem_used[7] & ((LD10_mem[7][55])));


--LD10_mem[7][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][31]
--register power-up is low

LD10_mem[7][31] = DFFEAS(LD10L660, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L660 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~34
LD10L660 = (!LD10_mem_used[7] & (QE3L40)) # (LD10_mem_used[7] & ((LD10_mem[7][31])));


--LD10_mem[7][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][63]
--register power-up is low

LD10_mem[7][63] = DFFEAS(LD10L661, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L661 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~35
LD10L661 = (!LD10_mem_used[7] & (QE3L72)) # (LD10_mem_used[7] & ((LD10_mem[7][63])));


--LD10_mem[7][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][14]
--register power-up is low

LD10_mem[7][14] = DFFEAS(LD10L662, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L662 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~36
LD10L662 = (!LD10_mem_used[7] & (QE3L23)) # (LD10_mem_used[7] & ((LD10_mem[7][14])));


--LD10_mem[7][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][46]
--register power-up is low

LD10_mem[7][46] = DFFEAS(LD10L663, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L663 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~37
LD10L663 = (!LD10_mem_used[7] & (QE3L55)) # (LD10_mem_used[7] & ((LD10_mem[7][46])));


--LD10_mem[7][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][30]
--register power-up is low

LD10_mem[7][30] = DFFEAS(LD10L664, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L664 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~38
LD10L664 = (!LD10_mem_used[7] & (QE3L39)) # (LD10_mem_used[7] & ((LD10_mem[7][30])));


--LD10_mem[7][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][62]
--register power-up is low

LD10_mem[7][62] = DFFEAS(LD10L665, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L665 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~39
LD10L665 = (!LD10_mem_used[7] & (QE3L71)) # (LD10_mem_used[7] & ((LD10_mem[7][62])));


--LD10_mem[7][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][22]
--register power-up is low

LD10_mem[7][22] = DFFEAS(LD10L666, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L666 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~40
LD10L666 = (!LD10_mem_used[7] & (QE3L31)) # (LD10_mem_used[7] & ((LD10_mem[7][22])));


--LD10_mem[7][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][54]
--register power-up is low

LD10_mem[7][54] = DFFEAS(LD10L667, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L667 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~41
LD10L667 = (!LD10_mem_used[7] & (QE3L63)) # (LD10_mem_used[7] & ((LD10_mem[7][54])));


--LD10_mem[7][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][13]
--register power-up is low

LD10_mem[7][13] = DFFEAS(LD10L668, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L668 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~42
LD10L668 = (!LD10_mem_used[7] & (QE3L22)) # (LD10_mem_used[7] & ((LD10_mem[7][13])));


--LD10_mem[7][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][45]
--register power-up is low

LD10_mem[7][45] = DFFEAS(LD10L669, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L669 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~43
LD10L669 = (!LD10_mem_used[7] & (QE3L54)) # (LD10_mem_used[7] & ((LD10_mem[7][45])));


--LD10_mem[7][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][29]
--register power-up is low

LD10_mem[7][29] = DFFEAS(LD10L670, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L670 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~44
LD10L670 = (!LD10_mem_used[7] & (QE3L38)) # (LD10_mem_used[7] & ((LD10_mem[7][29])));


--LD10_mem[7][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][61]
--register power-up is low

LD10_mem[7][61] = DFFEAS(LD10L671, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L671 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~45
LD10L671 = (!LD10_mem_used[7] & (QE3L70)) # (LD10_mem_used[7] & ((LD10_mem[7][61])));


--LD10_mem[7][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][21]
--register power-up is low

LD10_mem[7][21] = DFFEAS(LD10L672, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L672 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~46
LD10L672 = (!LD10_mem_used[7] & (QE3L30)) # (LD10_mem_used[7] & ((LD10_mem[7][21])));


--LD10_mem[7][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][53]
--register power-up is low

LD10_mem[7][53] = DFFEAS(LD10L673, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L673 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~47
LD10L673 = (!LD10_mem_used[7] & (QE3L62)) # (LD10_mem_used[7] & ((LD10_mem[7][53])));


--LD10_mem[7][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][12]
--register power-up is low

LD10_mem[7][12] = DFFEAS(LD10L674, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L674 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~48
LD10L674 = (!LD10_mem_used[7] & (QE3L21)) # (LD10_mem_used[7] & ((LD10_mem[7][12])));


--LD10_mem[7][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][44]
--register power-up is low

LD10_mem[7][44] = DFFEAS(LD10L675, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L675 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~49
LD10L675 = (!LD10_mem_used[7] & (QE3L53)) # (LD10_mem_used[7] & ((LD10_mem[7][44])));


--LD10_mem[7][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][28]
--register power-up is low

LD10_mem[7][28] = DFFEAS(LD10L676, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L676 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~50
LD10L676 = (!LD10_mem_used[7] & (QE3L37)) # (LD10_mem_used[7] & ((LD10_mem[7][28])));


--LD10_mem[7][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][60]
--register power-up is low

LD10_mem[7][60] = DFFEAS(LD10L677, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L677 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~51
LD10L677 = (!LD10_mem_used[7] & (QE3L69)) # (LD10_mem_used[7] & ((LD10_mem[7][60])));


--LD10_mem[7][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][20]
--register power-up is low

LD10_mem[7][20] = DFFEAS(LD10L678, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L678 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~52
LD10L678 = (!LD10_mem_used[7] & (QE3L29)) # (LD10_mem_used[7] & ((LD10_mem[7][20])));


--LD10_mem[7][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][52]
--register power-up is low

LD10_mem[7][52] = DFFEAS(LD10L679, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L679 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~53
LD10L679 = (!LD10_mem_used[7] & (QE3L61)) # (LD10_mem_used[7] & ((LD10_mem[7][52])));


--LD10_mem[7][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][11]
--register power-up is low

LD10_mem[7][11] = DFFEAS(LD10L680, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L680 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~54
LD10L680 = (!LD10_mem_used[7] & (QE3L20)) # (LD10_mem_used[7] & ((LD10_mem[7][11])));


--LD10_mem[7][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][43]
--register power-up is low

LD10_mem[7][43] = DFFEAS(LD10L681, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L681 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~55
LD10L681 = (!LD10_mem_used[7] & (QE3L52)) # (LD10_mem_used[7] & ((LD10_mem[7][43])));


--LD10_mem[7][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][27]
--register power-up is low

LD10_mem[7][27] = DFFEAS(LD10L682, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L682 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~56
LD10L682 = (!LD10_mem_used[7] & (QE3L36)) # (LD10_mem_used[7] & ((LD10_mem[7][27])));


--LD10_mem[7][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][59]
--register power-up is low

LD10_mem[7][59] = DFFEAS(LD10L683, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L683 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~57
LD10L683 = (!LD10_mem_used[7] & (QE3L68)) # (LD10_mem_used[7] & ((LD10_mem[7][59])));


--LD10_mem[7][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][19]
--register power-up is low

LD10_mem[7][19] = DFFEAS(LD10L684, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L684 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~58
LD10L684 = (!LD10_mem_used[7] & (QE3L28)) # (LD10_mem_used[7] & ((LD10_mem[7][19])));


--LD10_mem[7][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][51]
--register power-up is low

LD10_mem[7][51] = DFFEAS(LD10L685, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L685 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~59
LD10L685 = (!LD10_mem_used[7] & (QE3L60)) # (LD10_mem_used[7] & ((LD10_mem[7][51])));


--LD10_mem[7][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][10]
--register power-up is low

LD10_mem[7][10] = DFFEAS(LD10L686, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L686 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~60
LD10L686 = (!LD10_mem_used[7] & (QE3L19)) # (LD10_mem_used[7] & ((LD10_mem[7][10])));


--LD10_mem[7][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][42]
--register power-up is low

LD10_mem[7][42] = DFFEAS(LD10L687, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L687 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~61
LD10L687 = (!LD10_mem_used[7] & (QE3L51)) # (LD10_mem_used[7] & ((LD10_mem[7][42])));


--LD10_mem[7][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][26]
--register power-up is low

LD10_mem[7][26] = DFFEAS(LD10L688, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L688 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~62
LD10L688 = (!LD10_mem_used[7] & (QE3L35)) # (LD10_mem_used[7] & ((LD10_mem[7][26])));


--LD10_mem[7][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][58]
--register power-up is low

LD10_mem[7][58] = DFFEAS(LD10L689, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L689 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~63
LD10L689 = (!LD10_mem_used[7] & (QE3L67)) # (LD10_mem_used[7] & ((LD10_mem[7][58])));


--LD10_mem[7][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][18]
--register power-up is low

LD10_mem[7][18] = DFFEAS(LD10L690, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L690 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~64
LD10L690 = (!LD10_mem_used[7] & (QE3L27)) # (LD10_mem_used[7] & ((LD10_mem[7][18])));


--LD10_mem[7][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][50]
--register power-up is low

LD10_mem[7][50] = DFFEAS(LD10L691, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L691 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~65
LD10L691 = (!LD10_mem_used[7] & (QE3L59)) # (LD10_mem_used[7] & ((LD10_mem[7][50])));


--LD10_mem[7][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][9]
--register power-up is low

LD10_mem[7][9] = DFFEAS(LD10L692, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L692 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~66
LD10L692 = (!LD10_mem_used[7] & (QE3L18)) # (LD10_mem_used[7] & ((LD10_mem[7][9])));


--LD10_mem[7][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][41]
--register power-up is low

LD10_mem[7][41] = DFFEAS(LD10L693, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L693 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~67
LD10L693 = (!LD10_mem_used[7] & (QE3L50)) # (LD10_mem_used[7] & ((LD10_mem[7][41])));


--LD10_mem[7][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][25]
--register power-up is low

LD10_mem[7][25] = DFFEAS(LD10L694, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L694 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~68
LD10L694 = (!LD10_mem_used[7] & (QE3L34)) # (LD10_mem_used[7] & ((LD10_mem[7][25])));


--LD10_mem[7][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][57]
--register power-up is low

LD10_mem[7][57] = DFFEAS(LD10L695, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L695 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~69
LD10L695 = (!LD10_mem_used[7] & (QE3L66)) # (LD10_mem_used[7] & ((LD10_mem[7][57])));


--LD10_mem[7][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][17]
--register power-up is low

LD10_mem[7][17] = DFFEAS(LD10L696, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L696 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~70
LD10L696 = (!LD10_mem_used[7] & (QE3L26)) # (LD10_mem_used[7] & ((LD10_mem[7][17])));


--LD10_mem[7][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][49]
--register power-up is low

LD10_mem[7][49] = DFFEAS(LD10L697, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L697 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~71
LD10L697 = (!LD10_mem_used[7] & (QE3L58)) # (LD10_mem_used[7] & ((LD10_mem[7][49])));


--AE5_dreg[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]
--register power-up is low

AE5_dreg[2] = DFFEAS(AE5_dreg[1], CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--AE6_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1
--register power-up is low

AE6_din_s1 = DFFEAS(ZD1_sink_valid_buffer, CLOCK_50, GE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10_mem[6][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]
--register power-up is low

LD10_mem[6][0] = DFFEAS(LD10L698, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][32]
--register power-up is low

LD10_mem[6][32] = DFFEAS(LD10L699, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--AE5_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]
--register power-up is low

AE5_dreg[1] = DFFEAS(AE5_dreg[0], CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--ZD1_sink_valid_buffer is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer
--register power-up is low

ZD1_sink_valid_buffer = DFFEAS(CE1_out_valid, A1L5632, AE1_dreg[1],  ,  ,  ,  ,  ,  );


--LD10_mem[6][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][8]
--register power-up is low

LD10_mem[6][8] = DFFEAS(LD10L700, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][40]
--register power-up is low

LD10_mem[6][40] = DFFEAS(LD10L701, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][24]
--register power-up is low

LD10_mem[6][24] = DFFEAS(LD10L702, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][56]
--register power-up is low

LD10_mem[6][56] = DFFEAS(LD10L703, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][16]
--register power-up is low

LD10_mem[6][16] = DFFEAS(LD10L704, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[6][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][48]
--register power-up is low

LD10_mem[6][48] = DFFEAS(LD10L705, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  , LD10L7,  ,  ,  ,  );


--LD10_mem[7][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][0]
--register power-up is low

LD10_mem[7][0] = DFFEAS(LD10L698, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L698 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~72
LD10L698 = (!LD10_mem_used[7] & (QE3L9)) # (LD10_mem_used[7] & ((LD10_mem[7][0])));


--LD10_mem[7][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][32]
--register power-up is low

LD10_mem[7][32] = DFFEAS(LD10L699, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L699 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~73
LD10L699 = (!LD10_mem_used[7] & (QE3L41)) # (LD10_mem_used[7] & ((LD10_mem[7][32])));


--AE5_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]
--register power-up is low

AE5_dreg[0] = DFFEAS(AE5_din_s1, CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--LD10_mem[7][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][8]
--register power-up is low

LD10_mem[7][8] = DFFEAS(LD10L700, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L700 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~74
LD10L700 = (!LD10_mem_used[7] & (QE3L17)) # (LD10_mem_used[7] & ((LD10_mem[7][8])));


--LD10_mem[7][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][40]
--register power-up is low

LD10_mem[7][40] = DFFEAS(LD10L701, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L701 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~75
LD10L701 = (!LD10_mem_used[7] & (QE3L49)) # (LD10_mem_used[7] & ((LD10_mem[7][40])));


--LD10_mem[7][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][24]
--register power-up is low

LD10_mem[7][24] = DFFEAS(LD10L702, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L702 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~76
LD10L702 = (!LD10_mem_used[7] & (QE3L33)) # (LD10_mem_used[7] & ((LD10_mem[7][24])));


--LD10_mem[7][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][56]
--register power-up is low

LD10_mem[7][56] = DFFEAS(LD10L703, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L703 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~77
LD10L703 = (!LD10_mem_used[7] & (QE3L65)) # (LD10_mem_used[7] & ((LD10_mem[7][56])));


--LD10_mem[7][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][16]
--register power-up is low

LD10_mem[7][16] = DFFEAS(LD10L704, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L704 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~78
LD10L704 = (!LD10_mem_used[7] & (QE3L25)) # (LD10_mem_used[7] & ((LD10_mem[7][16])));


--LD10_mem[7][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][48]
--register power-up is low

LD10_mem[7][48] = DFFEAS(LD10L705, CLOCK_50, GE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LD10L705 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~79
LD10L705 = (!LD10_mem_used[7] & (QE3L57)) # (LD10_mem_used[7] & ((LD10_mem[7][48])));


--AE5_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1
--register power-up is low

AE5_din_s1 = DFFEAS(VCC, CLOCK_50, !XD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--JF2L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~4
JF2L12 = (JF2L9 & ((!LF2_has_pending_responses) # (LF2_last_channel[1])));


--BF3L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5
BF3L62 = (!BF3_int_nxt_addr_reg[3] & ((!BF3L2) # (!BF3_in_burstwrap_reg[3])));


--BF3L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6
BF3L60 = (!BF3_int_nxt_addr_reg[2] & ((!BF3L6) # (!BF3_in_burstwrap_reg[2])));


--BF4L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5
BF4L67 = (!BF4_int_nxt_addr_reg[3] & ((!BF4L2) # (!BF4_in_burstwrap_reg[3])));


--BF4L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6
BF4L65 = (!BF4_int_nxt_addr_reg[2] & ((!BF4L6) # (!BF4_in_burstwrap_reg[2])));


--BF3L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7
BF3L58 = (!MC1_h2f_lw_ARADDR[1] & (((KF2_saved_grant[0] & ZE4L145)))) # (MC1_h2f_lw_ARADDR[1] & (((KF2_saved_grant[0] & ZE4L145)) # (KF2_saved_grant[1])));


--BF4L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7
BF4L63 = (!MC1_h2f_lw_ARADDR[1] & (((KF3_saved_grant[0] & ZE4L145)))) # (MC1_h2f_lw_ARADDR[1] & (((KF3_saved_grant[0] & ZE4L145)) # (KF3_saved_grant[1])));


--BF2L93 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0
BF2L93 = ( MC1_h2f_lw_ARBURST[1] & ( ME2L8 & ( (!BF2_new_burst_reg & ((!BF2_in_burstwrap_reg[1]))) # (BF2_new_burst_reg & (!KF1_saved_grant[1])) ) ) ) # ( !MC1_h2f_lw_ARBURST[1] & ( ME2L8 & ( (!BF2_new_burst_reg & (((!BF2_in_burstwrap_reg[1])))) # (BF2_new_burst_reg & ((!KF1_saved_grant[1]) # ((!MC1_h2f_lw_ARBURST[0])))) ) ) ) # ( MC1_h2f_lw_ARBURST[1] & ( !ME2L8 & ( (!BF2_new_burst_reg & (((!BF2_in_burstwrap_reg[1])))) # (BF2_new_burst_reg & ((!KF1_saved_grant[1]) # ((!MC1_h2f_lw_ARBURST[0])))) ) ) ) # ( !MC1_h2f_lw_ARBURST[1] & ( !ME2L8 & ( (!BF2_new_burst_reg & (((!BF2_in_burstwrap_reg[1])))) # (BF2_new_burst_reg & ((!KF1_saved_grant[1]) # ((!MC1_h2f_lw_ARBURST[0])))) ) ) );


--LF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~1
LF2L3 = ( LF2_last_channel[0] & ( (LF2_has_pending_responses & ((!MF2L1) # (!MF2L3 $ (!LF2_last_channel[2])))) ) ) # ( !LF2_last_channel[0] & ( (LF2_has_pending_responses & ((!MF2L3 $ (!LF2_last_channel[2])) # (MF2L1))) ) );


--LF2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~2
LF2L4 = (KF2_saved_grant[1] & MF2L2);


--JF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~2
JF2L3 = ( BF4_state.ST_UNCOMP_TRANS & ( BF4_state.ST_UNCOMP_WR_SUBBURST & ( (KF3_saved_grant[1] & MF2L3) ) ) ) # ( !BF4_state.ST_UNCOMP_TRANS & ( BF4_state.ST_UNCOMP_WR_SUBBURST & ( (KF3_saved_grant[1] & MF2L3) ) ) ) # ( BF4_state.ST_UNCOMP_TRANS & ( !BF4_state.ST_UNCOMP_WR_SUBBURST & ( (KF3_saved_grant[1] & MF2L3) ) ) ) # ( !BF4_state.ST_UNCOMP_TRANS & ( !BF4_state.ST_UNCOMP_WR_SUBBURST & ( (KF3_saved_grant[1] & (MF2L3 & ((BF4_state.ST_COMP_TRANS) # (BF1_in_ready_hold)))) ) ) );


--BF2L99 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1
BF2L99 = ( MC1_h2f_lw_ARBURST[0] & ( (BF2L44 & ((!BF2_new_burst_reg & (!BF2_in_burstwrap_reg[2])) # (BF2_new_burst_reg & ((!KF1_saved_grant[1]))))) ) ) # ( !MC1_h2f_lw_ARBURST[0] & ( (BF2L44 & ((!BF2_in_burstwrap_reg[2]) # (BF2_new_burst_reg))) ) );


--BF2L100 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2
BF2L100 = (!ME2L6 & (!ME2L7 & !ME2L59));


--HE1L258 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector2~1
HE1L258 = ( HE1_current_byte[0] & ( HE1_current_byte[1] & ( HE1_unshifted_byteenable[0] ) ) ) # ( !HE1_current_byte[0] & ( HE1_current_byte[1] & ( HE1_unshifted_byteenable[1] ) ) ) # ( HE1_current_byte[0] & ( !HE1_current_byte[1] & ( HE1_unshifted_byteenable[2] ) ) ) # ( !HE1_current_byte[0] & ( !HE1_current_byte[1] & ( HE1_unshifted_byteenable[3] ) ) );


--LF3L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|last_channel[1]~0
LF3L14 = !LF3L6;


--BF2L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0
BF2L50 = !KF1_saved_grant[1];


--ME2L72 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~0
ME2L72 = !MC1_h2f_lw_WLAST[0];


--LF1L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]~0
LF1L11 = !MF1L9;


--RE2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]~0
RE2L4 = !BF2_int_nxt_addr_reg_dly[2];


--BF1L113 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0
BF1L113 = !BF1L61;


--LF3L17 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[0]~1
LF3L17 = !LF3_pending_response_count[0];


--LF2L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1
LF2L15 = !LF2_pending_response_count[0];


--XE3L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2
XE3L7 = !XE3L2;


--KF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|packet_in_progress~0
KF2L3 = !KF2L66;


--XE4L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2
XE4L7 = !XE4L2;


--KF3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|packet_in_progress~0
KF3L2 = !KF3L34;


--LF1L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1
LF1L16 = !LF1_pending_response_count[0];


--XE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~2
XE1L7 = !XE1L2;


--LE1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress~0
LE1L5 = !LE1L66;


--ME1L56 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~0
ME1L56 = !MC1_h2f_WLAST[0];


--LD1L47 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[0]~0
LD1L47 = !LD1_wr_ptr[0];


--XD1L305 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~0
XD1L305 = !XD1_clock_to_sample_div2;


--BF3L130 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0
BF3L130 = !ZE6L1;


--BF4L103 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0
BF4L103 = !ZE7L1;


--A1L5727 is ~GND
A1L5727 = GND;


--A1L259 is Add16~1_wirecell
A1L259 = !A1L258;


--A1L274 is Add16~13_wirecell
A1L274 = !A1L273;


--A1L279 is Add16~17_wirecell
A1L279 = !A1L278;


--A1L284 is Add16~21_wirecell
A1L284 = !A1L283;


--A1L289 is Add16~25_wirecell
A1L289 = !A1L288;


--A1L294 is Add16~29_wirecell
A1L294 = !A1L293;


--A1L264 is Add16~5_wirecell
A1L264 = !A1L263;


--A1L269 is Add16~9_wirecell
A1L269 = !A1L268;


