
Lab3_Full.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080029f0  080029f0  000129f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a14  08002a14  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a14  08002a14  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a14  08002a14  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a14  08002a14  00012a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a18  08002a18  00012a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08002a1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000002c  08002a48  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08002a48  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009567  00000000  00000000  00020055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c04  00000000  00000000  000295bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000960  00000000  00000000  0002bc28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cc3  00000000  00000000  0002c588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba42  00000000  00000000  0004324b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008251c  00000000  00000000  0004ec8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d11a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028f0  00000000  00000000  000d11fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000002c 	.word	0x2000002c
 8000128:	00000000 	.word	0x00000000
 800012c:	080029d8 	.word	0x080029d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000030 	.word	0x20000030
 8000148:	080029d8 	.word	0x080029d8

0800014c <display7SEG>:
#include "7segment.h"

static int led_buffer[4] = {0, 0, 0, 0};
static int seven_seg_index = 0;

void display7SEG(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d122      	bne.n	80001a0 <display7SEG+0x54>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800015a:	2200      	movs	r2, #0
 800015c:	2101      	movs	r1, #1
 800015e:	48bd      	ldr	r0, [pc, #756]	; (8000454 <display7SEG+0x308>)
 8000160:	f001 fc25 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000164:	2200      	movs	r2, #0
 8000166:	2102      	movs	r1, #2
 8000168:	48ba      	ldr	r0, [pc, #744]	; (8000454 <display7SEG+0x308>)
 800016a:	f001 fc20 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2104      	movs	r1, #4
 8000172:	48b8      	ldr	r0, [pc, #736]	; (8000454 <display7SEG+0x308>)
 8000174:	f001 fc1b 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	2108      	movs	r1, #8
 800017c:	48b5      	ldr	r0, [pc, #724]	; (8000454 <display7SEG+0x308>)
 800017e:	f001 fc16 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	2110      	movs	r1, #16
 8000186:	48b3      	ldr	r0, [pc, #716]	; (8000454 <display7SEG+0x308>)
 8000188:	f001 fc11 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2120      	movs	r1, #32
 8000190:	48b0      	ldr	r0, [pc, #704]	; (8000454 <display7SEG+0x308>)
 8000192:	f001 fc0c 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000196:	2201      	movs	r2, #1
 8000198:	2140      	movs	r1, #64	; 0x40
 800019a:	48ae      	ldr	r0, [pc, #696]	; (8000454 <display7SEG+0x308>)
 800019c:	f001 fc07 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 1) {
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	2b01      	cmp	r3, #1
 80001a4:	d122      	bne.n	80001ec <display7SEG+0xa0>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 80001a6:	2201      	movs	r2, #1
 80001a8:	2101      	movs	r1, #1
 80001aa:	48aa      	ldr	r0, [pc, #680]	; (8000454 <display7SEG+0x308>)
 80001ac:	f001 fbff 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	2102      	movs	r1, #2
 80001b4:	48a7      	ldr	r0, [pc, #668]	; (8000454 <display7SEG+0x308>)
 80001b6:	f001 fbfa 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80001ba:	2200      	movs	r2, #0
 80001bc:	2104      	movs	r1, #4
 80001be:	48a5      	ldr	r0, [pc, #660]	; (8000454 <display7SEG+0x308>)
 80001c0:	f001 fbf5 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80001c4:	2201      	movs	r2, #1
 80001c6:	2108      	movs	r1, #8
 80001c8:	48a2      	ldr	r0, [pc, #648]	; (8000454 <display7SEG+0x308>)
 80001ca:	f001 fbf0 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80001ce:	2201      	movs	r2, #1
 80001d0:	2110      	movs	r1, #16
 80001d2:	48a0      	ldr	r0, [pc, #640]	; (8000454 <display7SEG+0x308>)
 80001d4:	f001 fbeb 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80001d8:	2201      	movs	r2, #1
 80001da:	2120      	movs	r1, #32
 80001dc:	489d      	ldr	r0, [pc, #628]	; (8000454 <display7SEG+0x308>)
 80001de:	f001 fbe6 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2140      	movs	r1, #64	; 0x40
 80001e6:	489b      	ldr	r0, [pc, #620]	; (8000454 <display7SEG+0x308>)
 80001e8:	f001 fbe1 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 2) {
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	2b02      	cmp	r3, #2
 80001f0:	d122      	bne.n	8000238 <display7SEG+0xec>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2101      	movs	r1, #1
 80001f6:	4897      	ldr	r0, [pc, #604]	; (8000454 <display7SEG+0x308>)
 80001f8:	f001 fbd9 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	2102      	movs	r1, #2
 8000200:	4894      	ldr	r0, [pc, #592]	; (8000454 <display7SEG+0x308>)
 8000202:	f001 fbd4 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000206:	2201      	movs	r2, #1
 8000208:	2104      	movs	r1, #4
 800020a:	4892      	ldr	r0, [pc, #584]	; (8000454 <display7SEG+0x308>)
 800020c:	f001 fbcf 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000210:	2200      	movs	r2, #0
 8000212:	2108      	movs	r1, #8
 8000214:	488f      	ldr	r0, [pc, #572]	; (8000454 <display7SEG+0x308>)
 8000216:	f001 fbca 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800021a:	2200      	movs	r2, #0
 800021c:	2110      	movs	r1, #16
 800021e:	488d      	ldr	r0, [pc, #564]	; (8000454 <display7SEG+0x308>)
 8000220:	f001 fbc5 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000224:	2201      	movs	r2, #1
 8000226:	2120      	movs	r1, #32
 8000228:	488a      	ldr	r0, [pc, #552]	; (8000454 <display7SEG+0x308>)
 800022a:	f001 fbc0 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800022e:	2200      	movs	r2, #0
 8000230:	2140      	movs	r1, #64	; 0x40
 8000232:	4888      	ldr	r0, [pc, #544]	; (8000454 <display7SEG+0x308>)
 8000234:	f001 fbbb 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 3) {
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2b03      	cmp	r3, #3
 800023c:	d122      	bne.n	8000284 <display7SEG+0x138>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	2101      	movs	r1, #1
 8000242:	4884      	ldr	r0, [pc, #528]	; (8000454 <display7SEG+0x308>)
 8000244:	f001 fbb3 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2102      	movs	r1, #2
 800024c:	4881      	ldr	r0, [pc, #516]	; (8000454 <display7SEG+0x308>)
 800024e:	f001 fbae 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000252:	2200      	movs	r2, #0
 8000254:	2104      	movs	r1, #4
 8000256:	487f      	ldr	r0, [pc, #508]	; (8000454 <display7SEG+0x308>)
 8000258:	f001 fba9 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800025c:	2200      	movs	r2, #0
 800025e:	2108      	movs	r1, #8
 8000260:	487c      	ldr	r0, [pc, #496]	; (8000454 <display7SEG+0x308>)
 8000262:	f001 fba4 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000266:	2201      	movs	r2, #1
 8000268:	2110      	movs	r1, #16
 800026a:	487a      	ldr	r0, [pc, #488]	; (8000454 <display7SEG+0x308>)
 800026c:	f001 fb9f 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000270:	2201      	movs	r2, #1
 8000272:	2120      	movs	r1, #32
 8000274:	4877      	ldr	r0, [pc, #476]	; (8000454 <display7SEG+0x308>)
 8000276:	f001 fb9a 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800027a:	2200      	movs	r2, #0
 800027c:	2140      	movs	r1, #64	; 0x40
 800027e:	4875      	ldr	r0, [pc, #468]	; (8000454 <display7SEG+0x308>)
 8000280:	f001 fb95 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 4) {
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2b04      	cmp	r3, #4
 8000288:	d122      	bne.n	80002d0 <display7SEG+0x184>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 800028a:	2201      	movs	r2, #1
 800028c:	2101      	movs	r1, #1
 800028e:	4871      	ldr	r0, [pc, #452]	; (8000454 <display7SEG+0x308>)
 8000290:	f001 fb8d 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2102      	movs	r1, #2
 8000298:	486e      	ldr	r0, [pc, #440]	; (8000454 <display7SEG+0x308>)
 800029a:	f001 fb88 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	2104      	movs	r1, #4
 80002a2:	486c      	ldr	r0, [pc, #432]	; (8000454 <display7SEG+0x308>)
 80002a4:	f001 fb83 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	4869      	ldr	r0, [pc, #420]	; (8000454 <display7SEG+0x308>)
 80002ae:	f001 fb7e 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	2110      	movs	r1, #16
 80002b6:	4867      	ldr	r0, [pc, #412]	; (8000454 <display7SEG+0x308>)
 80002b8:	f001 fb79 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80002bc:	2200      	movs	r2, #0
 80002be:	2120      	movs	r1, #32
 80002c0:	4864      	ldr	r0, [pc, #400]	; (8000454 <display7SEG+0x308>)
 80002c2:	f001 fb74 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80002c6:	2200      	movs	r2, #0
 80002c8:	2140      	movs	r1, #64	; 0x40
 80002ca:	4862      	ldr	r0, [pc, #392]	; (8000454 <display7SEG+0x308>)
 80002cc:	f001 fb6f 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 5) {
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2b05      	cmp	r3, #5
 80002d4:	d122      	bne.n	800031c <display7SEG+0x1d0>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	2101      	movs	r1, #1
 80002da:	485e      	ldr	r0, [pc, #376]	; (8000454 <display7SEG+0x308>)
 80002dc:	f001 fb67 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2102      	movs	r1, #2
 80002e4:	485b      	ldr	r0, [pc, #364]	; (8000454 <display7SEG+0x308>)
 80002e6:	f001 fb62 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80002ea:	2200      	movs	r2, #0
 80002ec:	2104      	movs	r1, #4
 80002ee:	4859      	ldr	r0, [pc, #356]	; (8000454 <display7SEG+0x308>)
 80002f0:	f001 fb5d 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	2108      	movs	r1, #8
 80002f8:	4856      	ldr	r0, [pc, #344]	; (8000454 <display7SEG+0x308>)
 80002fa:	f001 fb58 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	2110      	movs	r1, #16
 8000302:	4854      	ldr	r0, [pc, #336]	; (8000454 <display7SEG+0x308>)
 8000304:	f001 fb53 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000308:	2200      	movs	r2, #0
 800030a:	2120      	movs	r1, #32
 800030c:	4851      	ldr	r0, [pc, #324]	; (8000454 <display7SEG+0x308>)
 800030e:	f001 fb4e 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2140      	movs	r1, #64	; 0x40
 8000316:	484f      	ldr	r0, [pc, #316]	; (8000454 <display7SEG+0x308>)
 8000318:	f001 fb49 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 6) {
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2b06      	cmp	r3, #6
 8000320:	d122      	bne.n	8000368 <display7SEG+0x21c>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	2101      	movs	r1, #1
 8000326:	484b      	ldr	r0, [pc, #300]	; (8000454 <display7SEG+0x308>)
 8000328:	f001 fb41 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800032c:	2201      	movs	r2, #1
 800032e:	2102      	movs	r1, #2
 8000330:	4848      	ldr	r0, [pc, #288]	; (8000454 <display7SEG+0x308>)
 8000332:	f001 fb3c 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2104      	movs	r1, #4
 800033a:	4846      	ldr	r0, [pc, #280]	; (8000454 <display7SEG+0x308>)
 800033c:	f001 fb37 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000340:	2200      	movs	r2, #0
 8000342:	2108      	movs	r1, #8
 8000344:	4843      	ldr	r0, [pc, #268]	; (8000454 <display7SEG+0x308>)
 8000346:	f001 fb32 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	2110      	movs	r1, #16
 800034e:	4841      	ldr	r0, [pc, #260]	; (8000454 <display7SEG+0x308>)
 8000350:	f001 fb2d 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2120      	movs	r1, #32
 8000358:	483e      	ldr	r0, [pc, #248]	; (8000454 <display7SEG+0x308>)
 800035a:	f001 fb28 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2140      	movs	r1, #64	; 0x40
 8000362:	483c      	ldr	r0, [pc, #240]	; (8000454 <display7SEG+0x308>)
 8000364:	f001 fb23 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 7) {
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2b07      	cmp	r3, #7
 800036c:	d122      	bne.n	80003b4 <display7SEG+0x268>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2101      	movs	r1, #1
 8000372:	4838      	ldr	r0, [pc, #224]	; (8000454 <display7SEG+0x308>)
 8000374:	f001 fb1b 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2102      	movs	r1, #2
 800037c:	4835      	ldr	r0, [pc, #212]	; (8000454 <display7SEG+0x308>)
 800037e:	f001 fb16 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	2104      	movs	r1, #4
 8000386:	4833      	ldr	r0, [pc, #204]	; (8000454 <display7SEG+0x308>)
 8000388:	f001 fb11 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2108      	movs	r1, #8
 8000390:	4830      	ldr	r0, [pc, #192]	; (8000454 <display7SEG+0x308>)
 8000392:	f001 fb0c 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000396:	2201      	movs	r2, #1
 8000398:	2110      	movs	r1, #16
 800039a:	482e      	ldr	r0, [pc, #184]	; (8000454 <display7SEG+0x308>)
 800039c:	f001 fb07 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80003a0:	2201      	movs	r2, #1
 80003a2:	2120      	movs	r1, #32
 80003a4:	482b      	ldr	r0, [pc, #172]	; (8000454 <display7SEG+0x308>)
 80003a6:	f001 fb02 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80003aa:	2201      	movs	r2, #1
 80003ac:	2140      	movs	r1, #64	; 0x40
 80003ae:	4829      	ldr	r0, [pc, #164]	; (8000454 <display7SEG+0x308>)
 80003b0:	f001 fafd 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 8) {
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	2b08      	cmp	r3, #8
 80003b8:	d122      	bne.n	8000400 <display7SEG+0x2b4>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2101      	movs	r1, #1
 80003be:	4825      	ldr	r0, [pc, #148]	; (8000454 <display7SEG+0x308>)
 80003c0:	f001 faf5 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80003c4:	2200      	movs	r2, #0
 80003c6:	2102      	movs	r1, #2
 80003c8:	4822      	ldr	r0, [pc, #136]	; (8000454 <display7SEG+0x308>)
 80003ca:	f001 faf0 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	2104      	movs	r1, #4
 80003d2:	4820      	ldr	r0, [pc, #128]	; (8000454 <display7SEG+0x308>)
 80003d4:	f001 faeb 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	2108      	movs	r1, #8
 80003dc:	481d      	ldr	r0, [pc, #116]	; (8000454 <display7SEG+0x308>)
 80003de:	f001 fae6 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2110      	movs	r1, #16
 80003e6:	481b      	ldr	r0, [pc, #108]	; (8000454 <display7SEG+0x308>)
 80003e8:	f001 fae1 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80003ec:	2200      	movs	r2, #0
 80003ee:	2120      	movs	r1, #32
 80003f0:	4818      	ldr	r0, [pc, #96]	; (8000454 <display7SEG+0x308>)
 80003f2:	f001 fadc 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80003f6:	2200      	movs	r2, #0
 80003f8:	2140      	movs	r1, #64	; 0x40
 80003fa:	4816      	ldr	r0, [pc, #88]	; (8000454 <display7SEG+0x308>)
 80003fc:	f001 fad7 	bl	80019ae <HAL_GPIO_WritePin>
	}

	if (num == 9) {
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	2b09      	cmp	r3, #9
 8000404:	d122      	bne.n	800044c <display7SEG+0x300>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2101      	movs	r1, #1
 800040a:	4812      	ldr	r0, [pc, #72]	; (8000454 <display7SEG+0x308>)
 800040c:	f001 facf 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2102      	movs	r1, #2
 8000414:	480f      	ldr	r0, [pc, #60]	; (8000454 <display7SEG+0x308>)
 8000416:	f001 faca 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800041a:	2200      	movs	r2, #0
 800041c:	2104      	movs	r1, #4
 800041e:	480d      	ldr	r0, [pc, #52]	; (8000454 <display7SEG+0x308>)
 8000420:	f001 fac5 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2108      	movs	r1, #8
 8000428:	480a      	ldr	r0, [pc, #40]	; (8000454 <display7SEG+0x308>)
 800042a:	f001 fac0 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800042e:	2201      	movs	r2, #1
 8000430:	2110      	movs	r1, #16
 8000432:	4808      	ldr	r0, [pc, #32]	; (8000454 <display7SEG+0x308>)
 8000434:	f001 fabb 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2120      	movs	r1, #32
 800043c:	4805      	ldr	r0, [pc, #20]	; (8000454 <display7SEG+0x308>)
 800043e:	f001 fab6 	bl	80019ae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	2140      	movs	r1, #64	; 0x40
 8000446:	4803      	ldr	r0, [pc, #12]	; (8000454 <display7SEG+0x308>)
 8000448:	f001 fab1 	bl	80019ae <HAL_GPIO_WritePin>
	}
}
 800044c:	bf00      	nop
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	40010c00 	.word	0x40010c00

08000458 <setEnablePin>:

static void setEnablePin(int index) {
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000460:	2201      	movs	r2, #1
 8000462:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000466:	4821      	ldr	r0, [pc, #132]	; (80004ec <setEnablePin+0x94>)
 8000468:	f001 faa1 	bl	80019ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800046c:	2201      	movs	r2, #1
 800046e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000472:	481e      	ldr	r0, [pc, #120]	; (80004ec <setEnablePin+0x94>)
 8000474:	f001 fa9b 	bl	80019ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000478:	2201      	movs	r2, #1
 800047a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800047e:	481b      	ldr	r0, [pc, #108]	; (80004ec <setEnablePin+0x94>)
 8000480:	f001 fa95 	bl	80019ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000484:	2201      	movs	r2, #1
 8000486:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800048a:	4818      	ldr	r0, [pc, #96]	; (80004ec <setEnablePin+0x94>)
 800048c:	f001 fa8f 	bl	80019ae <HAL_GPIO_WritePin>
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2b03      	cmp	r3, #3
 8000494:	d826      	bhi.n	80004e4 <setEnablePin+0x8c>
 8000496:	a201      	add	r2, pc, #4	; (adr r2, 800049c <setEnablePin+0x44>)
 8000498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049c:	080004ad 	.word	0x080004ad
 80004a0:	080004bb 	.word	0x080004bb
 80004a4:	080004c9 	.word	0x080004c9
 80004a8:	080004d7 	.word	0x080004d7

    switch(index) {
        case 0: HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET); break;
 80004ac:	2200      	movs	r2, #0
 80004ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004b2:	480e      	ldr	r0, [pc, #56]	; (80004ec <setEnablePin+0x94>)
 80004b4:	f001 fa7b 	bl	80019ae <HAL_GPIO_WritePin>
 80004b8:	e014      	b.n	80004e4 <setEnablePin+0x8c>
        case 1: HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET); break;
 80004ba:	2200      	movs	r2, #0
 80004bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004c0:	480a      	ldr	r0, [pc, #40]	; (80004ec <setEnablePin+0x94>)
 80004c2:	f001 fa74 	bl	80019ae <HAL_GPIO_WritePin>
 80004c6:	e00d      	b.n	80004e4 <setEnablePin+0x8c>
        case 2: HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET); break;
 80004c8:	2200      	movs	r2, #0
 80004ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004ce:	4807      	ldr	r0, [pc, #28]	; (80004ec <setEnablePin+0x94>)
 80004d0:	f001 fa6d 	bl	80019ae <HAL_GPIO_WritePin>
 80004d4:	e006      	b.n	80004e4 <setEnablePin+0x8c>
        case 3: HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET); break;
 80004d6:	2200      	movs	r2, #0
 80004d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004dc:	4803      	ldr	r0, [pc, #12]	; (80004ec <setEnablePin+0x94>)
 80004de:	f001 fa66 	bl	80019ae <HAL_GPIO_WritePin>
 80004e2:	bf00      	nop
    }
}
 80004e4:	bf00      	nop
 80004e6:	3708      	adds	r7, #8
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40010800 	.word	0x40010800

080004f0 <update7SEG_Scan>:

void update7SEG_Scan() {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004fc:	4819      	ldr	r0, [pc, #100]	; (8000564 <update7SEG_Scan+0x74>)
 80004fe:	f001 fa56 	bl	80019ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000508:	4816      	ldr	r0, [pc, #88]	; (8000564 <update7SEG_Scan+0x74>)
 800050a:	f001 fa50 	bl	80019ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000514:	4813      	ldr	r0, [pc, #76]	; (8000564 <update7SEG_Scan+0x74>)
 8000516:	f001 fa4a 	bl	80019ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800051a:	2201      	movs	r2, #1
 800051c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000520:	4810      	ldr	r0, [pc, #64]	; (8000564 <update7SEG_Scan+0x74>)
 8000522:	f001 fa44 	bl	80019ae <HAL_GPIO_WritePin>

    int digit_to_display = led_buffer[seven_seg_index];
 8000526:	4b10      	ldr	r3, [pc, #64]	; (8000568 <update7SEG_Scan+0x78>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a10      	ldr	r2, [pc, #64]	; (800056c <update7SEG_Scan+0x7c>)
 800052c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000530:	607b      	str	r3, [r7, #4]

    display7SEG(digit_to_display);
 8000532:	6878      	ldr	r0, [r7, #4]
 8000534:	f7ff fe0a 	bl	800014c <display7SEG>
    setEnablePin(seven_seg_index);
 8000538:	4b0b      	ldr	r3, [pc, #44]	; (8000568 <update7SEG_Scan+0x78>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4618      	mov	r0, r3
 800053e:	f7ff ff8b 	bl	8000458 <setEnablePin>

    seven_seg_index++;
 8000542:	4b09      	ldr	r3, [pc, #36]	; (8000568 <update7SEG_Scan+0x78>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	3301      	adds	r3, #1
 8000548:	4a07      	ldr	r2, [pc, #28]	; (8000568 <update7SEG_Scan+0x78>)
 800054a:	6013      	str	r3, [r2, #0]
    if (seven_seg_index >= 4) {
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <update7SEG_Scan+0x78>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b03      	cmp	r3, #3
 8000552:	dd02      	ble.n	800055a <update7SEG_Scan+0x6a>
        seven_seg_index = 0;
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <update7SEG_Scan+0x78>)
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
    }
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40010800 	.word	0x40010800
 8000568:	20000058 	.word	0x20000058
 800056c:	20000048 	.word	0x20000048

08000570 <set7SEG_Numbers>:

void set7SEG_Numbers(int num1, int num2) {
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
    led_buffer[0] = num1 / 10;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4a18      	ldr	r2, [pc, #96]	; (80005e0 <set7SEG_Numbers+0x70>)
 800057e:	fb82 1203 	smull	r1, r2, r2, r3
 8000582:	1092      	asrs	r2, r2, #2
 8000584:	17db      	asrs	r3, r3, #31
 8000586:	1ad3      	subs	r3, r2, r3
 8000588:	4a16      	ldr	r2, [pc, #88]	; (80005e4 <set7SEG_Numbers+0x74>)
 800058a:	6013      	str	r3, [r2, #0]
    led_buffer[1] = num1 % 10;
 800058c:	6879      	ldr	r1, [r7, #4]
 800058e:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <set7SEG_Numbers+0x70>)
 8000590:	fb83 2301 	smull	r2, r3, r3, r1
 8000594:	109a      	asrs	r2, r3, #2
 8000596:	17cb      	asrs	r3, r1, #31
 8000598:	1ad2      	subs	r2, r2, r3
 800059a:	4613      	mov	r3, r2
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	4413      	add	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	1aca      	subs	r2, r1, r3
 80005a4:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <set7SEG_Numbers+0x74>)
 80005a6:	605a      	str	r2, [r3, #4]
    led_buffer[2] = num2 / 10;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	4a0d      	ldr	r2, [pc, #52]	; (80005e0 <set7SEG_Numbers+0x70>)
 80005ac:	fb82 1203 	smull	r1, r2, r2, r3
 80005b0:	1092      	asrs	r2, r2, #2
 80005b2:	17db      	asrs	r3, r3, #31
 80005b4:	1ad3      	subs	r3, r2, r3
 80005b6:	4a0b      	ldr	r2, [pc, #44]	; (80005e4 <set7SEG_Numbers+0x74>)
 80005b8:	6093      	str	r3, [r2, #8]
    led_buffer[3] = num2 % 10;
 80005ba:	6839      	ldr	r1, [r7, #0]
 80005bc:	4b08      	ldr	r3, [pc, #32]	; (80005e0 <set7SEG_Numbers+0x70>)
 80005be:	fb83 2301 	smull	r2, r3, r3, r1
 80005c2:	109a      	asrs	r2, r3, #2
 80005c4:	17cb      	asrs	r3, r1, #31
 80005c6:	1ad2      	subs	r2, r2, r3
 80005c8:	4613      	mov	r3, r2
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	4413      	add	r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	1aca      	subs	r2, r1, r3
 80005d2:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <set7SEG_Numbers+0x74>)
 80005d4:	60da      	str	r2, [r3, #12]
}
 80005d6:	bf00      	nop
 80005d8:	370c      	adds	r7, #12
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr
 80005e0:	66666667 	.word	0x66666667
 80005e4:	20000048 	.word	0x20000048

080005e8 <update_7SEG_AutoMode>:

void update_7SEG_AutoMode() {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
    int time1 = getTimerValue_sec(0);
 80005ee:	2000      	movs	r0, #0
 80005f0:	f000 fdfa 	bl	80011e8 <getTimerValue_sec>
 80005f4:	6078      	str	r0, [r7, #4]
    int time2 = getTimerValue_sec(3);
 80005f6:	2003      	movs	r0, #3
 80005f8:	f000 fdf6 	bl	80011e8 <getTimerValue_sec>
 80005fc:	6038      	str	r0, [r7, #0]

    set7SEG_Numbers(time1, time2);
 80005fe:	6839      	ldr	r1, [r7, #0]
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f7ff ffb5 	bl	8000570 <set7SEG_Numbers>
}
 8000606:	bf00      	nop
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
	...

08000610 <button_init>:

static int timer_for_long_press_counter[NO_OF_BUTTONS];
static int button_is_pressed_flag[NO_OF_BUTTONS];
static int button_is_long_pressed_flag[NO_OF_BUTTONS];

void button_init() {
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000616:	2300      	movs	r3, #0
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	e025      	b.n	8000668 <button_init+0x58>
        keyReg0[i] = NORMAL_STATE;
 800061c:	4a17      	ldr	r2, [pc, #92]	; (800067c <button_init+0x6c>)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2101      	movs	r1, #1
 8000622:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        keyReg1[i] = NORMAL_STATE;
 8000626:	4a16      	ldr	r2, [pc, #88]	; (8000680 <button_init+0x70>)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2101      	movs	r1, #1
 800062c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        keyReg2[i] = NORMAL_STATE;
 8000630:	4a14      	ldr	r2, [pc, #80]	; (8000684 <button_init+0x74>)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2101      	movs	r1, #1
 8000636:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        keyReg3[i] = NORMAL_STATE;
 800063a:	4a13      	ldr	r2, [pc, #76]	; (8000688 <button_init+0x78>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	2101      	movs	r1, #1
 8000640:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        timer_for_long_press_counter[i] = DURATION_FOR_LONG_PRESS;
 8000644:	4a11      	ldr	r2, [pc, #68]	; (800068c <button_init+0x7c>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	21c8      	movs	r1, #200	; 0xc8
 800064a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_is_pressed_flag[i] = 0;
 800064e:	4a10      	ldr	r2, [pc, #64]	; (8000690 <button_init+0x80>)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2100      	movs	r1, #0
 8000654:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_is_long_pressed_flag[i] = 0;
 8000658:	4a0e      	ldr	r2, [pc, #56]	; (8000694 <button_init+0x84>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2100      	movs	r1, #0
 800065e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	3301      	adds	r3, #1
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b02      	cmp	r3, #2
 800066c:	ddd6      	ble.n	800061c <button_init+0xc>
    }
}
 800066e:	bf00      	nop
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	bc80      	pop	{r7}
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	2000005c 	.word	0x2000005c
 8000680:	20000068 	.word	0x20000068
 8000684:	20000074 	.word	0x20000074
 8000688:	20000080 	.word	0x20000080
 800068c:	2000008c 	.word	0x2000008c
 8000690:	20000098 	.word	0x20000098
 8000694:	200000a4 	.word	0x200000a4

08000698 <button_reading>:

void button_reading(void) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800069e:	2300      	movs	r3, #0
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	e099      	b.n	80007d8 <button_reading+0x140>
        keyReg0[i] = keyReg1[i];
 80006a4:	4a51      	ldr	r2, [pc, #324]	; (80007ec <button_reading+0x154>)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006ac:	4950      	ldr	r1, [pc, #320]	; (80007f0 <button_reading+0x158>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        keyReg1[i] = keyReg2[i];
 80006b4:	4a4f      	ldr	r2, [pc, #316]	; (80007f4 <button_reading+0x15c>)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006bc:	494b      	ldr	r1, [pc, #300]	; (80007ec <button_reading+0x154>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        //read button
        switch (i) {
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d020      	beq.n	800070c <button_reading+0x74>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b02      	cmp	r3, #2
 80006ce:	dc29      	bgt.n	8000724 <button_reading+0x8c>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d003      	beq.n	80006de <button_reading+0x46>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d00b      	beq.n	80006f4 <button_reading+0x5c>
                break;
            case 2:
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
                break;
            default:
                break;
 80006dc:	e022      	b.n	8000724 <button_reading+0x8c>
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80006de:	2180      	movs	r1, #128	; 0x80
 80006e0:	4845      	ldr	r0, [pc, #276]	; (80007f8 <button_reading+0x160>)
 80006e2:	f001 f94d 	bl	8001980 <HAL_GPIO_ReadPin>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4619      	mov	r1, r3
 80006ea:	4a42      	ldr	r2, [pc, #264]	; (80007f4 <button_reading+0x15c>)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 80006f2:	e018      	b.n	8000726 <button_reading+0x8e>
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80006f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f8:	483f      	ldr	r0, [pc, #252]	; (80007f8 <button_reading+0x160>)
 80006fa:	f001 f941 	bl	8001980 <HAL_GPIO_ReadPin>
 80006fe:	4603      	mov	r3, r0
 8000700:	4619      	mov	r1, r3
 8000702:	4a3c      	ldr	r2, [pc, #240]	; (80007f4 <button_reading+0x15c>)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 800070a:	e00c      	b.n	8000726 <button_reading+0x8e>
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 800070c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000710:	4839      	ldr	r0, [pc, #228]	; (80007f8 <button_reading+0x160>)
 8000712:	f001 f935 	bl	8001980 <HAL_GPIO_ReadPin>
 8000716:	4603      	mov	r3, r0
 8000718:	4619      	mov	r1, r3
 800071a:	4a36      	ldr	r2, [pc, #216]	; (80007f4 <button_reading+0x15c>)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 8000722:	e000      	b.n	8000726 <button_reading+0x8e>
                break;
 8000724:	bf00      	nop
        }

        //after debouncing
        if ((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i])) {
 8000726:	4a32      	ldr	r2, [pc, #200]	; (80007f0 <button_reading+0x158>)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800072e:	492f      	ldr	r1, [pc, #188]	; (80007ec <button_reading+0x154>)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000736:	429a      	cmp	r2, r3
 8000738:	d14b      	bne.n	80007d2 <button_reading+0x13a>
 800073a:	4a2c      	ldr	r2, [pc, #176]	; (80007ec <button_reading+0x154>)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000742:	492c      	ldr	r1, [pc, #176]	; (80007f4 <button_reading+0x15c>)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800074a:	429a      	cmp	r2, r3
 800074c:	d141      	bne.n	80007d2 <button_reading+0x13a>

        	//nhan tha
            if (keyReg3[i] != keyReg2[i]) {
 800074e:	4a2b      	ldr	r2, [pc, #172]	; (80007fc <button_reading+0x164>)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000756:	4927      	ldr	r1, [pc, #156]	; (80007f4 <button_reading+0x15c>)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800075e:	429a      	cmp	r2, r3
 8000760:	d018      	beq.n	8000794 <button_reading+0xfc>
                keyReg3[i] = keyReg2[i];
 8000762:	4a24      	ldr	r2, [pc, #144]	; (80007f4 <button_reading+0x15c>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800076a:	4924      	ldr	r1, [pc, #144]	; (80007fc <button_reading+0x164>)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (keyReg2[i] == PRESSED_STATE) {
 8000772:	4a20      	ldr	r2, [pc, #128]	; (80007f4 <button_reading+0x15c>)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d129      	bne.n	80007d2 <button_reading+0x13a>
                    button_is_pressed_flag[i] = 1;
 800077e:	4a20      	ldr	r2, [pc, #128]	; (8000800 <button_reading+0x168>)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2101      	movs	r1, #1
 8000784:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                    //reset counter
                    timer_for_long_press_counter[i] = DURATION_FOR_LONG_PRESS;
 8000788:	4a1e      	ldr	r2, [pc, #120]	; (8000804 <button_reading+0x16c>)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	21c8      	movs	r1, #200	; 0xc8
 800078e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000792:	e01e      	b.n	80007d2 <button_reading+0x13a>
                }
            }
            //nhan de
            else {
                if (keyReg3[i] == PRESSED_STATE) {
 8000794:	4a19      	ldr	r2, [pc, #100]	; (80007fc <button_reading+0x164>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d118      	bne.n	80007d2 <button_reading+0x13a>
                    timer_for_long_press_counter[i]--;
 80007a0:	4a18      	ldr	r2, [pc, #96]	; (8000804 <button_reading+0x16c>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007a8:	1e5a      	subs	r2, r3, #1
 80007aa:	4916      	ldr	r1, [pc, #88]	; (8000804 <button_reading+0x16c>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    if (timer_for_long_press_counter[i] <= 0) {
 80007b2:	4a14      	ldr	r2, [pc, #80]	; (8000804 <button_reading+0x16c>)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	dc09      	bgt.n	80007d2 <button_reading+0x13a>
                        button_is_long_pressed_flag[i] = 1;
 80007be:	4a12      	ldr	r2, [pc, #72]	; (8000808 <button_reading+0x170>)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2101      	movs	r1, #1
 80007c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        //reset counter
                        timer_for_long_press_counter[i] = DURATION_FOR_LONG_PRESS;
 80007c8:	4a0e      	ldr	r2, [pc, #56]	; (8000804 <button_reading+0x16c>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	21c8      	movs	r1, #200	; 0xc8
 80007ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3301      	adds	r3, #1
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b02      	cmp	r3, #2
 80007dc:	f77f af62 	ble.w	80006a4 <button_reading+0xc>
                    }
                }
            }
        }
    }
}
 80007e0:	bf00      	nop
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	20000068 	.word	0x20000068
 80007f0:	2000005c 	.word	0x2000005c
 80007f4:	20000074 	.word	0x20000074
 80007f8:	40010c00 	.word	0x40010c00
 80007fc:	20000080 	.word	0x20000080
 8000800:	20000098 	.word	0x20000098
 8000804:	2000008c 	.word	0x2000008c
 8000808:	200000a4 	.word	0x200000a4

0800080c <isButtonPressed>:

int isButtonPressed(int index) {
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
    if (index >= NO_OF_BUTTONS)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2b02      	cmp	r3, #2
 8000818:	dd01      	ble.n	800081e <isButtonPressed+0x12>
    	return 0;
 800081a:	2300      	movs	r3, #0
 800081c:	e00d      	b.n	800083a <isButtonPressed+0x2e>

    if (button_is_pressed_flag[index] == 1) {
 800081e:	4a09      	ldr	r2, [pc, #36]	; (8000844 <isButtonPressed+0x38>)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d106      	bne.n	8000838 <isButtonPressed+0x2c>
        button_is_pressed_flag[index] = 0;
 800082a:	4a06      	ldr	r2, [pc, #24]	; (8000844 <isButtonPressed+0x38>)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2100      	movs	r1, #0
 8000830:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        return 1;
 8000834:	2301      	movs	r3, #1
 8000836:	e000      	b.n	800083a <isButtonPressed+0x2e>
    }

    return 0;
 8000838:	2300      	movs	r3, #0
}
 800083a:	4618      	mov	r0, r3
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr
 8000844:	20000098 	.word	0x20000098

08000848 <isButtonLongPressed>:

int isButtonLongPressed(int index) {
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    if (index >= NO_OF_BUTTONS)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b02      	cmp	r3, #2
 8000854:	dd01      	ble.n	800085a <isButtonLongPressed+0x12>
    	return 0;
 8000856:	2300      	movs	r3, #0
 8000858:	e00d      	b.n	8000876 <isButtonLongPressed+0x2e>

    if (button_is_long_pressed_flag[index] == 1) {
 800085a:	4a09      	ldr	r2, [pc, #36]	; (8000880 <isButtonLongPressed+0x38>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d106      	bne.n	8000874 <isButtonLongPressed+0x2c>
        button_is_long_pressed_flag[index] = 0;
 8000866:	4a06      	ldr	r2, [pc, #24]	; (8000880 <isButtonLongPressed+0x38>)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2100      	movs	r1, #0
 800086c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        return 1;
 8000870:	2301      	movs	r3, #1
 8000872:	e000      	b.n	8000876 <isButtonLongPressed+0x2e>
    }

    return 0;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr
 8000880:	200000a4 	.word	0x200000a4

08000884 <fsm_automatic_run>:
#include "fsm_automatic.h"

#define TIMER_ROAD_1 0
#define TIMER_ROAD_2 3

void fsm_automatic_run() {
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
    switch (traffic_status) {
 8000888:	4b46      	ldr	r3, [pc, #280]	; (80009a4 <fsm_automatic_run+0x120>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	3b01      	subs	r3, #1
 800088e:	2b04      	cmp	r3, #4
 8000890:	d87a      	bhi.n	8000988 <fsm_automatic_run+0x104>
 8000892:	a201      	add	r2, pc, #4	; (adr r2, 8000898 <fsm_automatic_run+0x14>)
 8000894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000898:	080008ad 	.word	0x080008ad
 800089c:	080008e9 	.word	0x080008e9
 80008a0:	08000911 	.word	0x08000911
 80008a4:	08000951 	.word	0x08000951
 80008a8:	08000979 	.word	0x08000979
    case INIT:
        //tat het den
        resetAll();
 80008ac:	f000 fafe 	bl	8000eac <resetAll>

        //phase 1: xanh 1 + do 2
        setGreen_1();
 80008b0:	f000 fa88 	bl	8000dc4 <setGreen_1>
        setRed_2();
 80008b4:	f000 fab2 	bl	8000e1c <setRed_2>

        //set 2 timer doc lap
        setTimer(TIMER_ROAD_1, T_GREEN_Config * 1000);
 80008b8:	4b3b      	ldr	r3, [pc, #236]	; (80009a8 <fsm_automatic_run+0x124>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008c0:	fb02 f303 	mul.w	r3, r2, r3
 80008c4:	4619      	mov	r1, r3
 80008c6:	2000      	movs	r0, #0
 80008c8:	f000 fc40 	bl	800114c <setTimer>
        setTimer(TIMER_ROAD_2, T_RED_Config * 1000);
 80008cc:	4b37      	ldr	r3, [pc, #220]	; (80009ac <fsm_automatic_run+0x128>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008d4:	fb02 f303 	mul.w	r3, r2, r3
 80008d8:	4619      	mov	r1, r3
 80008da:	2003      	movs	r0, #3
 80008dc:	f000 fc36 	bl	800114c <setTimer>

        traffic_status = R1_GREEN_R2_RED;
 80008e0:	4b30      	ldr	r3, [pc, #192]	; (80009a4 <fsm_automatic_run+0x120>)
 80008e2:	2202      	movs	r2, #2
 80008e4:	601a      	str	r2, [r3, #0]

        break;
 80008e6:	e05a      	b.n	800099e <fsm_automatic_run+0x11a>
    case R1_GREEN_R2_RED:
        //cho timer
        if (timer_flag[TIMER_ROAD_1] == 1) {
 80008e8:	4b31      	ldr	r3, [pc, #196]	; (80009b0 <fsm_automatic_run+0x12c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d14f      	bne.n	8000990 <fsm_automatic_run+0x10c>

        	//phase 2: vang 1 + do 2
            setYellow_1();
 80008f0:	f000 fa7e 	bl	8000df0 <setYellow_1>
            setTimer(TIMER_ROAD_1, T_YELLOW_Config * 1000);
 80008f4:	4b2f      	ldr	r3, [pc, #188]	; (80009b4 <fsm_automatic_run+0x130>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008fc:	fb02 f303 	mul.w	r3, r2, r3
 8000900:	4619      	mov	r1, r3
 8000902:	2000      	movs	r0, #0
 8000904:	f000 fc22 	bl	800114c <setTimer>

            traffic_status = R1_YELLOW_R2_RED;
 8000908:	4b26      	ldr	r3, [pc, #152]	; (80009a4 <fsm_automatic_run+0x120>)
 800090a:	2203      	movs	r2, #3
 800090c:	601a      	str	r2, [r3, #0]
        }

        break;
 800090e:	e03f      	b.n	8000990 <fsm_automatic_run+0x10c>
    case R1_YELLOW_R2_RED:
        //cho timer
        if (timer_flag[TIMER_ROAD_1] == 1) {
 8000910:	4b27      	ldr	r3, [pc, #156]	; (80009b0 <fsm_automatic_run+0x12c>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d13d      	bne.n	8000994 <fsm_automatic_run+0x110>

        	//phase 3: do 1 + xanh 2
            setRed_1();
 8000918:	f000 fa3e 	bl	8000d98 <setRed_1>
            setGreen_2();
 800091c:	f000 fa96 	bl	8000e4c <setGreen_2>

            setTimer(TIMER_ROAD_1, T_RED_Config * 1000);
 8000920:	4b22      	ldr	r3, [pc, #136]	; (80009ac <fsm_automatic_run+0x128>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000928:	fb02 f303 	mul.w	r3, r2, r3
 800092c:	4619      	mov	r1, r3
 800092e:	2000      	movs	r0, #0
 8000930:	f000 fc0c 	bl	800114c <setTimer>
            setTimer(TIMER_ROAD_2, T_GREEN_Config * 1000);
 8000934:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <fsm_automatic_run+0x124>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800093c:	fb02 f303 	mul.w	r3, r2, r3
 8000940:	4619      	mov	r1, r3
 8000942:	2003      	movs	r0, #3
 8000944:	f000 fc02 	bl	800114c <setTimer>

            traffic_status = R1_RED_R2_GREEN;
 8000948:	4b16      	ldr	r3, [pc, #88]	; (80009a4 <fsm_automatic_run+0x120>)
 800094a:	2204      	movs	r2, #4
 800094c:	601a      	str	r2, [r3, #0]
        }
        break;
 800094e:	e021      	b.n	8000994 <fsm_automatic_run+0x110>

    case R1_RED_R2_GREEN:
        //cho timer
        if (timer_flag[TIMER_ROAD_2] == 1) {
 8000950:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <fsm_automatic_run+0x12c>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d11f      	bne.n	8000998 <fsm_automatic_run+0x114>

        	//phase 4: do 1 + vang 2
            setYellow_2();
 8000958:	f000 fa90 	bl	8000e7c <setYellow_2>

            setTimer(TIMER_ROAD_2, T_YELLOW_Config * 1000);
 800095c:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <fsm_automatic_run+0x130>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000964:	fb02 f303 	mul.w	r3, r2, r3
 8000968:	4619      	mov	r1, r3
 800096a:	2003      	movs	r0, #3
 800096c:	f000 fbee 	bl	800114c <setTimer>

            traffic_status = R1_RED_R2_YELLOW;
 8000970:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <fsm_automatic_run+0x120>)
 8000972:	2205      	movs	r2, #5
 8000974:	601a      	str	r2, [r3, #0]
        }

        break;
 8000976:	e00f      	b.n	8000998 <fsm_automatic_run+0x114>
    case R1_RED_R2_YELLOW:
        //cho timer
        if (timer_flag[TIMER_ROAD_2] == 1) {
 8000978:	4b0d      	ldr	r3, [pc, #52]	; (80009b0 <fsm_automatic_run+0x12c>)
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d10d      	bne.n	800099c <fsm_automatic_run+0x118>

        	//quay ve phase 1
            traffic_status = INIT;
 8000980:	4b08      	ldr	r3, [pc, #32]	; (80009a4 <fsm_automatic_run+0x120>)
 8000982:	2201      	movs	r2, #1
 8000984:	601a      	str	r2, [r3, #0]
        }

        break;
 8000986:	e009      	b.n	800099c <fsm_automatic_run+0x118>
    default:
        traffic_status = INIT;
 8000988:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <fsm_automatic_run+0x120>)
 800098a:	2201      	movs	r2, #1
 800098c:	601a      	str	r2, [r3, #0]
        break;
 800098e:	e006      	b.n	800099e <fsm_automatic_run+0x11a>
        break;
 8000990:	bf00      	nop
 8000992:	e004      	b.n	800099e <fsm_automatic_run+0x11a>
        break;
 8000994:	bf00      	nop
 8000996:	e002      	b.n	800099e <fsm_automatic_run+0x11a>
        break;
 8000998:	bf00      	nop
 800099a:	e000      	b.n	800099e <fsm_automatic_run+0x11a>
        break;
 800099c:	bf00      	nop
    }
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	20000010 	.word	0x20000010
 80009a8:	2000001c 	.word	0x2000001c
 80009ac:	20000014 	.word	0x20000014
 80009b0:	20000110 	.word	0x20000110
 80009b4:	20000018 	.word	0x20000018

080009b8 <fsm_mode_run>:

int temp_value_red = 1;
int temp_value_green = 1;
int temp_value_yellow = 1;

void fsm_mode_run() {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
    switch (mode_status) {
 80009bc:	4b99      	ldr	r3, [pc, #612]	; (8000c24 <fsm_mode_run+0x26c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	3b0a      	subs	r3, #10
 80009c2:	2b05      	cmp	r3, #5
 80009c4:	f200 81c1 	bhi.w	8000d4a <fsm_mode_run+0x392>
 80009c8:	a201      	add	r2, pc, #4	; (adr r2, 80009d0 <fsm_mode_run+0x18>)
 80009ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ce:	bf00      	nop
 80009d0:	080009e9 	.word	0x080009e9
 80009d4:	08000d4b 	.word	0x08000d4b
 80009d8:	08000a35 	.word	0x08000a35
 80009dc:	08000c4d 	.word	0x08000c4d
 80009e0:	08000b29 	.word	0x08000b29
 80009e4:	08000d2d 	.word	0x08000d2d
        case NORMAL:
        	//1. chay auto
            fsm_automatic_run();
 80009e8:	f7ff ff4c 	bl	8000884 <fsm_automatic_run>

            //2. hien thi thoi gian 2 truc duong
            update_7SEG_AutoMode();
 80009ec:	f7ff fdfc 	bl	80005e8 <update_7SEG_AutoMode>

            //3. chuyen mode (button1)
            if (isButtonPressed(0) == 1) {
 80009f0:	2000      	movs	r0, #0
 80009f2:	f7ff ff0b 	bl	800080c <isButtonPressed>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	f040 81ad 	bne.w	8000d58 <fsm_mode_run+0x3a0>
                mode_status = MAN_RED;
 80009fe:	4b89      	ldr	r3, [pc, #548]	; (8000c24 <fsm_mode_run+0x26c>)
 8000a00:	220c      	movs	r2, #12
 8000a02:	601a      	str	r2, [r3, #0]

                //init
                temp_value_red = T_RED_Config;
 8000a04:	4b88      	ldr	r3, [pc, #544]	; (8000c28 <fsm_mode_run+0x270>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a88      	ldr	r2, [pc, #544]	; (8000c2c <fsm_mode_run+0x274>)
 8000a0a:	6013      	str	r3, [r2, #0]
                temp_value_green = T_GREEN_Config;
 8000a0c:	4b88      	ldr	r3, [pc, #544]	; (8000c30 <fsm_mode_run+0x278>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a88      	ldr	r2, [pc, #544]	; (8000c34 <fsm_mode_run+0x27c>)
 8000a12:	6013      	str	r3, [r2, #0]
                temp_value_yellow = T_YELLOW_Config;
 8000a14:	4b88      	ldr	r3, [pc, #544]	; (8000c38 <fsm_mode_run+0x280>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a88      	ldr	r2, [pc, #544]	; (8000c3c <fsm_mode_run+0x284>)
 8000a1a:	6013      	str	r3, [r2, #0]

                setTimer(2, 10000); 		//set time out
 8000a1c:	f242 7110 	movw	r1, #10000	; 0x2710
 8000a20:	2002      	movs	r0, #2
 8000a22:	f000 fb93 	bl	800114c <setTimer>
                setTimer(1, 250);			//set blink led
 8000a26:	21fa      	movs	r1, #250	; 0xfa
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f000 fb8f 	bl	800114c <setTimer>

                resetAll();
 8000a2e:	f000 fa3d 	bl	8000eac <resetAll>
            }

            break;
 8000a32:	e191      	b.n	8000d58 <fsm_mode_run+0x3a0>
        case MAN_RED:
        	//1. blink led
            if (timer_flag[1] == 1) {
 8000a34:	4b82      	ldr	r3, [pc, #520]	; (8000c40 <fsm_mode_run+0x288>)
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d107      	bne.n	8000a4c <fsm_mode_run+0x94>
                HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8000a3c:	2140      	movs	r1, #64	; 0x40
 8000a3e:	4881      	ldr	r0, [pc, #516]	; (8000c44 <fsm_mode_run+0x28c>)
 8000a40:	f000 ffcd 	bl	80019de <HAL_GPIO_TogglePin>

                setTimer(1, 250);
 8000a44:	21fa      	movs	r1, #250	; 0xfa
 8000a46:	2001      	movs	r0, #1
 8000a48:	f000 fb80 	bl	800114c <setTimer>
            }

            //2. hien thi mode va temp value
            set7SEG_Numbers(2, temp_value_red);
 8000a4c:	4b77      	ldr	r3, [pc, #476]	; (8000c2c <fsm_mode_run+0x274>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4619      	mov	r1, r3
 8000a52:	2002      	movs	r0, #2
 8000a54:	f7ff fd8c 	bl	8000570 <set7SEG_Numbers>

            //3. chuyen mode (button1)
            if (isButtonPressed(0) == 1) {
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f7ff fed7 	bl	800080c <isButtonPressed>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d111      	bne.n	8000a88 <fsm_mode_run+0xd0>
                mode_status = MAN_GREEN;
 8000a64:	4b6f      	ldr	r3, [pc, #444]	; (8000c24 <fsm_mode_run+0x26c>)
 8000a66:	220e      	movs	r2, #14
 8000a68:	601a      	str	r2, [r3, #0]

                //init
                temp_value_green = T_GREEN_Config;
 8000a6a:	4b71      	ldr	r3, [pc, #452]	; (8000c30 <fsm_mode_run+0x278>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a71      	ldr	r2, [pc, #452]	; (8000c34 <fsm_mode_run+0x27c>)
 8000a70:	6013      	str	r3, [r2, #0]
                setTimer(2, 10000);			//set time out
 8000a72:	f242 7110 	movw	r1, #10000	; 0x2710
 8000a76:	2002      	movs	r0, #2
 8000a78:	f000 fb68 	bl	800114c <setTimer>
                setTimer(1, 250); 			//set blink led
 8000a7c:	21fa      	movs	r1, #250	; 0xfa
 8000a7e:	2001      	movs	r0, #1
 8000a80:	f000 fb64 	bl	800114c <setTimer>

                resetAll();
 8000a84:	f000 fa12 	bl	8000eac <resetAll>
            }

            //4. tang gia tri temp (button2)
            if (isButtonPressed(1) == 1 || isButtonLongPressed(1) == 1) {
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f7ff febf 	bl	800080c <isButtonPressed>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d005      	beq.n	8000aa0 <fsm_mode_run+0xe8>
 8000a94:	2001      	movs	r0, #1
 8000a96:	f7ff fed7 	bl	8000848 <isButtonLongPressed>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d110      	bne.n	8000ac2 <fsm_mode_run+0x10a>
                temp_value_red++;
 8000aa0:	4b62      	ldr	r3, [pc, #392]	; (8000c2c <fsm_mode_run+0x274>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	4a61      	ldr	r2, [pc, #388]	; (8000c2c <fsm_mode_run+0x274>)
 8000aa8:	6013      	str	r3, [r2, #0]

                if (temp_value_red >= 100)
 8000aaa:	4b60      	ldr	r3, [pc, #384]	; (8000c2c <fsm_mode_run+0x274>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2b63      	cmp	r3, #99	; 0x63
 8000ab0:	dd02      	ble.n	8000ab8 <fsm_mode_run+0x100>
                	temp_value_red = 1;
 8000ab2:	4b5e      	ldr	r3, [pc, #376]	; (8000c2c <fsm_mode_run+0x274>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	601a      	str	r2, [r3, #0]

                setTimer(2, 10000); // Reset timeout
 8000ab8:	f242 7110 	movw	r1, #10000	; 0x2710
 8000abc:	2002      	movs	r0, #2
 8000abe:	f000 fb45 	bl	800114c <setTimer>
            }

            //5. set gia tri temp (button3)
            if (isButtonPressed(2) == 1) {
 8000ac2:	2002      	movs	r0, #2
 8000ac4:	f7ff fea2 	bl	800080c <isButtonPressed>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d120      	bne.n	8000b10 <fsm_mode_run+0x158>
            	//hop le
            	if (temp_value_red == temp_value_green + temp_value_yellow) {
 8000ace:	4b59      	ldr	r3, [pc, #356]	; (8000c34 <fsm_mode_run+0x27c>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	4b5a      	ldr	r3, [pc, #360]	; (8000c3c <fsm_mode_run+0x284>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	441a      	add	r2, r3
 8000ad8:	4b54      	ldr	r3, [pc, #336]	; (8000c2c <fsm_mode_run+0x274>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d10f      	bne.n	8000b00 <fsm_mode_run+0x148>
            		T_RED_Config = temp_value_red;
 8000ae0:	4b52      	ldr	r3, [pc, #328]	; (8000c2c <fsm_mode_run+0x274>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a50      	ldr	r2, [pc, #320]	; (8000c28 <fsm_mode_run+0x270>)
 8000ae6:	6013      	str	r3, [r2, #0]
            		T_GREEN_Config = temp_value_green;
 8000ae8:	4b52      	ldr	r3, [pc, #328]	; (8000c34 <fsm_mode_run+0x27c>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a50      	ldr	r2, [pc, #320]	; (8000c30 <fsm_mode_run+0x278>)
 8000aee:	6013      	str	r3, [r2, #0]
            		T_YELLOW_Config = temp_value_yellow;
 8000af0:	4b52      	ldr	r3, [pc, #328]	; (8000c3c <fsm_mode_run+0x284>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a50      	ldr	r2, [pc, #320]	; (8000c38 <fsm_mode_run+0x280>)
 8000af6:	6013      	str	r3, [r2, #0]

            		mode_status = NORMAL; //quay ve auto mode
 8000af8:	4b4a      	ldr	r3, [pc, #296]	; (8000c24 <fsm_mode_run+0x26c>)
 8000afa:	220a      	movs	r2, #10
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	e007      	b.n	8000b10 <fsm_mode_run+0x158>
            	} else {
            	//khong hop le
            		mode_status = MODE_ERROR;
 8000b00:	4b48      	ldr	r3, [pc, #288]	; (8000c24 <fsm_mode_run+0x26c>)
 8000b02:	220f      	movs	r2, #15
 8000b04:	601a      	str	r2, [r3, #0]
            		setTimer(5, 3000);
 8000b06:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000b0a:	2005      	movs	r0, #5
 8000b0c:	f000 fb1e 	bl	800114c <setTimer>
            	}
            }

            //6. time out
            if (timer_flag[2] == 1) {
 8000b10:	4b4b      	ldr	r3, [pc, #300]	; (8000c40 <fsm_mode_run+0x288>)
 8000b12:	689b      	ldr	r3, [r3, #8]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	f040 8121 	bne.w	8000d5c <fsm_mode_run+0x3a4>
                mode_status = NORMAL; //quay ve auto mode
 8000b1a:	4b42      	ldr	r3, [pc, #264]	; (8000c24 <fsm_mode_run+0x26c>)
 8000b1c:	220a      	movs	r2, #10
 8000b1e:	601a      	str	r2, [r3, #0]
                traffic_status = INIT;
 8000b20:	4b49      	ldr	r3, [pc, #292]	; (8000c48 <fsm_mode_run+0x290>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	601a      	str	r2, [r3, #0]
            }

            break;
 8000b26:	e119      	b.n	8000d5c <fsm_mode_run+0x3a4>
        case MAN_GREEN:
        	//1. blink led
        	if (timer_flag[1] == 1) {
 8000b28:	4b45      	ldr	r3, [pc, #276]	; (8000c40 <fsm_mode_run+0x288>)
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d108      	bne.n	8000b42 <fsm_mode_run+0x18a>
        		HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8000b30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b34:	4843      	ldr	r0, [pc, #268]	; (8000c44 <fsm_mode_run+0x28c>)
 8000b36:	f000 ff52 	bl	80019de <HAL_GPIO_TogglePin>

        		setTimer(1, 250);
 8000b3a:	21fa      	movs	r1, #250	; 0xfa
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f000 fb05 	bl	800114c <setTimer>
        	}

        	//2. hien thi mode va temp value
        	set7SEG_Numbers(3, temp_value_green);
 8000b42:	4b3c      	ldr	r3, [pc, #240]	; (8000c34 <fsm_mode_run+0x27c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	2003      	movs	r0, #3
 8000b4a:	f7ff fd11 	bl	8000570 <set7SEG_Numbers>

        	//3. chuyen mode (button1)
        	if (isButtonPressed(0) == 1) {
 8000b4e:	2000      	movs	r0, #0
 8000b50:	f7ff fe5c 	bl	800080c <isButtonPressed>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d111      	bne.n	8000b7e <fsm_mode_run+0x1c6>
        		mode_status = MAN_YELLOW;
 8000b5a:	4b32      	ldr	r3, [pc, #200]	; (8000c24 <fsm_mode_run+0x26c>)
 8000b5c:	220d      	movs	r2, #13
 8000b5e:	601a      	str	r2, [r3, #0]

        		//init
        		temp_value_yellow = T_YELLOW_Config;
 8000b60:	4b35      	ldr	r3, [pc, #212]	; (8000c38 <fsm_mode_run+0x280>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a35      	ldr	r2, [pc, #212]	; (8000c3c <fsm_mode_run+0x284>)
 8000b66:	6013      	str	r3, [r2, #0]
        		setTimer(2, 10000);
 8000b68:	f242 7110 	movw	r1, #10000	; 0x2710
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f000 faed 	bl	800114c <setTimer>
        		setTimer(1, 250);
 8000b72:	21fa      	movs	r1, #250	; 0xfa
 8000b74:	2001      	movs	r0, #1
 8000b76:	f000 fae9 	bl	800114c <setTimer>

        		resetAll();
 8000b7a:	f000 f997 	bl	8000eac <resetAll>
        	}

        	//4. tang gia tri temp (button2)
        	if (isButtonPressed(1) == 1 || isButtonLongPressed(1) == 1) {
 8000b7e:	2001      	movs	r0, #1
 8000b80:	f7ff fe44 	bl	800080c <isButtonPressed>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d005      	beq.n	8000b96 <fsm_mode_run+0x1de>
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	f7ff fe5c 	bl	8000848 <isButtonLongPressed>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d110      	bne.n	8000bb8 <fsm_mode_run+0x200>
        		temp_value_green++;
 8000b96:	4b27      	ldr	r3, [pc, #156]	; (8000c34 <fsm_mode_run+0x27c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	4a25      	ldr	r2, [pc, #148]	; (8000c34 <fsm_mode_run+0x27c>)
 8000b9e:	6013      	str	r3, [r2, #0]

        		if (temp_value_green >= 100)
 8000ba0:	4b24      	ldr	r3, [pc, #144]	; (8000c34 <fsm_mode_run+0x27c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b63      	cmp	r3, #99	; 0x63
 8000ba6:	dd02      	ble.n	8000bae <fsm_mode_run+0x1f6>
        			temp_value_green = 1;
 8000ba8:	4b22      	ldr	r3, [pc, #136]	; (8000c34 <fsm_mode_run+0x27c>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]

        		setTimer(2, 10000); // Reset timeout
 8000bae:	f242 7110 	movw	r1, #10000	; 0x2710
 8000bb2:	2002      	movs	r0, #2
 8000bb4:	f000 faca 	bl	800114c <setTimer>
        	}

        	//5. set gia tri temp (button3)
        	if (isButtonPressed(2) == 1) {
 8000bb8:	2002      	movs	r0, #2
 8000bba:	f7ff fe27 	bl	800080c <isButtonPressed>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d123      	bne.n	8000c0c <fsm_mode_run+0x254>
        		//hop le
        		if (temp_value_red == temp_value_green + temp_value_yellow) {
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	; (8000c34 <fsm_mode_run+0x27c>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b1c      	ldr	r3, [pc, #112]	; (8000c3c <fsm_mode_run+0x284>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	441a      	add	r2, r3
 8000bce:	4b17      	ldr	r3, [pc, #92]	; (8000c2c <fsm_mode_run+0x274>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d112      	bne.n	8000bfc <fsm_mode_run+0x244>
        			T_RED_Config = temp_value_red;
 8000bd6:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <fsm_mode_run+0x274>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a13      	ldr	r2, [pc, #76]	; (8000c28 <fsm_mode_run+0x270>)
 8000bdc:	6013      	str	r3, [r2, #0]
        			T_GREEN_Config = temp_value_green;
 8000bde:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <fsm_mode_run+0x27c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a13      	ldr	r2, [pc, #76]	; (8000c30 <fsm_mode_run+0x278>)
 8000be4:	6013      	str	r3, [r2, #0]
        			T_YELLOW_Config = temp_value_yellow;
 8000be6:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <fsm_mode_run+0x284>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a13      	ldr	r2, [pc, #76]	; (8000c38 <fsm_mode_run+0x280>)
 8000bec:	6013      	str	r3, [r2, #0]

        			mode_status = NORMAL; //quay ve auto mode
 8000bee:	4b0d      	ldr	r3, [pc, #52]	; (8000c24 <fsm_mode_run+0x26c>)
 8000bf0:	220a      	movs	r2, #10
 8000bf2:	601a      	str	r2, [r3, #0]
        			traffic_status = INIT;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <fsm_mode_run+0x290>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	e007      	b.n	8000c0c <fsm_mode_run+0x254>
        		} else {
        			//khong hop le
        			mode_status = MODE_ERROR;
 8000bfc:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <fsm_mode_run+0x26c>)
 8000bfe:	220f      	movs	r2, #15
 8000c00:	601a      	str	r2, [r3, #0]
        			setTimer(5, 3000);
 8000c02:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000c06:	2005      	movs	r0, #5
 8000c08:	f000 faa0 	bl	800114c <setTimer>
        		}
        	}

        	//6. time out
        	if (timer_flag[2] == 1) {
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <fsm_mode_run+0x288>)
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	f040 80a5 	bne.w	8000d60 <fsm_mode_run+0x3a8>
        		mode_status = NORMAL; //quay ve auto mode
 8000c16:	4b03      	ldr	r3, [pc, #12]	; (8000c24 <fsm_mode_run+0x26c>)
 8000c18:	220a      	movs	r2, #10
 8000c1a:	601a      	str	r2, [r3, #0]
        		traffic_status = INIT;
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <fsm_mode_run+0x290>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	601a      	str	r2, [r3, #0]
        	}

            break;
 8000c22:	e09d      	b.n	8000d60 <fsm_mode_run+0x3a8>
 8000c24:	2000000c 	.word	0x2000000c
 8000c28:	20000014 	.word	0x20000014
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	2000001c 	.word	0x2000001c
 8000c34:	20000004 	.word	0x20000004
 8000c38:	20000018 	.word	0x20000018
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20000110 	.word	0x20000110
 8000c44:	40010800 	.word	0x40010800
 8000c48:	20000010 	.word	0x20000010

        case MAN_YELLOW:
        	//1. blink led
        	if (timer_flag[1] == 1) {
 8000c4c:	4b48      	ldr	r3, [pc, #288]	; (8000d70 <fsm_mode_run+0x3b8>)
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d107      	bne.n	8000c64 <fsm_mode_run+0x2ac>
        		HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8000c54:	2180      	movs	r1, #128	; 0x80
 8000c56:	4847      	ldr	r0, [pc, #284]	; (8000d74 <fsm_mode_run+0x3bc>)
 8000c58:	f000 fec1 	bl	80019de <HAL_GPIO_TogglePin>

        		setTimer(1, 250);
 8000c5c:	21fa      	movs	r1, #250	; 0xfa
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f000 fa74 	bl	800114c <setTimer>
        	}

        	//2. hien thi mode va temp value
        	set7SEG_Numbers(4, temp_value_yellow);
 8000c64:	4b44      	ldr	r3, [pc, #272]	; (8000d78 <fsm_mode_run+0x3c0>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4619      	mov	r1, r3
 8000c6a:	2004      	movs	r0, #4
 8000c6c:	f7ff fc80 	bl	8000570 <set7SEG_Numbers>

        	//3. chuyen mode (button1)
        	if (isButtonPressed(0) == 1) {
 8000c70:	2000      	movs	r0, #0
 8000c72:	f7ff fdcb 	bl	800080c <isButtonPressed>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d105      	bne.n	8000c88 <fsm_mode_run+0x2d0>
        		mode_status = NORMAL;
 8000c7c:	4b3f      	ldr	r3, [pc, #252]	; (8000d7c <fsm_mode_run+0x3c4>)
 8000c7e:	220a      	movs	r2, #10
 8000c80:	601a      	str	r2, [r3, #0]
        		traffic_status = INIT;
 8000c82:	4b3f      	ldr	r3, [pc, #252]	; (8000d80 <fsm_mode_run+0x3c8>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	601a      	str	r2, [r3, #0]
        	}

        	//4. tang gia tri temp (button2)
        	if (isButtonPressed(1) == 1 || isButtonLongPressed(1) == 1) {
 8000c88:	2001      	movs	r0, #1
 8000c8a:	f7ff fdbf 	bl	800080c <isButtonPressed>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d005      	beq.n	8000ca0 <fsm_mode_run+0x2e8>
 8000c94:	2001      	movs	r0, #1
 8000c96:	f7ff fdd7 	bl	8000848 <isButtonLongPressed>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d110      	bne.n	8000cc2 <fsm_mode_run+0x30a>
        		temp_value_yellow++;
 8000ca0:	4b35      	ldr	r3, [pc, #212]	; (8000d78 <fsm_mode_run+0x3c0>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	4a34      	ldr	r2, [pc, #208]	; (8000d78 <fsm_mode_run+0x3c0>)
 8000ca8:	6013      	str	r3, [r2, #0]

        		if (temp_value_yellow >= 100)
 8000caa:	4b33      	ldr	r3, [pc, #204]	; (8000d78 <fsm_mode_run+0x3c0>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2b63      	cmp	r3, #99	; 0x63
 8000cb0:	dd02      	ble.n	8000cb8 <fsm_mode_run+0x300>
        			temp_value_yellow = 1;
 8000cb2:	4b31      	ldr	r3, [pc, #196]	; (8000d78 <fsm_mode_run+0x3c0>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	601a      	str	r2, [r3, #0]

        		setTimer(2, 10000); // Reset timeout
 8000cb8:	f242 7110 	movw	r1, #10000	; 0x2710
 8000cbc:	2002      	movs	r0, #2
 8000cbe:	f000 fa45 	bl	800114c <setTimer>
        	}

        	//5. set gia tri temp (button3)
        	if (isButtonPressed(2) == 1) {
 8000cc2:	2002      	movs	r0, #2
 8000cc4:	f7ff fda2 	bl	800080c <isButtonPressed>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d123      	bne.n	8000d16 <fsm_mode_run+0x35e>
        		//hop le
        		if (temp_value_red == temp_value_green + temp_value_yellow) {
 8000cce:	4b2d      	ldr	r3, [pc, #180]	; (8000d84 <fsm_mode_run+0x3cc>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	4b29      	ldr	r3, [pc, #164]	; (8000d78 <fsm_mode_run+0x3c0>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	441a      	add	r2, r3
 8000cd8:	4b2b      	ldr	r3, [pc, #172]	; (8000d88 <fsm_mode_run+0x3d0>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d112      	bne.n	8000d06 <fsm_mode_run+0x34e>
        			T_RED_Config = temp_value_red;
 8000ce0:	4b29      	ldr	r3, [pc, #164]	; (8000d88 <fsm_mode_run+0x3d0>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a29      	ldr	r2, [pc, #164]	; (8000d8c <fsm_mode_run+0x3d4>)
 8000ce6:	6013      	str	r3, [r2, #0]
        			T_GREEN_Config = temp_value_green;
 8000ce8:	4b26      	ldr	r3, [pc, #152]	; (8000d84 <fsm_mode_run+0x3cc>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a28      	ldr	r2, [pc, #160]	; (8000d90 <fsm_mode_run+0x3d8>)
 8000cee:	6013      	str	r3, [r2, #0]
        			T_YELLOW_Config = temp_value_yellow;
 8000cf0:	4b21      	ldr	r3, [pc, #132]	; (8000d78 <fsm_mode_run+0x3c0>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a27      	ldr	r2, [pc, #156]	; (8000d94 <fsm_mode_run+0x3dc>)
 8000cf6:	6013      	str	r3, [r2, #0]

        			mode_status = NORMAL; //quay ve auto mode
 8000cf8:	4b20      	ldr	r3, [pc, #128]	; (8000d7c <fsm_mode_run+0x3c4>)
 8000cfa:	220a      	movs	r2, #10
 8000cfc:	601a      	str	r2, [r3, #0]
        			traffic_status = INIT;
 8000cfe:	4b20      	ldr	r3, [pc, #128]	; (8000d80 <fsm_mode_run+0x3c8>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	e007      	b.n	8000d16 <fsm_mode_run+0x35e>
        		} else {
        			//khong hop le
        			mode_status = MODE_ERROR;
 8000d06:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <fsm_mode_run+0x3c4>)
 8000d08:	220f      	movs	r2, #15
 8000d0a:	601a      	str	r2, [r3, #0]
        			setTimer(5, 3000);
 8000d0c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000d10:	2005      	movs	r0, #5
 8000d12:	f000 fa1b 	bl	800114c <setTimer>
        		}

        	}

        	//6. time out
        	if (timer_flag[2] == 1) {
 8000d16:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <fsm_mode_run+0x3b8>)
 8000d18:	689b      	ldr	r3, [r3, #8]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d122      	bne.n	8000d64 <fsm_mode_run+0x3ac>
        	   mode_status = NORMAL; //quay ve auto mode
 8000d1e:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <fsm_mode_run+0x3c4>)
 8000d20:	220a      	movs	r2, #10
 8000d22:	601a      	str	r2, [r3, #0]
        	   traffic_status = INIT;
 8000d24:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <fsm_mode_run+0x3c8>)
 8000d26:	2201      	movs	r2, #1
 8000d28:	601a      	str	r2, [r3, #0]
        	}

            break;
 8000d2a:	e01b      	b.n	8000d64 <fsm_mode_run+0x3ac>
        case MODE_ERROR:
        	//1. hien thi ma loi
            set7SEG_Numbers(99, 99);
 8000d2c:	2163      	movs	r1, #99	; 0x63
 8000d2e:	2063      	movs	r0, #99	; 0x63
 8000d30:	f7ff fc1e 	bl	8000570 <set7SEG_Numbers>

            if (timer_flag[5] == 1) {
 8000d34:	4b0e      	ldr	r3, [pc, #56]	; (8000d70 <fsm_mode_run+0x3b8>)
 8000d36:	695b      	ldr	r3, [r3, #20]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d115      	bne.n	8000d68 <fsm_mode_run+0x3b0>
            	//reset
                mode_status = NORMAL;
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	; (8000d7c <fsm_mode_run+0x3c4>)
 8000d3e:	220a      	movs	r2, #10
 8000d40:	601a      	str	r2, [r3, #0]
                traffic_status = INIT;
 8000d42:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <fsm_mode_run+0x3c8>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	601a      	str	r2, [r3, #0]
            }

            break;
 8000d48:	e00e      	b.n	8000d68 <fsm_mode_run+0x3b0>
        default:
            mode_status = NORMAL;
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <fsm_mode_run+0x3c4>)
 8000d4c:	220a      	movs	r2, #10
 8000d4e:	601a      	str	r2, [r3, #0]
            traffic_status = INIT;
 8000d50:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <fsm_mode_run+0x3c8>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	601a      	str	r2, [r3, #0]
            break;
 8000d56:	e008      	b.n	8000d6a <fsm_mode_run+0x3b2>
            break;
 8000d58:	bf00      	nop
 8000d5a:	e006      	b.n	8000d6a <fsm_mode_run+0x3b2>
            break;
 8000d5c:	bf00      	nop
 8000d5e:	e004      	b.n	8000d6a <fsm_mode_run+0x3b2>
            break;
 8000d60:	bf00      	nop
 8000d62:	e002      	b.n	8000d6a <fsm_mode_run+0x3b2>
            break;
 8000d64:	bf00      	nop
 8000d66:	e000      	b.n	8000d6a <fsm_mode_run+0x3b2>
            break;
 8000d68:	bf00      	nop
    }
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000110 	.word	0x20000110
 8000d74:	40010800 	.word	0x40010800
 8000d78:	20000008 	.word	0x20000008
 8000d7c:	2000000c 	.word	0x2000000c
 8000d80:	20000010 	.word	0x20000010
 8000d84:	20000004 	.word	0x20000004
 8000d88:	20000000 	.word	0x20000000
 8000d8c:	20000014 	.word	0x20000014
 8000d90:	2000001c 	.word	0x2000001c
 8000d94:	20000018 	.word	0x20000018

08000d98 <setRed_1>:
#include "global.h"

int mode_status = NORMAL;
int traffic_status = INIT;

void setRed_1() {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin , RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2140      	movs	r1, #64	; 0x40
 8000da0:	4807      	ldr	r0, [pc, #28]	; (8000dc0 <setRed_1+0x28>)
 8000da2:	f000 fe04 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2180      	movs	r1, #128	; 0x80
 8000daa:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <setRed_1+0x28>)
 8000dac:	f000 fdff 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000db6:	4802      	ldr	r0, [pc, #8]	; (8000dc0 <setRed_1+0x28>)
 8000db8:	f000 fdf9 	bl	80019ae <HAL_GPIO_WritePin>
}
 8000dbc:	bf00      	nop
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40010800 	.word	0x40010800

08000dc4 <setGreen_1>:

void setGreen_1() {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2140      	movs	r1, #64	; 0x40
 8000dcc:	4807      	ldr	r0, [pc, #28]	; (8000dec <setGreen_1+0x28>)
 8000dce:	f000 fdee 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	2180      	movs	r1, #128	; 0x80
 8000dd6:	4805      	ldr	r0, [pc, #20]	; (8000dec <setGreen_1+0x28>)
 8000dd8:	f000 fde9 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de2:	4802      	ldr	r0, [pc, #8]	; (8000dec <setGreen_1+0x28>)
 8000de4:	f000 fde3 	bl	80019ae <HAL_GPIO_WritePin>
}
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40010800 	.word	0x40010800

08000df0 <setYellow_1>:

void setYellow_1() {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000df4:	2201      	movs	r2, #1
 8000df6:	2140      	movs	r1, #64	; 0x40
 8000df8:	4807      	ldr	r0, [pc, #28]	; (8000e18 <setYellow_1+0x28>)
 8000dfa:	f000 fdd8 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2180      	movs	r1, #128	; 0x80
 8000e02:	4805      	ldr	r0, [pc, #20]	; (8000e18 <setYellow_1+0x28>)
 8000e04:	f000 fdd3 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e0e:	4802      	ldr	r0, [pc, #8]	; (8000e18 <setYellow_1+0x28>)
 8000e10:	f000 fdcd 	bl	80019ae <HAL_GPIO_WritePin>
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40010800 	.word	0x40010800

08000e1c <setRed_2>:

void setRed_2() {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin , RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e26:	4808      	ldr	r0, [pc, #32]	; (8000e48 <setRed_2+0x2c>)
 8000e28:	f000 fdc1 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e32:	4805      	ldr	r0, [pc, #20]	; (8000e48 <setRed_2+0x2c>)
 8000e34:	f000 fdbb 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e3e:	4802      	ldr	r0, [pc, #8]	; (8000e48 <setRed_2+0x2c>)
 8000e40:	f000 fdb5 	bl	80019ae <HAL_GPIO_WritePin>
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40010800 	.word	0x40010800

08000e4c <setGreen_2>:

void setGreen_2() {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e56:	4808      	ldr	r0, [pc, #32]	; (8000e78 <setGreen_2+0x2c>)
 8000e58:	f000 fda9 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e62:	4805      	ldr	r0, [pc, #20]	; (8000e78 <setGreen_2+0x2c>)
 8000e64:	f000 fda3 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e6e:	4802      	ldr	r0, [pc, #8]	; (8000e78 <setGreen_2+0x2c>)
 8000e70:	f000 fd9d 	bl	80019ae <HAL_GPIO_WritePin>
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40010800 	.word	0x40010800

08000e7c <setYellow_2>:

void setYellow_2() {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e86:	4808      	ldr	r0, [pc, #32]	; (8000ea8 <setYellow_2+0x2c>)
 8000e88:	f000 fd91 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e92:	4805      	ldr	r0, [pc, #20]	; (8000ea8 <setYellow_2+0x2c>)
 8000e94:	f000 fd8b 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e9e:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <setYellow_2+0x2c>)
 8000ea0:	f000 fd85 	bl	80019ae <HAL_GPIO_WritePin>
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40010800 	.word	0x40010800

08000eac <resetAll>:

void resetAll() {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	2140      	movs	r1, #64	; 0x40
 8000eb4:	4810      	ldr	r0, [pc, #64]	; (8000ef8 <resetAll+0x4c>)
 8000eb6:	f000 fd7a 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	2180      	movs	r1, #128	; 0x80
 8000ebe:	480e      	ldr	r0, [pc, #56]	; (8000ef8 <resetAll+0x4c>)
 8000ec0:	f000 fd75 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eca:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <resetAll+0x4c>)
 8000ecc:	f000 fd6f 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ed6:	4808      	ldr	r0, [pc, #32]	; (8000ef8 <resetAll+0x4c>)
 8000ed8:	f000 fd69 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000edc:	2201      	movs	r2, #1
 8000ede:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ee2:	4805      	ldr	r0, [pc, #20]	; (8000ef8 <resetAll+0x4c>)
 8000ee4:	f000 fd63 	bl	80019ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000eee:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <resetAll+0x4c>)
 8000ef0:	f000 fd5d 	bl	80019ae <HAL_GPIO_WritePin>
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40010800 	.word	0x40010800

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f00:	f000 fa54 	bl	80013ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f04:	f000 f824 	bl	8000f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f08:	f000 f8aa 	bl	8001060 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f0c:	f000 f85c 	bl	8000fc8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f10:	480c      	ldr	r0, [pc, #48]	; (8000f44 <main+0x48>)
 8000f12:	f001 f9a9 	bl	8002268 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  button_init();
 8000f16:	f7ff fb7b 	bl	8000610 <button_init>
  setTimer(4, 500);
 8000f1a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f1e:	2004      	movs	r0, #4
 8000f20:	f000 f914 	bl	800114c <setTimer>

  while (1)
  {
	  fsm_mode_run();
 8000f24:	f7ff fd48 	bl	80009b8 <fsm_mode_run>

	  if (timer_flag[4] == 1) {
 8000f28:	4b07      	ldr	r3, [pc, #28]	; (8000f48 <main+0x4c>)
 8000f2a:	691b      	ldr	r3, [r3, #16]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d1f9      	bne.n	8000f24 <main+0x28>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000f30:	2120      	movs	r1, #32
 8000f32:	4806      	ldr	r0, [pc, #24]	; (8000f4c <main+0x50>)
 8000f34:	f000 fd53 	bl	80019de <HAL_GPIO_TogglePin>

		  setTimer(4, 500);
 8000f38:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f3c:	2004      	movs	r0, #4
 8000f3e:	f000 f905 	bl	800114c <setTimer>
	  fsm_mode_run();
 8000f42:	e7ef      	b.n	8000f24 <main+0x28>
 8000f44:	200000c8 	.word	0x200000c8
 8000f48:	20000110 	.word	0x20000110
 8000f4c:	40010800 	.word	0x40010800

08000f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b090      	sub	sp, #64	; 0x40
 8000f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f56:	f107 0318 	add.w	r3, r7, #24
 8000f5a:	2228      	movs	r2, #40	; 0x28
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 fd32 	bl	80029c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f72:	2302      	movs	r3, #2
 8000f74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f76:	2301      	movs	r3, #1
 8000f78:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f82:	f107 0318 	add.w	r3, r7, #24
 8000f86:	4618      	mov	r0, r3
 8000f88:	f000 fd42 	bl	8001a10 <HAL_RCC_OscConfig>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f92:	f000 f8d5 	bl	8001140 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f96:	230f      	movs	r3, #15
 8000f98:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 ffae 	bl	8001f10 <HAL_RCC_ClockConfig>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000fba:	f000 f8c1 	bl	8001140 <Error_Handler>
  }
}
 8000fbe:	bf00      	nop
 8000fc0:	3740      	adds	r7, #64	; 0x40
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fce:	f107 0308 	add.w	r3, r7, #8
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fdc:	463b      	mov	r3, r7
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fe4:	4b1d      	ldr	r3, [pc, #116]	; (800105c <MX_TIM2_Init+0x94>)
 8000fe6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000fec:	4b1b      	ldr	r3, [pc, #108]	; (800105c <MX_TIM2_Init+0x94>)
 8000fee:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000ff2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff4:	4b19      	ldr	r3, [pc, #100]	; (800105c <MX_TIM2_Init+0x94>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000ffa:	4b18      	ldr	r3, [pc, #96]	; (800105c <MX_TIM2_Init+0x94>)
 8000ffc:	2209      	movs	r2, #9
 8000ffe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <MX_TIM2_Init+0x94>)
 8001002:	2200      	movs	r2, #0
 8001004:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001006:	4b15      	ldr	r3, [pc, #84]	; (800105c <MX_TIM2_Init+0x94>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <MX_TIM2_Init+0x94>)
 800100e:	f001 f8db 	bl	80021c8 <HAL_TIM_Base_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001018:	f000 f892 	bl	8001140 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800101c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001020:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001022:	f107 0308 	add.w	r3, r7, #8
 8001026:	4619      	mov	r1, r3
 8001028:	480c      	ldr	r0, [pc, #48]	; (800105c <MX_TIM2_Init+0x94>)
 800102a:	f001 fa59 	bl	80024e0 <HAL_TIM_ConfigClockSource>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001034:	f000 f884 	bl	8001140 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001038:	2300      	movs	r3, #0
 800103a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800103c:	2300      	movs	r3, #0
 800103e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001040:	463b      	mov	r3, r7
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	; (800105c <MX_TIM2_Init+0x94>)
 8001046:	f001 fc31 	bl	80028ac <HAL_TIMEx_MasterConfigSynchronization>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001050:	f000 f876 	bl	8001140 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001054:	bf00      	nop
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	200000c8 	.word	0x200000c8

08001060 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001066:	f107 0308 	add.w	r3, r7, #8
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b28      	ldr	r3, [pc, #160]	; (8001118 <MX_GPIO_Init+0xb8>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a27      	ldr	r2, [pc, #156]	; (8001118 <MX_GPIO_Init+0xb8>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b25      	ldr	r3, [pc, #148]	; (8001118 <MX_GPIO_Init+0xb8>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108c:	4b22      	ldr	r3, [pc, #136]	; (8001118 <MX_GPIO_Init+0xb8>)
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	4a21      	ldr	r2, [pc, #132]	; (8001118 <MX_GPIO_Init+0xb8>)
 8001092:	f043 0308 	orr.w	r3, r3, #8
 8001096:	6193      	str	r3, [r2, #24]
 8001098:	4b1f      	ldr	r3, [pc, #124]	; (8001118 <MX_GPIO_Init+0xb8>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	f003 0308 	and.w	r3, r3, #8
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|RED1_Pin|YELLOW1_Pin|GREEN1_Pin
 80010a4:	2200      	movs	r2, #0
 80010a6:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 80010aa:	481c      	ldr	r0, [pc, #112]	; (800111c <MX_GPIO_Init+0xbc>)
 80010ac:	f000 fc7f 	bl	80019ae <HAL_GPIO_WritePin>
                          |RED2_Pin|YELLOW2_Pin|GREEN2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80010b0:	2200      	movs	r2, #0
 80010b2:	217f      	movs	r1, #127	; 0x7f
 80010b4:	481a      	ldr	r0, [pc, #104]	; (8001120 <MX_GPIO_Init+0xc0>)
 80010b6:	f000 fc7a 	bl	80019ae <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_Pin RED1_Pin YELLOW1_Pin GREEN1_Pin
                           RED2_Pin YELLOW2_Pin GREEN2_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|RED1_Pin|YELLOW1_Pin|GREEN1_Pin
 80010ba:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80010be:	60bb      	str	r3, [r7, #8]
                          |RED2_Pin|YELLOW2_Pin|GREEN2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c0:	2301      	movs	r3, #1
 80010c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c8:	2302      	movs	r3, #2
 80010ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	f107 0308 	add.w	r3, r7, #8
 80010d0:	4619      	mov	r1, r3
 80010d2:	4812      	ldr	r0, [pc, #72]	; (800111c <MX_GPIO_Init+0xbc>)
 80010d4:	f000 fada 	bl	800168c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80010d8:	237f      	movs	r3, #127	; 0x7f
 80010da:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010dc:	2301      	movs	r3, #1
 80010de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e4:	2302      	movs	r3, #2
 80010e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	4619      	mov	r1, r3
 80010ee:	480c      	ldr	r0, [pc, #48]	; (8001120 <MX_GPIO_Init+0xc0>)
 80010f0:	f000 facc 	bl	800168c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 80010f4:	f44f 7360 	mov.w	r3, #896	; 0x380
 80010f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010fe:	2301      	movs	r3, #1
 8001100:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	; (8001120 <MX_GPIO_Init+0xc0>)
 800110a:	f000 fabf 	bl	800168c <HAL_GPIO_Init>

}
 800110e:	bf00      	nop
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000
 800111c:	40010800 	.word	0x40010800
 8001120:	40010c00 	.word	0x40010c00

08001124 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
	timerRun();
 800112c:	f000 f832 	bl	8001194 <timerRun>
	button_reading();
 8001130:	f7ff fab2 	bl	8000698 <button_reading>
	update7SEG_Scan();
 8001134:	f7ff f9dc 	bl	80004f0 <update7SEG_Scan>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001144:	b672      	cpsid	i
}
 8001146:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001148:	e7fe      	b.n	8001148 <Error_Handler+0x8>
	...

0800114c <setTimer>:
#include "software_timer.h"

static int timer_counter[MAX_SOFTWARE_TIMERS];
int timer_flag[MAX_SOFTWARE_TIMERS];

void setTimer(int index, int duration_ms) {
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
    if (index >= MAX_SOFTWARE_TIMERS)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b05      	cmp	r3, #5
 800115a:	dc10      	bgt.n	800117e <setTimer+0x32>
    	return;

    timer_counter[index] = duration_ms / TIMER_CYCLE_MS;
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <setTimer+0x3c>)
 8001160:	fb82 1203 	smull	r1, r2, r2, r3
 8001164:	1092      	asrs	r2, r2, #2
 8001166:	17db      	asrs	r3, r3, #31
 8001168:	1ad2      	subs	r2, r2, r3
 800116a:	4908      	ldr	r1, [pc, #32]	; (800118c <setTimer+0x40>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timer_flag[index] = 0;	//reset flag
 8001172:	4a07      	ldr	r2, [pc, #28]	; (8001190 <setTimer+0x44>)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2100      	movs	r1, #0
 8001178:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800117c:	e000      	b.n	8001180 <setTimer+0x34>
    	return;
 800117e:	bf00      	nop
}
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr
 8001188:	66666667 	.word	0x66666667
 800118c:	200000b0 	.word	0x200000b0
 8001190:	20000110 	.word	0x20000110

08001194 <timerRun>:

void timerRun() {
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_SOFTWARE_TIMERS; i++) {
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
 800119e:	e016      	b.n	80011ce <timerRun+0x3a>
    	timer_counter[i]--;
 80011a0:	4a0f      	ldr	r2, [pc, #60]	; (80011e0 <timerRun+0x4c>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a8:	1e5a      	subs	r2, r3, #1
 80011aa:	490d      	ldr	r1, [pc, #52]	; (80011e0 <timerRun+0x4c>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    	if (timer_counter[i] <= 0)
 80011b2:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <timerRun+0x4c>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	dc04      	bgt.n	80011c8 <timerRun+0x34>
    		timer_flag[i] = 1;
 80011be:	4a09      	ldr	r2, [pc, #36]	; (80011e4 <timerRun+0x50>)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2101      	movs	r1, #1
 80011c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_SOFTWARE_TIMERS; i++) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	3301      	adds	r3, #1
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2b05      	cmp	r3, #5
 80011d2:	dde5      	ble.n	80011a0 <timerRun+0xc>
    }
}
 80011d4:	bf00      	nop
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr
 80011e0:	200000b0 	.word	0x200000b0
 80011e4:	20000110 	.word	0x20000110

080011e8 <getTimerValue_sec>:

int getTimerValue_sec(int index) {
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
    if (index >= MAX_SOFTWARE_TIMERS)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b05      	cmp	r3, #5
 80011f4:	dd01      	ble.n	80011fa <getTimerValue_sec+0x12>
    	return 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	e01b      	b.n	8001232 <getTimerValue_sec+0x4a>

    if (timer_counter[index] <= 0)
 80011fa:	4a10      	ldr	r2, [pc, #64]	; (800123c <getTimerValue_sec+0x54>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001202:	2b00      	cmp	r3, #0
 8001204:	dc01      	bgt.n	800120a <getTimerValue_sec+0x22>
    	return 0;
 8001206:	2300      	movs	r3, #0
 8001208:	e013      	b.n	8001232 <getTimerValue_sec+0x4a>

    int remaining_ms = timer_counter[index] * TIMER_CYCLE_MS;
 800120a:	4a0c      	ldr	r2, [pc, #48]	; (800123c <getTimerValue_sec+0x54>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	60fb      	str	r3, [r7, #12]

    int remaining_sec = (remaining_ms + 999) / 1000;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8001222:	4a07      	ldr	r2, [pc, #28]	; (8001240 <getTimerValue_sec+0x58>)
 8001224:	fb82 1203 	smull	r1, r2, r2, r3
 8001228:	1192      	asrs	r2, r2, #6
 800122a:	17db      	asrs	r3, r3, #31
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	60bb      	str	r3, [r7, #8]

    return remaining_sec;
 8001230:	68bb      	ldr	r3, [r7, #8]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3714      	adds	r7, #20
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr
 800123c:	200000b0 	.word	0x200000b0
 8001240:	10624dd3 	.word	0x10624dd3

08001244 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800124a:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <HAL_MspInit+0x5c>)
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	4a14      	ldr	r2, [pc, #80]	; (80012a0 <HAL_MspInit+0x5c>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6193      	str	r3, [r2, #24]
 8001256:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <HAL_MspInit+0x5c>)
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <HAL_MspInit+0x5c>)
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	4a0e      	ldr	r2, [pc, #56]	; (80012a0 <HAL_MspInit+0x5c>)
 8001268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800126c:	61d3      	str	r3, [r2, #28]
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <HAL_MspInit+0x5c>)
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800127a:	4b0a      	ldr	r3, [pc, #40]	; (80012a4 <HAL_MspInit+0x60>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	4a04      	ldr	r2, [pc, #16]	; (80012a4 <HAL_MspInit+0x60>)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001296:	bf00      	nop
 8001298:	3714      	adds	r7, #20
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40010000 	.word	0x40010000

080012a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012b8:	d113      	bne.n	80012e2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012ba:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <HAL_TIM_Base_MspInit+0x44>)
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	4a0b      	ldr	r2, [pc, #44]	; (80012ec <HAL_TIM_Base_MspInit+0x44>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	61d3      	str	r3, [r2, #28]
 80012c6:	4b09      	ldr	r3, [pc, #36]	; (80012ec <HAL_TIM_Base_MspInit+0x44>)
 80012c8:	69db      	ldr	r3, [r3, #28]
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2100      	movs	r1, #0
 80012d6:	201c      	movs	r0, #28
 80012d8:	f000 f9a1 	bl	800161e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012dc:	201c      	movs	r0, #28
 80012de:	f000 f9ba 	bl	8001656 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40021000 	.word	0x40021000

080012f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <NMI_Handler+0x4>

080012f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012fa:	e7fe      	b.n	80012fa <HardFault_Handler+0x4>

080012fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001300:	e7fe      	b.n	8001300 <MemManage_Handler+0x4>

08001302 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <BusFault_Handler+0x4>

08001308 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800130c:	e7fe      	b.n	800130c <UsageFault_Handler+0x4>

0800130e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	46bd      	mov	sp, r7
 8001316:	bc80      	pop	{r7}
 8001318:	4770      	bx	lr

0800131a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001336:	f000 f87f 	bl	8001438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001344:	4802      	ldr	r0, [pc, #8]	; (8001350 <TIM2_IRQHandler+0x10>)
 8001346:	f000 ffdb 	bl	8002300 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200000c8 	.word	0x200000c8

08001354 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001360:	f7ff fff8 	bl	8001354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001364:	480b      	ldr	r0, [pc, #44]	; (8001394 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001366:	490c      	ldr	r1, [pc, #48]	; (8001398 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001368:	4a0c      	ldr	r2, [pc, #48]	; (800139c <LoopFillZerobss+0x16>)
  movs r3, #0
 800136a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800136c:	e002      	b.n	8001374 <LoopCopyDataInit>

0800136e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800136e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001372:	3304      	adds	r3, #4

08001374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001378:	d3f9      	bcc.n	800136e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800137a:	4a09      	ldr	r2, [pc, #36]	; (80013a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800137c:	4c09      	ldr	r4, [pc, #36]	; (80013a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800137e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001380:	e001      	b.n	8001386 <LoopFillZerobss>

08001382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001384:	3204      	adds	r2, #4

08001386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001388:	d3fb      	bcc.n	8001382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800138a:	f001 faf9 	bl	8002980 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800138e:	f7ff fdb5 	bl	8000efc <main>
  bx lr
 8001392:	4770      	bx	lr
  ldr r0, =_sdata
 8001394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001398:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 800139c:	08002a1c 	.word	0x08002a1c
  ldr r2, =_sbss
 80013a0:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 80013a4:	2000012c 	.word	0x2000012c

080013a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013a8:	e7fe      	b.n	80013a8 <ADC1_2_IRQHandler>
	...

080013ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013b0:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <HAL_Init+0x28>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a07      	ldr	r2, [pc, #28]	; (80013d4 <HAL_Init+0x28>)
 80013b6:	f043 0310 	orr.w	r3, r3, #16
 80013ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013bc:	2003      	movs	r0, #3
 80013be:	f000 f923 	bl	8001608 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013c2:	200f      	movs	r0, #15
 80013c4:	f000 f808 	bl	80013d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013c8:	f7ff ff3c 	bl	8001244 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40022000 	.word	0x40022000

080013d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013e0:	4b12      	ldr	r3, [pc, #72]	; (800142c <HAL_InitTick+0x54>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4b12      	ldr	r3, [pc, #72]	; (8001430 <HAL_InitTick+0x58>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	4619      	mov	r1, r3
 80013ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80013f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 f93b 	bl	8001672 <HAL_SYSTICK_Config>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e00e      	b.n	8001424 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2b0f      	cmp	r3, #15
 800140a:	d80a      	bhi.n	8001422 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800140c:	2200      	movs	r2, #0
 800140e:	6879      	ldr	r1, [r7, #4]
 8001410:	f04f 30ff 	mov.w	r0, #4294967295
 8001414:	f000 f903 	bl	800161e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001418:	4a06      	ldr	r2, [pc, #24]	; (8001434 <HAL_InitTick+0x5c>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800141e:	2300      	movs	r3, #0
 8001420:	e000      	b.n	8001424 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000020 	.word	0x20000020
 8001430:	20000028 	.word	0x20000028
 8001434:	20000024 	.word	0x20000024

08001438 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <HAL_IncTick+0x1c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	461a      	mov	r2, r3
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <HAL_IncTick+0x20>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4413      	add	r3, r2
 8001448:	4a03      	ldr	r2, [pc, #12]	; (8001458 <HAL_IncTick+0x20>)
 800144a:	6013      	str	r3, [r2, #0]
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	20000028 	.word	0x20000028
 8001458:	20000128 	.word	0x20000128

0800145c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  return uwTick;
 8001460:	4b02      	ldr	r3, [pc, #8]	; (800146c <HAL_GetTick+0x10>)
 8001462:	681b      	ldr	r3, [r3, #0]
}
 8001464:	4618      	mov	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	20000128 	.word	0x20000128

08001470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800148c:	4013      	ands	r3, r2
 800148e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001498:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800149c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014a2:	4a04      	ldr	r2, [pc, #16]	; (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	60d3      	str	r3, [r2, #12]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bc80      	pop	{r7}
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	e000ed00 	.word	0xe000ed00

080014b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014bc:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <__NVIC_GetPriorityGrouping+0x18>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	0a1b      	lsrs	r3, r3, #8
 80014c2:	f003 0307 	and.w	r3, r3, #7
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	db0b      	blt.n	80014fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	f003 021f 	and.w	r2, r3, #31
 80014ec:	4906      	ldr	r1, [pc, #24]	; (8001508 <__NVIC_EnableIRQ+0x34>)
 80014ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f2:	095b      	lsrs	r3, r3, #5
 80014f4:	2001      	movs	r0, #1
 80014f6:	fa00 f202 	lsl.w	r2, r0, r2
 80014fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	e000e100 	.word	0xe000e100

0800150c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	6039      	str	r1, [r7, #0]
 8001516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151c:	2b00      	cmp	r3, #0
 800151e:	db0a      	blt.n	8001536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	b2da      	uxtb	r2, r3
 8001524:	490c      	ldr	r1, [pc, #48]	; (8001558 <__NVIC_SetPriority+0x4c>)
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	0112      	lsls	r2, r2, #4
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	440b      	add	r3, r1
 8001530:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001534:	e00a      	b.n	800154c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4908      	ldr	r1, [pc, #32]	; (800155c <__NVIC_SetPriority+0x50>)
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	3b04      	subs	r3, #4
 8001544:	0112      	lsls	r2, r2, #4
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	440b      	add	r3, r1
 800154a:	761a      	strb	r2, [r3, #24]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000e100 	.word	0xe000e100
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001560:	b480      	push	{r7}
 8001562:	b089      	sub	sp, #36	; 0x24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f003 0307 	and.w	r3, r3, #7
 8001572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f1c3 0307 	rsb	r3, r3, #7
 800157a:	2b04      	cmp	r3, #4
 800157c:	bf28      	it	cs
 800157e:	2304      	movcs	r3, #4
 8001580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3304      	adds	r3, #4
 8001586:	2b06      	cmp	r3, #6
 8001588:	d902      	bls.n	8001590 <NVIC_EncodePriority+0x30>
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	3b03      	subs	r3, #3
 800158e:	e000      	b.n	8001592 <NVIC_EncodePriority+0x32>
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	f04f 32ff 	mov.w	r2, #4294967295
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43da      	mvns	r2, r3
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	401a      	ands	r2, r3
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	fa01 f303 	lsl.w	r3, r1, r3
 80015b2:	43d9      	mvns	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	4313      	orrs	r3, r2
         );
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3724      	adds	r7, #36	; 0x24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3b01      	subs	r3, #1
 80015d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015d4:	d301      	bcc.n	80015da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015d6:	2301      	movs	r3, #1
 80015d8:	e00f      	b.n	80015fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015da:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <SysTick_Config+0x40>)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3b01      	subs	r3, #1
 80015e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015e2:	210f      	movs	r1, #15
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295
 80015e8:	f7ff ff90 	bl	800150c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <SysTick_Config+0x40>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015f2:	4b04      	ldr	r3, [pc, #16]	; (8001604 <SysTick_Config+0x40>)
 80015f4:	2207      	movs	r2, #7
 80015f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	e000e010 	.word	0xe000e010

08001608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff ff2d 	bl	8001470 <__NVIC_SetPriorityGrouping>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800161e:	b580      	push	{r7, lr}
 8001620:	b086      	sub	sp, #24
 8001622:	af00      	add	r7, sp, #0
 8001624:	4603      	mov	r3, r0
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
 800162a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001630:	f7ff ff42 	bl	80014b8 <__NVIC_GetPriorityGrouping>
 8001634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	6978      	ldr	r0, [r7, #20]
 800163c:	f7ff ff90 	bl	8001560 <NVIC_EncodePriority>
 8001640:	4602      	mov	r2, r0
 8001642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff ff5f 	bl	800150c <__NVIC_SetPriority>
}
 800164e:	bf00      	nop
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	4603      	mov	r3, r0
 800165e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff ff35 	bl	80014d4 <__NVIC_EnableIRQ>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ffa2 	bl	80015c4 <SysTick_Config>
 8001680:	4603      	mov	r3, r0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800168c:	b480      	push	{r7}
 800168e:	b08b      	sub	sp, #44	; 0x2c
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001696:	2300      	movs	r3, #0
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800169a:	2300      	movs	r3, #0
 800169c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800169e:	e148      	b.n	8001932 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016a0:	2201      	movs	r2, #1
 80016a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	69fa      	ldr	r2, [r7, #28]
 80016b0:	4013      	ands	r3, r2
 80016b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	f040 8137 	bne.w	800192c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	4aa3      	ldr	r2, [pc, #652]	; (8001950 <HAL_GPIO_Init+0x2c4>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d05e      	beq.n	8001786 <HAL_GPIO_Init+0xfa>
 80016c8:	4aa1      	ldr	r2, [pc, #644]	; (8001950 <HAL_GPIO_Init+0x2c4>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d875      	bhi.n	80017ba <HAL_GPIO_Init+0x12e>
 80016ce:	4aa1      	ldr	r2, [pc, #644]	; (8001954 <HAL_GPIO_Init+0x2c8>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d058      	beq.n	8001786 <HAL_GPIO_Init+0xfa>
 80016d4:	4a9f      	ldr	r2, [pc, #636]	; (8001954 <HAL_GPIO_Init+0x2c8>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d86f      	bhi.n	80017ba <HAL_GPIO_Init+0x12e>
 80016da:	4a9f      	ldr	r2, [pc, #636]	; (8001958 <HAL_GPIO_Init+0x2cc>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d052      	beq.n	8001786 <HAL_GPIO_Init+0xfa>
 80016e0:	4a9d      	ldr	r2, [pc, #628]	; (8001958 <HAL_GPIO_Init+0x2cc>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d869      	bhi.n	80017ba <HAL_GPIO_Init+0x12e>
 80016e6:	4a9d      	ldr	r2, [pc, #628]	; (800195c <HAL_GPIO_Init+0x2d0>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d04c      	beq.n	8001786 <HAL_GPIO_Init+0xfa>
 80016ec:	4a9b      	ldr	r2, [pc, #620]	; (800195c <HAL_GPIO_Init+0x2d0>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d863      	bhi.n	80017ba <HAL_GPIO_Init+0x12e>
 80016f2:	4a9b      	ldr	r2, [pc, #620]	; (8001960 <HAL_GPIO_Init+0x2d4>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d046      	beq.n	8001786 <HAL_GPIO_Init+0xfa>
 80016f8:	4a99      	ldr	r2, [pc, #612]	; (8001960 <HAL_GPIO_Init+0x2d4>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d85d      	bhi.n	80017ba <HAL_GPIO_Init+0x12e>
 80016fe:	2b12      	cmp	r3, #18
 8001700:	d82a      	bhi.n	8001758 <HAL_GPIO_Init+0xcc>
 8001702:	2b12      	cmp	r3, #18
 8001704:	d859      	bhi.n	80017ba <HAL_GPIO_Init+0x12e>
 8001706:	a201      	add	r2, pc, #4	; (adr r2, 800170c <HAL_GPIO_Init+0x80>)
 8001708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170c:	08001787 	.word	0x08001787
 8001710:	08001761 	.word	0x08001761
 8001714:	08001773 	.word	0x08001773
 8001718:	080017b5 	.word	0x080017b5
 800171c:	080017bb 	.word	0x080017bb
 8001720:	080017bb 	.word	0x080017bb
 8001724:	080017bb 	.word	0x080017bb
 8001728:	080017bb 	.word	0x080017bb
 800172c:	080017bb 	.word	0x080017bb
 8001730:	080017bb 	.word	0x080017bb
 8001734:	080017bb 	.word	0x080017bb
 8001738:	080017bb 	.word	0x080017bb
 800173c:	080017bb 	.word	0x080017bb
 8001740:	080017bb 	.word	0x080017bb
 8001744:	080017bb 	.word	0x080017bb
 8001748:	080017bb 	.word	0x080017bb
 800174c:	080017bb 	.word	0x080017bb
 8001750:	08001769 	.word	0x08001769
 8001754:	0800177d 	.word	0x0800177d
 8001758:	4a82      	ldr	r2, [pc, #520]	; (8001964 <HAL_GPIO_Init+0x2d8>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d013      	beq.n	8001786 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800175e:	e02c      	b.n	80017ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	623b      	str	r3, [r7, #32]
          break;
 8001766:	e029      	b.n	80017bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	3304      	adds	r3, #4
 800176e:	623b      	str	r3, [r7, #32]
          break;
 8001770:	e024      	b.n	80017bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	3308      	adds	r3, #8
 8001778:	623b      	str	r3, [r7, #32]
          break;
 800177a:	e01f      	b.n	80017bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	330c      	adds	r3, #12
 8001782:	623b      	str	r3, [r7, #32]
          break;
 8001784:	e01a      	b.n	80017bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d102      	bne.n	8001794 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800178e:	2304      	movs	r3, #4
 8001790:	623b      	str	r3, [r7, #32]
          break;
 8001792:	e013      	b.n	80017bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d105      	bne.n	80017a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800179c:	2308      	movs	r3, #8
 800179e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	69fa      	ldr	r2, [r7, #28]
 80017a4:	611a      	str	r2, [r3, #16]
          break;
 80017a6:	e009      	b.n	80017bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017a8:	2308      	movs	r3, #8
 80017aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	69fa      	ldr	r2, [r7, #28]
 80017b0:	615a      	str	r2, [r3, #20]
          break;
 80017b2:	e003      	b.n	80017bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017b4:	2300      	movs	r3, #0
 80017b6:	623b      	str	r3, [r7, #32]
          break;
 80017b8:	e000      	b.n	80017bc <HAL_GPIO_Init+0x130>
          break;
 80017ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	2bff      	cmp	r3, #255	; 0xff
 80017c0:	d801      	bhi.n	80017c6 <HAL_GPIO_Init+0x13a>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	e001      	b.n	80017ca <HAL_GPIO_Init+0x13e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3304      	adds	r3, #4
 80017ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	2bff      	cmp	r3, #255	; 0xff
 80017d0:	d802      	bhi.n	80017d8 <HAL_GPIO_Init+0x14c>
 80017d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	e002      	b.n	80017de <HAL_GPIO_Init+0x152>
 80017d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017da:	3b08      	subs	r3, #8
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	210f      	movs	r1, #15
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	401a      	ands	r2, r3
 80017f0:	6a39      	ldr	r1, [r7, #32]
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	431a      	orrs	r2, r3
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	2b00      	cmp	r3, #0
 8001808:	f000 8090 	beq.w	800192c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800180c:	4b56      	ldr	r3, [pc, #344]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	4a55      	ldr	r2, [pc, #340]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 8001812:	f043 0301 	orr.w	r3, r3, #1
 8001816:	6193      	str	r3, [r2, #24]
 8001818:	4b53      	ldr	r3, [pc, #332]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	60bb      	str	r3, [r7, #8]
 8001822:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001824:	4a51      	ldr	r2, [pc, #324]	; (800196c <HAL_GPIO_Init+0x2e0>)
 8001826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001828:	089b      	lsrs	r3, r3, #2
 800182a:	3302      	adds	r3, #2
 800182c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001830:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	f003 0303 	and.w	r3, r3, #3
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	220f      	movs	r2, #15
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	4013      	ands	r3, r2
 8001846:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a49      	ldr	r2, [pc, #292]	; (8001970 <HAL_GPIO_Init+0x2e4>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d00d      	beq.n	800186c <HAL_GPIO_Init+0x1e0>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a48      	ldr	r2, [pc, #288]	; (8001974 <HAL_GPIO_Init+0x2e8>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d007      	beq.n	8001868 <HAL_GPIO_Init+0x1dc>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4a47      	ldr	r2, [pc, #284]	; (8001978 <HAL_GPIO_Init+0x2ec>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d101      	bne.n	8001864 <HAL_GPIO_Init+0x1d8>
 8001860:	2302      	movs	r3, #2
 8001862:	e004      	b.n	800186e <HAL_GPIO_Init+0x1e2>
 8001864:	2303      	movs	r3, #3
 8001866:	e002      	b.n	800186e <HAL_GPIO_Init+0x1e2>
 8001868:	2301      	movs	r3, #1
 800186a:	e000      	b.n	800186e <HAL_GPIO_Init+0x1e2>
 800186c:	2300      	movs	r3, #0
 800186e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001870:	f002 0203 	and.w	r2, r2, #3
 8001874:	0092      	lsls	r2, r2, #2
 8001876:	4093      	lsls	r3, r2
 8001878:	68fa      	ldr	r2, [r7, #12]
 800187a:	4313      	orrs	r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800187e:	493b      	ldr	r1, [pc, #236]	; (800196c <HAL_GPIO_Init+0x2e0>)
 8001880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001882:	089b      	lsrs	r3, r3, #2
 8001884:	3302      	adds	r3, #2
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d006      	beq.n	80018a6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001898:	4b38      	ldr	r3, [pc, #224]	; (800197c <HAL_GPIO_Init+0x2f0>)
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	4937      	ldr	r1, [pc, #220]	; (800197c <HAL_GPIO_Init+0x2f0>)
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	608b      	str	r3, [r1, #8]
 80018a4:	e006      	b.n	80018b4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018a6:	4b35      	ldr	r3, [pc, #212]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	4933      	ldr	r1, [pc, #204]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018c0:	4b2e      	ldr	r3, [pc, #184]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018c2:	68da      	ldr	r2, [r3, #12]
 80018c4:	492d      	ldr	r1, [pc, #180]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	60cb      	str	r3, [r1, #12]
 80018cc:	e006      	b.n	80018dc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018ce:	4b2b      	ldr	r3, [pc, #172]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018d0:	68da      	ldr	r2, [r3, #12]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	4929      	ldr	r1, [pc, #164]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018d8:	4013      	ands	r3, r2
 80018da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d006      	beq.n	80018f6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018e8:	4b24      	ldr	r3, [pc, #144]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018ea:	685a      	ldr	r2, [r3, #4]
 80018ec:	4923      	ldr	r1, [pc, #140]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	604b      	str	r3, [r1, #4]
 80018f4:	e006      	b.n	8001904 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018f6:	4b21      	ldr	r3, [pc, #132]	; (800197c <HAL_GPIO_Init+0x2f0>)
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	43db      	mvns	r3, r3
 80018fe:	491f      	ldr	r1, [pc, #124]	; (800197c <HAL_GPIO_Init+0x2f0>)
 8001900:	4013      	ands	r3, r2
 8001902:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d006      	beq.n	800191e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001910:	4b1a      	ldr	r3, [pc, #104]	; (800197c <HAL_GPIO_Init+0x2f0>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4919      	ldr	r1, [pc, #100]	; (800197c <HAL_GPIO_Init+0x2f0>)
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	4313      	orrs	r3, r2
 800191a:	600b      	str	r3, [r1, #0]
 800191c:	e006      	b.n	800192c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800191e:	4b17      	ldr	r3, [pc, #92]	; (800197c <HAL_GPIO_Init+0x2f0>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	43db      	mvns	r3, r3
 8001926:	4915      	ldr	r1, [pc, #84]	; (800197c <HAL_GPIO_Init+0x2f0>)
 8001928:	4013      	ands	r3, r2
 800192a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192e:	3301      	adds	r3, #1
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	fa22 f303 	lsr.w	r3, r2, r3
 800193c:	2b00      	cmp	r3, #0
 800193e:	f47f aeaf 	bne.w	80016a0 <HAL_GPIO_Init+0x14>
  }
}
 8001942:	bf00      	nop
 8001944:	bf00      	nop
 8001946:	372c      	adds	r7, #44	; 0x2c
 8001948:	46bd      	mov	sp, r7
 800194a:	bc80      	pop	{r7}
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	10320000 	.word	0x10320000
 8001954:	10310000 	.word	0x10310000
 8001958:	10220000 	.word	0x10220000
 800195c:	10210000 	.word	0x10210000
 8001960:	10120000 	.word	0x10120000
 8001964:	10110000 	.word	0x10110000
 8001968:	40021000 	.word	0x40021000
 800196c:	40010000 	.word	0x40010000
 8001970:	40010800 	.word	0x40010800
 8001974:	40010c00 	.word	0x40010c00
 8001978:	40011000 	.word	0x40011000
 800197c:	40010400 	.word	0x40010400

08001980 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689a      	ldr	r2, [r3, #8]
 8001990:	887b      	ldrh	r3, [r7, #2]
 8001992:	4013      	ands	r3, r2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d002      	beq.n	800199e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001998:	2301      	movs	r3, #1
 800199a:	73fb      	strb	r3, [r7, #15]
 800199c:	e001      	b.n	80019a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr

080019ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
 80019b6:	460b      	mov	r3, r1
 80019b8:	807b      	strh	r3, [r7, #2]
 80019ba:	4613      	mov	r3, r2
 80019bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019be:	787b      	ldrb	r3, [r7, #1]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019c4:	887a      	ldrh	r2, [r7, #2]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019ca:	e003      	b.n	80019d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019cc:	887b      	ldrh	r3, [r7, #2]
 80019ce:	041a      	lsls	r2, r3, #16
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	611a      	str	r2, [r3, #16]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr

080019de <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019de:	b480      	push	{r7}
 80019e0:	b085      	sub	sp, #20
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	460b      	mov	r3, r1
 80019e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019f0:	887a      	ldrh	r2, [r7, #2]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	4013      	ands	r3, r2
 80019f6:	041a      	lsls	r2, r3, #16
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	43d9      	mvns	r1, r3
 80019fc:	887b      	ldrh	r3, [r7, #2]
 80019fe:	400b      	ands	r3, r1
 8001a00:	431a      	orrs	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	611a      	str	r2, [r3, #16]
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e26c      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 8087 	beq.w	8001b3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a30:	4b92      	ldr	r3, [pc, #584]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f003 030c 	and.w	r3, r3, #12
 8001a38:	2b04      	cmp	r3, #4
 8001a3a:	d00c      	beq.n	8001a56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a3c:	4b8f      	ldr	r3, [pc, #572]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 030c 	and.w	r3, r3, #12
 8001a44:	2b08      	cmp	r3, #8
 8001a46:	d112      	bne.n	8001a6e <HAL_RCC_OscConfig+0x5e>
 8001a48:	4b8c      	ldr	r3, [pc, #560]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a54:	d10b      	bne.n	8001a6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a56:	4b89      	ldr	r3, [pc, #548]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d06c      	beq.n	8001b3c <HAL_RCC_OscConfig+0x12c>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d168      	bne.n	8001b3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e246      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a76:	d106      	bne.n	8001a86 <HAL_RCC_OscConfig+0x76>
 8001a78:	4b80      	ldr	r3, [pc, #512]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a7f      	ldr	r2, [pc, #508]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a82:	6013      	str	r3, [r2, #0]
 8001a84:	e02e      	b.n	8001ae4 <HAL_RCC_OscConfig+0xd4>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10c      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x98>
 8001a8e:	4b7b      	ldr	r3, [pc, #492]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a7a      	ldr	r2, [pc, #488]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a98:	6013      	str	r3, [r2, #0]
 8001a9a:	4b78      	ldr	r3, [pc, #480]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a77      	ldr	r2, [pc, #476]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa4:	6013      	str	r3, [r2, #0]
 8001aa6:	e01d      	b.n	8001ae4 <HAL_RCC_OscConfig+0xd4>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ab0:	d10c      	bne.n	8001acc <HAL_RCC_OscConfig+0xbc>
 8001ab2:	4b72      	ldr	r3, [pc, #456]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a71      	ldr	r2, [pc, #452]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001abc:	6013      	str	r3, [r2, #0]
 8001abe:	4b6f      	ldr	r3, [pc, #444]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a6e      	ldr	r2, [pc, #440]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	e00b      	b.n	8001ae4 <HAL_RCC_OscConfig+0xd4>
 8001acc:	4b6b      	ldr	r3, [pc, #428]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a6a      	ldr	r2, [pc, #424]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ad6:	6013      	str	r3, [r2, #0]
 8001ad8:	4b68      	ldr	r3, [pc, #416]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a67      	ldr	r2, [pc, #412]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ae2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d013      	beq.n	8001b14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aec:	f7ff fcb6 	bl	800145c <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001af4:	f7ff fcb2 	bl	800145c <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b64      	cmp	r3, #100	; 0x64
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e1fa      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b06:	4b5d      	ldr	r3, [pc, #372]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d0f0      	beq.n	8001af4 <HAL_RCC_OscConfig+0xe4>
 8001b12:	e014      	b.n	8001b3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b14:	f7ff fca2 	bl	800145c <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b1c:	f7ff fc9e 	bl	800145c <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b64      	cmp	r3, #100	; 0x64
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e1e6      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b2e:	4b53      	ldr	r3, [pc, #332]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1f0      	bne.n	8001b1c <HAL_RCC_OscConfig+0x10c>
 8001b3a:	e000      	b.n	8001b3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d063      	beq.n	8001c12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b4a:	4b4c      	ldr	r3, [pc, #304]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f003 030c 	and.w	r3, r3, #12
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00b      	beq.n	8001b6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b56:	4b49      	ldr	r3, [pc, #292]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d11c      	bne.n	8001b9c <HAL_RCC_OscConfig+0x18c>
 8001b62:	4b46      	ldr	r3, [pc, #280]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d116      	bne.n	8001b9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b6e:	4b43      	ldr	r3, [pc, #268]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d005      	beq.n	8001b86 <HAL_RCC_OscConfig+0x176>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d001      	beq.n	8001b86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e1ba      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b86:	4b3d      	ldr	r3, [pc, #244]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	4939      	ldr	r1, [pc, #228]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b9a:	e03a      	b.n	8001c12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d020      	beq.n	8001be6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ba4:	4b36      	ldr	r3, [pc, #216]	; (8001c80 <HAL_RCC_OscConfig+0x270>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001baa:	f7ff fc57 	bl	800145c <HAL_GetTick>
 8001bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb0:	e008      	b.n	8001bc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb2:	f7ff fc53 	bl	800145c <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e19b      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc4:	4b2d      	ldr	r3, [pc, #180]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0f0      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd0:	4b2a      	ldr	r3, [pc, #168]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	4927      	ldr	r1, [pc, #156]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	600b      	str	r3, [r1, #0]
 8001be4:	e015      	b.n	8001c12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001be6:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <HAL_RCC_OscConfig+0x270>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff fc36 	bl	800145c <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf4:	f7ff fc32 	bl	800145c <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e17a      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c06:	4b1d      	ldr	r3, [pc, #116]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d1f0      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d03a      	beq.n	8001c94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d019      	beq.n	8001c5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c26:	4b17      	ldr	r3, [pc, #92]	; (8001c84 <HAL_RCC_OscConfig+0x274>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c2c:	f7ff fc16 	bl	800145c <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c34:	f7ff fc12 	bl	800145c <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e15a      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c46:	4b0d      	ldr	r3, [pc, #52]	; (8001c7c <HAL_RCC_OscConfig+0x26c>)
 8001c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d0f0      	beq.n	8001c34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c52:	2001      	movs	r0, #1
 8001c54:	f000 fa9a 	bl	800218c <RCC_Delay>
 8001c58:	e01c      	b.n	8001c94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_RCC_OscConfig+0x274>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c60:	f7ff fbfc 	bl	800145c <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c66:	e00f      	b.n	8001c88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c68:	f7ff fbf8 	bl	800145c <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d908      	bls.n	8001c88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e140      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
 8001c7a:	bf00      	nop
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	42420000 	.word	0x42420000
 8001c84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c88:	4b9e      	ldr	r3, [pc, #632]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1e9      	bne.n	8001c68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 80a6 	beq.w	8001dee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ca6:	4b97      	ldr	r3, [pc, #604]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10d      	bne.n	8001cce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cb2:	4b94      	ldr	r3, [pc, #592]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	4a93      	ldr	r2, [pc, #588]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cbc:	61d3      	str	r3, [r2, #28]
 8001cbe:	4b91      	ldr	r3, [pc, #580]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cce:	4b8e      	ldr	r3, [pc, #568]	; (8001f08 <HAL_RCC_OscConfig+0x4f8>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d118      	bne.n	8001d0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cda:	4b8b      	ldr	r3, [pc, #556]	; (8001f08 <HAL_RCC_OscConfig+0x4f8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a8a      	ldr	r2, [pc, #552]	; (8001f08 <HAL_RCC_OscConfig+0x4f8>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ce6:	f7ff fbb9 	bl	800145c <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cee:	f7ff fbb5 	bl	800145c <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b64      	cmp	r3, #100	; 0x64
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e0fd      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d00:	4b81      	ldr	r3, [pc, #516]	; (8001f08 <HAL_RCC_OscConfig+0x4f8>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x312>
 8001d14:	4b7b      	ldr	r3, [pc, #492]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	4a7a      	ldr	r2, [pc, #488]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6213      	str	r3, [r2, #32]
 8001d20:	e02d      	b.n	8001d7e <HAL_RCC_OscConfig+0x36e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x334>
 8001d2a:	4b76      	ldr	r3, [pc, #472]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	4a75      	ldr	r2, [pc, #468]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d30:	f023 0301 	bic.w	r3, r3, #1
 8001d34:	6213      	str	r3, [r2, #32]
 8001d36:	4b73      	ldr	r3, [pc, #460]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	4a72      	ldr	r2, [pc, #456]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d3c:	f023 0304 	bic.w	r3, r3, #4
 8001d40:	6213      	str	r3, [r2, #32]
 8001d42:	e01c      	b.n	8001d7e <HAL_RCC_OscConfig+0x36e>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	2b05      	cmp	r3, #5
 8001d4a:	d10c      	bne.n	8001d66 <HAL_RCC_OscConfig+0x356>
 8001d4c:	4b6d      	ldr	r3, [pc, #436]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	4a6c      	ldr	r2, [pc, #432]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d52:	f043 0304 	orr.w	r3, r3, #4
 8001d56:	6213      	str	r3, [r2, #32]
 8001d58:	4b6a      	ldr	r3, [pc, #424]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	4a69      	ldr	r2, [pc, #420]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	6213      	str	r3, [r2, #32]
 8001d64:	e00b      	b.n	8001d7e <HAL_RCC_OscConfig+0x36e>
 8001d66:	4b67      	ldr	r3, [pc, #412]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	4a66      	ldr	r2, [pc, #408]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d6c:	f023 0301 	bic.w	r3, r3, #1
 8001d70:	6213      	str	r3, [r2, #32]
 8001d72:	4b64      	ldr	r3, [pc, #400]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	6a1b      	ldr	r3, [r3, #32]
 8001d76:	4a63      	ldr	r2, [pc, #396]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	f023 0304 	bic.w	r3, r3, #4
 8001d7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d015      	beq.n	8001db2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d86:	f7ff fb69 	bl	800145c <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d8c:	e00a      	b.n	8001da4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d8e:	f7ff fb65 	bl	800145c <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e0ab      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001da4:	4b57      	ldr	r3, [pc, #348]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0ee      	beq.n	8001d8e <HAL_RCC_OscConfig+0x37e>
 8001db0:	e014      	b.n	8001ddc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db2:	f7ff fb53 	bl	800145c <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db8:	e00a      	b.n	8001dd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dba:	f7ff fb4f 	bl	800145c <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e095      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd0:	4b4c      	ldr	r3, [pc, #304]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1ee      	bne.n	8001dba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ddc:	7dfb      	ldrb	r3, [r7, #23]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d105      	bne.n	8001dee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001de2:	4b48      	ldr	r3, [pc, #288]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	4a47      	ldr	r2, [pc, #284]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001de8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 8081 	beq.w	8001efa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001df8:	4b42      	ldr	r3, [pc, #264]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 030c 	and.w	r3, r3, #12
 8001e00:	2b08      	cmp	r3, #8
 8001e02:	d061      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69db      	ldr	r3, [r3, #28]
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d146      	bne.n	8001e9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0c:	4b3f      	ldr	r3, [pc, #252]	; (8001f0c <HAL_RCC_OscConfig+0x4fc>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e12:	f7ff fb23 	bl	800145c <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e1a:	f7ff fb1f 	bl	800145c <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e067      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e2c:	4b35      	ldr	r3, [pc, #212]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1f0      	bne.n	8001e1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e40:	d108      	bne.n	8001e54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e42:	4b30      	ldr	r3, [pc, #192]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	492d      	ldr	r1, [pc, #180]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e54:	4b2b      	ldr	r3, [pc, #172]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a19      	ldr	r1, [r3, #32]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e64:	430b      	orrs	r3, r1
 8001e66:	4927      	ldr	r1, [pc, #156]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e6c:	4b27      	ldr	r3, [pc, #156]	; (8001f0c <HAL_RCC_OscConfig+0x4fc>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e72:	f7ff faf3 	bl	800145c <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7a:	f7ff faef 	bl	800145c <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e037      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e8c:	4b1d      	ldr	r3, [pc, #116]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f0      	beq.n	8001e7a <HAL_RCC_OscConfig+0x46a>
 8001e98:	e02f      	b.n	8001efa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	; (8001f0c <HAL_RCC_OscConfig+0x4fc>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea0:	f7ff fadc 	bl	800145c <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea8:	f7ff fad8 	bl	800145c <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e020      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eba:	4b12      	ldr	r3, [pc, #72]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1f0      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x498>
 8001ec6:	e018      	b.n	8001efa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d101      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e013      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <HAL_RCC_OscConfig+0x4f4>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d106      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d001      	beq.n	8001efa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e000      	b.n	8001efc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40021000 	.word	0x40021000
 8001f08:	40007000 	.word	0x40007000
 8001f0c:	42420060 	.word	0x42420060

08001f10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0d0      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f24:	4b6a      	ldr	r3, [pc, #424]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d910      	bls.n	8001f54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f32:	4b67      	ldr	r3, [pc, #412]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 0207 	bic.w	r2, r3, #7
 8001f3a:	4965      	ldr	r1, [pc, #404]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f42:	4b63      	ldr	r3, [pc, #396]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d001      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0b8      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d020      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f6c:	4b59      	ldr	r3, [pc, #356]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	4a58      	ldr	r2, [pc, #352]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d005      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f84:	4b53      	ldr	r3, [pc, #332]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	4a52      	ldr	r2, [pc, #328]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f90:	4b50      	ldr	r3, [pc, #320]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	494d      	ldr	r1, [pc, #308]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d040      	beq.n	8002030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d107      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	4b47      	ldr	r3, [pc, #284]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d115      	bne.n	8001fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e07f      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d107      	bne.n	8001fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fce:	4b41      	ldr	r3, [pc, #260]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d109      	bne.n	8001fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e073      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fde:	4b3d      	ldr	r3, [pc, #244]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e06b      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fee:	4b39      	ldr	r3, [pc, #228]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f023 0203 	bic.w	r2, r3, #3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	4936      	ldr	r1, [pc, #216]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002000:	f7ff fa2c 	bl	800145c <HAL_GetTick>
 8002004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002006:	e00a      	b.n	800201e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002008:	f7ff fa28 	bl	800145c <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	f241 3288 	movw	r2, #5000	; 0x1388
 8002016:	4293      	cmp	r3, r2
 8002018:	d901      	bls.n	800201e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e053      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800201e:	4b2d      	ldr	r3, [pc, #180]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 020c 	and.w	r2, r3, #12
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	429a      	cmp	r2, r3
 800202e:	d1eb      	bne.n	8002008 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002030:	4b27      	ldr	r3, [pc, #156]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0307 	and.w	r3, r3, #7
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	429a      	cmp	r2, r3
 800203c:	d210      	bcs.n	8002060 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203e:	4b24      	ldr	r3, [pc, #144]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f023 0207 	bic.w	r2, r3, #7
 8002046:	4922      	ldr	r1, [pc, #136]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	4313      	orrs	r3, r2
 800204c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	429a      	cmp	r2, r3
 800205a:	d001      	beq.n	8002060 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e032      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d008      	beq.n	800207e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800206c:	4b19      	ldr	r3, [pc, #100]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	4916      	ldr	r1, [pc, #88]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	4313      	orrs	r3, r2
 800207c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	2b00      	cmp	r3, #0
 8002088:	d009      	beq.n	800209e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800208a:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	490e      	ldr	r1, [pc, #56]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	4313      	orrs	r3, r2
 800209c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800209e:	f000 f821 	bl	80020e4 <HAL_RCC_GetSysClockFreq>
 80020a2:	4602      	mov	r2, r0
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	490a      	ldr	r1, [pc, #40]	; (80020d8 <HAL_RCC_ClockConfig+0x1c8>)
 80020b0:	5ccb      	ldrb	r3, [r1, r3]
 80020b2:	fa22 f303 	lsr.w	r3, r2, r3
 80020b6:	4a09      	ldr	r2, [pc, #36]	; (80020dc <HAL_RCC_ClockConfig+0x1cc>)
 80020b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_RCC_ClockConfig+0x1d0>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff f98a 	bl	80013d8 <HAL_InitTick>

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40022000 	.word	0x40022000
 80020d4:	40021000 	.word	0x40021000
 80020d8:	080029f0 	.word	0x080029f0
 80020dc:	20000020 	.word	0x20000020
 80020e0:	20000024 	.word	0x20000024

080020e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b087      	sub	sp, #28
 80020e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020fe:	4b1e      	ldr	r3, [pc, #120]	; (8002178 <HAL_RCC_GetSysClockFreq+0x94>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f003 030c 	and.w	r3, r3, #12
 800210a:	2b04      	cmp	r3, #4
 800210c:	d002      	beq.n	8002114 <HAL_RCC_GetSysClockFreq+0x30>
 800210e:	2b08      	cmp	r3, #8
 8002110:	d003      	beq.n	800211a <HAL_RCC_GetSysClockFreq+0x36>
 8002112:	e027      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002114:	4b19      	ldr	r3, [pc, #100]	; (800217c <HAL_RCC_GetSysClockFreq+0x98>)
 8002116:	613b      	str	r3, [r7, #16]
      break;
 8002118:	e027      	b.n	800216a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	0c9b      	lsrs	r3, r3, #18
 800211e:	f003 030f 	and.w	r3, r3, #15
 8002122:	4a17      	ldr	r2, [pc, #92]	; (8002180 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002124:	5cd3      	ldrb	r3, [r2, r3]
 8002126:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d010      	beq.n	8002154 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002132:	4b11      	ldr	r3, [pc, #68]	; (8002178 <HAL_RCC_GetSysClockFreq+0x94>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	0c5b      	lsrs	r3, r3, #17
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	4a11      	ldr	r2, [pc, #68]	; (8002184 <HAL_RCC_GetSysClockFreq+0xa0>)
 800213e:	5cd3      	ldrb	r3, [r2, r3]
 8002140:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a0d      	ldr	r2, [pc, #52]	; (800217c <HAL_RCC_GetSysClockFreq+0x98>)
 8002146:	fb02 f203 	mul.w	r2, r2, r3
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	e004      	b.n	800215e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a0c      	ldr	r2, [pc, #48]	; (8002188 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002158:	fb02 f303 	mul.w	r3, r2, r3
 800215c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	613b      	str	r3, [r7, #16]
      break;
 8002162:	e002      	b.n	800216a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <HAL_RCC_GetSysClockFreq+0x98>)
 8002166:	613b      	str	r3, [r7, #16]
      break;
 8002168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800216a:	693b      	ldr	r3, [r7, #16]
}
 800216c:	4618      	mov	r0, r3
 800216e:	371c      	adds	r7, #28
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000
 800217c:	007a1200 	.word	0x007a1200
 8002180:	08002a00 	.word	0x08002a00
 8002184:	08002a10 	.word	0x08002a10
 8002188:	003d0900 	.word	0x003d0900

0800218c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002194:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <RCC_Delay+0x34>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a0a      	ldr	r2, [pc, #40]	; (80021c4 <RCC_Delay+0x38>)
 800219a:	fba2 2303 	umull	r2, r3, r2, r3
 800219e:	0a5b      	lsrs	r3, r3, #9
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	fb02 f303 	mul.w	r3, r2, r3
 80021a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021a8:	bf00      	nop
  }
  while (Delay --);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	1e5a      	subs	r2, r3, #1
 80021ae:	60fa      	str	r2, [r7, #12]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1f9      	bne.n	80021a8 <RCC_Delay+0x1c>
}
 80021b4:	bf00      	nop
 80021b6:	bf00      	nop
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	20000020 	.word	0x20000020
 80021c4:	10624dd3 	.word	0x10624dd3

080021c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e041      	b.n	800225e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d106      	bne.n	80021f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7ff f85a 	bl	80012a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2202      	movs	r2, #2
 80021f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3304      	adds	r3, #4
 8002204:	4619      	mov	r1, r3
 8002206:	4610      	mov	r0, r2
 8002208:	f000 fa56 	bl	80026b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b01      	cmp	r3, #1
 800227a:	d001      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e035      	b.n	80022ec <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2202      	movs	r2, #2
 8002284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68da      	ldr	r2, [r3, #12]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 0201 	orr.w	r2, r2, #1
 8002296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a16      	ldr	r2, [pc, #88]	; (80022f8 <HAL_TIM_Base_Start_IT+0x90>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d009      	beq.n	80022b6 <HAL_TIM_Base_Start_IT+0x4e>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022aa:	d004      	beq.n	80022b6 <HAL_TIM_Base_Start_IT+0x4e>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a12      	ldr	r2, [pc, #72]	; (80022fc <HAL_TIM_Base_Start_IT+0x94>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d111      	bne.n	80022da <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2b06      	cmp	r3, #6
 80022c6:	d010      	beq.n	80022ea <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f042 0201 	orr.w	r2, r2, #1
 80022d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022d8:	e007      	b.n	80022ea <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f042 0201 	orr.w	r2, r2, #1
 80022e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bc80      	pop	{r7}
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40012c00 	.word	0x40012c00
 80022fc:	40000400 	.word	0x40000400

08002300 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d020      	beq.n	8002364 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d01b      	beq.n	8002364 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f06f 0202 	mvn.w	r2, #2
 8002334:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f998 	bl	8002680 <HAL_TIM_IC_CaptureCallback>
 8002350:	e005      	b.n	800235e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f98b 	bl	800266e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f99a 	bl	8002692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	f003 0304 	and.w	r3, r3, #4
 800236a:	2b00      	cmp	r3, #0
 800236c:	d020      	beq.n	80023b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d01b      	beq.n	80023b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f06f 0204 	mvn.w	r2, #4
 8002380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2202      	movs	r2, #2
 8002386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f972 	bl	8002680 <HAL_TIM_IC_CaptureCallback>
 800239c:	e005      	b.n	80023aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f965 	bl	800266e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 f974 	bl	8002692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d020      	beq.n	80023fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f003 0308 	and.w	r3, r3, #8
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d01b      	beq.n	80023fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0208 	mvn.w	r2, #8
 80023cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2204      	movs	r2, #4
 80023d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 f94c 	bl	8002680 <HAL_TIM_IC_CaptureCallback>
 80023e8:	e005      	b.n	80023f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f93f 	bl	800266e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 f94e 	bl	8002692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f003 0310 	and.w	r3, r3, #16
 8002402:	2b00      	cmp	r3, #0
 8002404:	d020      	beq.n	8002448 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f003 0310 	and.w	r3, r3, #16
 800240c:	2b00      	cmp	r3, #0
 800240e:	d01b      	beq.n	8002448 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 0210 	mvn.w	r2, #16
 8002418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2208      	movs	r2, #8
 800241e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800242a:	2b00      	cmp	r3, #0
 800242c:	d003      	beq.n	8002436 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 f926 	bl	8002680 <HAL_TIM_IC_CaptureCallback>
 8002434:	e005      	b.n	8002442 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 f919 	bl	800266e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 f928 	bl	8002692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00c      	beq.n	800246c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	d007      	beq.n	800246c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f06f 0201 	mvn.w	r2, #1
 8002464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe fe5c 	bl	8001124 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00c      	beq.n	8002490 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247c:	2b00      	cmp	r3, #0
 800247e:	d007      	beq.n	8002490 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 fa6f 	bl	800296e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00c      	beq.n	80024b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d007      	beq.n	80024b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 f8f8 	bl	80026a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f003 0320 	and.w	r3, r3, #32
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00c      	beq.n	80024d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f003 0320 	and.w	r3, r3, #32
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d007      	beq.n	80024d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f06f 0220 	mvn.w	r2, #32
 80024d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 fa42 	bl	800295c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024d8:	bf00      	nop
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024ea:	2300      	movs	r3, #0
 80024ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d101      	bne.n	80024fc <HAL_TIM_ConfigClockSource+0x1c>
 80024f8:	2302      	movs	r3, #2
 80024fa:	e0b4      	b.n	8002666 <HAL_TIM_ConfigClockSource+0x186>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2202      	movs	r2, #2
 8002508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800251a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002522:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002534:	d03e      	beq.n	80025b4 <HAL_TIM_ConfigClockSource+0xd4>
 8002536:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800253a:	f200 8087 	bhi.w	800264c <HAL_TIM_ConfigClockSource+0x16c>
 800253e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002542:	f000 8086 	beq.w	8002652 <HAL_TIM_ConfigClockSource+0x172>
 8002546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800254a:	d87f      	bhi.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
 800254c:	2b70      	cmp	r3, #112	; 0x70
 800254e:	d01a      	beq.n	8002586 <HAL_TIM_ConfigClockSource+0xa6>
 8002550:	2b70      	cmp	r3, #112	; 0x70
 8002552:	d87b      	bhi.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
 8002554:	2b60      	cmp	r3, #96	; 0x60
 8002556:	d050      	beq.n	80025fa <HAL_TIM_ConfigClockSource+0x11a>
 8002558:	2b60      	cmp	r3, #96	; 0x60
 800255a:	d877      	bhi.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
 800255c:	2b50      	cmp	r3, #80	; 0x50
 800255e:	d03c      	beq.n	80025da <HAL_TIM_ConfigClockSource+0xfa>
 8002560:	2b50      	cmp	r3, #80	; 0x50
 8002562:	d873      	bhi.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
 8002564:	2b40      	cmp	r3, #64	; 0x40
 8002566:	d058      	beq.n	800261a <HAL_TIM_ConfigClockSource+0x13a>
 8002568:	2b40      	cmp	r3, #64	; 0x40
 800256a:	d86f      	bhi.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
 800256c:	2b30      	cmp	r3, #48	; 0x30
 800256e:	d064      	beq.n	800263a <HAL_TIM_ConfigClockSource+0x15a>
 8002570:	2b30      	cmp	r3, #48	; 0x30
 8002572:	d86b      	bhi.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
 8002574:	2b20      	cmp	r3, #32
 8002576:	d060      	beq.n	800263a <HAL_TIM_ConfigClockSource+0x15a>
 8002578:	2b20      	cmp	r3, #32
 800257a:	d867      	bhi.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
 800257c:	2b00      	cmp	r3, #0
 800257e:	d05c      	beq.n	800263a <HAL_TIM_ConfigClockSource+0x15a>
 8002580:	2b10      	cmp	r3, #16
 8002582:	d05a      	beq.n	800263a <HAL_TIM_ConfigClockSource+0x15a>
 8002584:	e062      	b.n	800264c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6818      	ldr	r0, [r3, #0]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	6899      	ldr	r1, [r3, #8]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f000 f96a 	bl	800286e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80025a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68ba      	ldr	r2, [r7, #8]
 80025b0:	609a      	str	r2, [r3, #8]
      break;
 80025b2:	e04f      	b.n	8002654 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6818      	ldr	r0, [r3, #0]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	6899      	ldr	r1, [r3, #8]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f000 f953 	bl	800286e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025d6:	609a      	str	r2, [r3, #8]
      break;
 80025d8:	e03c      	b.n	8002654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6818      	ldr	r0, [r3, #0]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	6859      	ldr	r1, [r3, #4]
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	461a      	mov	r2, r3
 80025e8:	f000 f8ca 	bl	8002780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2150      	movs	r1, #80	; 0x50
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 f921 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 80025f8:	e02c      	b.n	8002654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6818      	ldr	r0, [r3, #0]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	6859      	ldr	r1, [r3, #4]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	461a      	mov	r2, r3
 8002608:	f000 f8e8 	bl	80027dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2160      	movs	r1, #96	; 0x60
 8002612:	4618      	mov	r0, r3
 8002614:	f000 f911 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 8002618:	e01c      	b.n	8002654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6818      	ldr	r0, [r3, #0]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	6859      	ldr	r1, [r3, #4]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	461a      	mov	r2, r3
 8002628:	f000 f8aa 	bl	8002780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2140      	movs	r1, #64	; 0x40
 8002632:	4618      	mov	r0, r3
 8002634:	f000 f901 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 8002638:	e00c      	b.n	8002654 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4619      	mov	r1, r3
 8002644:	4610      	mov	r0, r2
 8002646:	f000 f8f8 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 800264a:	e003      	b.n	8002654 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
      break;
 8002650:	e000      	b.n	8002654 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002664:	7bfb      	ldrb	r3, [r7, #15]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800266e:	b480      	push	{r7}
 8002670:	b083      	sub	sp, #12
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr

08002680 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr

08002692 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
	...

080026b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a2b      	ldr	r2, [pc, #172]	; (8002778 <TIM_Base_SetConfig+0xc0>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d007      	beq.n	80026e0 <TIM_Base_SetConfig+0x28>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d6:	d003      	beq.n	80026e0 <TIM_Base_SetConfig+0x28>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a28      	ldr	r2, [pc, #160]	; (800277c <TIM_Base_SetConfig+0xc4>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d108      	bne.n	80026f2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a20      	ldr	r2, [pc, #128]	; (8002778 <TIM_Base_SetConfig+0xc0>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d007      	beq.n	800270a <TIM_Base_SetConfig+0x52>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002700:	d003      	beq.n	800270a <TIM_Base_SetConfig+0x52>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a1d      	ldr	r2, [pc, #116]	; (800277c <TIM_Base_SetConfig+0xc4>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d108      	bne.n	800271c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	4313      	orrs	r3, r2
 800271a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	4313      	orrs	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a0d      	ldr	r2, [pc, #52]	; (8002778 <TIM_Base_SetConfig+0xc0>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d103      	bne.n	8002750 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d005      	beq.n	800276e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	f023 0201 	bic.w	r2, r3, #1
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	611a      	str	r2, [r3, #16]
  }
}
 800276e:	bf00      	nop
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr
 8002778:	40012c00 	.word	0x40012c00
 800277c:	40000400 	.word	0x40000400

08002780 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002780:	b480      	push	{r7}
 8002782:	b087      	sub	sp, #28
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	f023 0201 	bic.w	r2, r3, #1
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f023 030a 	bic.w	r3, r3, #10
 80027bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	621a      	str	r2, [r3, #32]
}
 80027d2:	bf00      	nop
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027dc:	b480      	push	{r7}
 80027de:	b087      	sub	sp, #28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a1b      	ldr	r3, [r3, #32]
 80027ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	f023 0210 	bic.w	r2, r3, #16
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	031b      	lsls	r3, r3, #12
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002818:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	697a      	ldr	r2, [r7, #20]
 8002820:	4313      	orrs	r3, r2
 8002822:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	621a      	str	r2, [r3, #32]
}
 8002830:	bf00      	nop
 8002832:	371c      	adds	r7, #28
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr

0800283a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800283a:	b480      	push	{r7}
 800283c:	b085      	sub	sp, #20
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
 8002842:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002850:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4313      	orrs	r3, r2
 8002858:	f043 0307 	orr.w	r3, r3, #7
 800285c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	609a      	str	r2, [r3, #8]
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800286e:	b480      	push	{r7}
 8002870:	b087      	sub	sp, #28
 8002872:	af00      	add	r7, sp, #0
 8002874:	60f8      	str	r0, [r7, #12]
 8002876:	60b9      	str	r1, [r7, #8]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002888:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	021a      	lsls	r2, r3, #8
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	431a      	orrs	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	4313      	orrs	r3, r2
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	4313      	orrs	r3, r2
 800289a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	609a      	str	r2, [r3, #8]
}
 80028a2:	bf00      	nop
 80028a4:	371c      	adds	r7, #28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d101      	bne.n	80028c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028c0:	2302      	movs	r3, #2
 80028c2:	e041      	b.n	8002948 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2202      	movs	r2, #2
 80028d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a14      	ldr	r2, [pc, #80]	; (8002954 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d009      	beq.n	800291c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002910:	d004      	beq.n	800291c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a10      	ldr	r2, [pc, #64]	; (8002958 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d10c      	bne.n	8002936 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002922:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	4313      	orrs	r3, r2
 800292c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40012c00 	.word	0x40012c00
 8002958:	40000400 	.word	0x40000400

0800295c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr

0800296e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr

08002980 <__libc_init_array>:
 8002980:	b570      	push	{r4, r5, r6, lr}
 8002982:	2600      	movs	r6, #0
 8002984:	4d0c      	ldr	r5, [pc, #48]	; (80029b8 <__libc_init_array+0x38>)
 8002986:	4c0d      	ldr	r4, [pc, #52]	; (80029bc <__libc_init_array+0x3c>)
 8002988:	1b64      	subs	r4, r4, r5
 800298a:	10a4      	asrs	r4, r4, #2
 800298c:	42a6      	cmp	r6, r4
 800298e:	d109      	bne.n	80029a4 <__libc_init_array+0x24>
 8002990:	f000 f822 	bl	80029d8 <_init>
 8002994:	2600      	movs	r6, #0
 8002996:	4d0a      	ldr	r5, [pc, #40]	; (80029c0 <__libc_init_array+0x40>)
 8002998:	4c0a      	ldr	r4, [pc, #40]	; (80029c4 <__libc_init_array+0x44>)
 800299a:	1b64      	subs	r4, r4, r5
 800299c:	10a4      	asrs	r4, r4, #2
 800299e:	42a6      	cmp	r6, r4
 80029a0:	d105      	bne.n	80029ae <__libc_init_array+0x2e>
 80029a2:	bd70      	pop	{r4, r5, r6, pc}
 80029a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029a8:	4798      	blx	r3
 80029aa:	3601      	adds	r6, #1
 80029ac:	e7ee      	b.n	800298c <__libc_init_array+0xc>
 80029ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b2:	4798      	blx	r3
 80029b4:	3601      	adds	r6, #1
 80029b6:	e7f2      	b.n	800299e <__libc_init_array+0x1e>
 80029b8:	08002a14 	.word	0x08002a14
 80029bc:	08002a14 	.word	0x08002a14
 80029c0:	08002a14 	.word	0x08002a14
 80029c4:	08002a18 	.word	0x08002a18

080029c8 <memset>:
 80029c8:	4603      	mov	r3, r0
 80029ca:	4402      	add	r2, r0
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d100      	bne.n	80029d2 <memset+0xa>
 80029d0:	4770      	bx	lr
 80029d2:	f803 1b01 	strb.w	r1, [r3], #1
 80029d6:	e7f9      	b.n	80029cc <memset+0x4>

080029d8 <_init>:
 80029d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029da:	bf00      	nop
 80029dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029de:	bc08      	pop	{r3}
 80029e0:	469e      	mov	lr, r3
 80029e2:	4770      	bx	lr

080029e4 <_fini>:
 80029e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e6:	bf00      	nop
 80029e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ea:	bc08      	pop	{r3}
 80029ec:	469e      	mov	lr, r3
 80029ee:	4770      	bx	lr
