/**
 * (c) 2013 Xilinx Inc.
 * XREGDB v0.91
 * XREGCHDR v0.15
 *
 * Generated on: 2018-06-19
 *
 * @file: pmc_dma0.h
 *
 *
 * This file contains confidential and proprietary information
 * of Xilinx, Inc. and is protected under U.S. and
 * international copyright and other intellectual property
 * laws.
 *
 * DISCLAIMER
 * This disclaimer is not a license and does not grant any
 * rights to the materials distributed herewith. Except as
 * otherwise provided in a valid license issued to you by
 * Xilinx, and to the maximum extent permitted by applicable
 * law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
 * WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
 * AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
 * BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
 * INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
 * (2) Xilinx shall not be liable (whether in contract or tort,
 * including negligence, or under any other theory of
 * liability) for any loss or damage of any kind or nature
 * related to, arising under or in connection with these
 * materials, including for any direct, or any indirect,
 * special, incidental, or consequential loss or damage
 * (including loss of data, profits, goodwill, or any type of
 * loss or damage suffered as a result of any action brought
 * by a third party) even if such damage or loss was
 * reasonably foreseeable or Xilinx had been advised of the
 * possibility of the same.
 *
 * CRITICAL APPLICATIONS
 * Xilinx products are not designed or intended to be fail-
 * safe, or for use in any application requiring fail-safe
 * performance, such as life-support or safety devices or
 * systems, Class III medical devices, nuclear facilities,
 * applications related to the deployment of airbags, or any
 * other applications that could lead to death, personal
 * injury, or severe property or environmental damage
 * (individually and collectively, "Critical
 * Applications"). Customer assumes the sole risk and
 * liability of any use of Xilinx products in Critical
 * Applications, subject only to applicable laws and
 * regulations governing limitations on product liability.
 *
 * THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 * PART OF THIS FILE AT ALL TIMES.
 *
 * Naming Convention: <MODULE>_<REGISTER>[_<FIELD>[_<DESC>]]
 *     <MODULE>       Module name (e.g. can or usb)
 *     <REGISTER>     Register within the current module
 *     [_<FIELD>]     Bit field within a register
 *     [_<DESC>]      Type of bit field define:
 *         SHIFT:     Least significant bit for the field
 *         WIDTH:     Size of field in bites
 *         MASK:      A masking over a range of bits or a bit to
 *                    be used for setting or clearing
 *
 */

#ifndef _PMC_DMA0_H_
#define _PMC_DMA0_H_

#ifdef __cplusplus
extern "C" {
#endif

/**
 * PMC_DMA0 Base Address
 */
#define PMC_DMA0_BASEADDR      0XF11C0000

/**
 * Register: PMC_DMA0_PMCDMA_SRC_ADDR
 */
#define PMC_DMA0_PMCDMA_SRC_ADDR    ( ( PMC_DMA0_BASEADDR ) + 0X00000000 )

#define PMC_DMA0_PMCDMA_SRC_ADDR_ADDR_SHIFT   2
#define PMC_DMA0_PMCDMA_SRC_ADDR_ADDR_WIDTH   30
#define PMC_DMA0_PMCDMA_SRC_ADDR_ADDR_MASK    0XFFFFFFFC

/**
 * Register: PMC_DMA0_PMCDMA_SRC_SIZE
 */
#define PMC_DMA0_PMCDMA_SRC_SIZE    ( ( PMC_DMA0_BASEADDR ) + 0X00000004 )

#define PMC_DMA0_PMCDMA_SRC_SIZE_SIZE_SHIFT   2
#define PMC_DMA0_PMCDMA_SRC_SIZE_SIZE_WIDTH   27
#define PMC_DMA0_PMCDMA_SRC_SIZE_SIZE_MASK    0X1FFFFFFC

#define PMC_DMA0_PMCDMA_SRC_SIZE_LAST_WORD_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_SIZE_LAST_WORD_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_SIZE_LAST_WORD_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_SRC_STS
 */
#define PMC_DMA0_PMCDMA_SRC_STS    ( ( PMC_DMA0_BASEADDR ) + 0X00000008 )

#define PMC_DMA0_PMCDMA_SRC_STS_CMD_Q_EMPTY_SHIFT   17
#define PMC_DMA0_PMCDMA_SRC_STS_CMD_Q_EMPTY_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_STS_CMD_Q_EMPTY_MASK    0X00020000

#define PMC_DMA0_PMCDMA_SRC_STS_CMD_Q_FULL_SHIFT   16
#define PMC_DMA0_PMCDMA_SRC_STS_CMD_Q_FULL_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_STS_CMD_Q_FULL_MASK    0X00010000

#define PMC_DMA0_PMCDMA_SRC_STS_DONE_CNT_SHIFT   13
#define PMC_DMA0_PMCDMA_SRC_STS_DONE_CNT_WIDTH   3
#define PMC_DMA0_PMCDMA_SRC_STS_DONE_CNT_MASK    0X0000E000

#define PMC_DMA0_PMCDMA_SRC_STS_SRC_FIFO_LEVEL_SHIFT   5
#define PMC_DMA0_PMCDMA_SRC_STS_SRC_FIFO_LEVEL_WIDTH   8
#define PMC_DMA0_PMCDMA_SRC_STS_SRC_FIFO_LEVEL_MASK    0X00001FE0

#define PMC_DMA0_PMCDMA_SRC_STS_RD_OUTSTANDING_SHIFT   1
#define PMC_DMA0_PMCDMA_SRC_STS_RD_OUTSTANDING_WIDTH   4
#define PMC_DMA0_PMCDMA_SRC_STS_RD_OUTSTANDING_MASK    0X0000001E

#define PMC_DMA0_PMCDMA_SRC_STS_BUSY_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_STS_BUSY_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_STS_BUSY_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_SRC_CTRL
 */
#define PMC_DMA0_PMCDMA_SRC_CTRL    ( ( PMC_DMA0_BASEADDR ) + 0X0000000C )

#define PMC_DMA0_PMCDMA_SRC_CTRL_APB_ERR_RESP_SHIFT   24
#define PMC_DMA0_PMCDMA_SRC_CTRL_APB_ERR_RESP_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL_APB_ERR_RESP_MASK    0X01000000

#define PMC_DMA0_PMCDMA_SRC_CTRL_ENDIANNESS_SHIFT   23
#define PMC_DMA0_PMCDMA_SRC_CTRL_ENDIANNESS_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL_ENDIANNESS_MASK    0X00800000

#define PMC_DMA0_PMCDMA_SRC_CTRL_AXI_BRST_TYPE_SHIFT   22
#define PMC_DMA0_PMCDMA_SRC_CTRL_AXI_BRST_TYPE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL_AXI_BRST_TYPE_MASK    0X00400000

#define PMC_DMA0_PMCDMA_SRC_CTRL_TIMEOUT_VAL_SHIFT   10
#define PMC_DMA0_PMCDMA_SRC_CTRL_TIMEOUT_VAL_WIDTH   12
#define PMC_DMA0_PMCDMA_SRC_CTRL_TIMEOUT_VAL_MASK    0X003FFC00

#define PMC_DMA0_PMCDMA_SRC_CTRL_FIFO_THRESH_SHIFT   2
#define PMC_DMA0_PMCDMA_SRC_CTRL_FIFO_THRESH_WIDTH   8
#define PMC_DMA0_PMCDMA_SRC_CTRL_FIFO_THRESH_MASK    0X000003FC

#define PMC_DMA0_PMCDMA_SRC_CTRL_PAUSE_STRM_SHIFT   1
#define PMC_DMA0_PMCDMA_SRC_CTRL_PAUSE_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL_PAUSE_STRM_MASK    0X00000002

#define PMC_DMA0_PMCDMA_SRC_CTRL_PAUSE_MEM_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_CTRL_PAUSE_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL_PAUSE_MEM_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_SRC_CRC0
 */
#define PMC_DMA0_PMCDMA_SRC_CRC0    ( ( PMC_DMA0_BASEADDR ) + 0X00000010 )

#define PMC_DMA0_PMCDMA_SRC_CRC0_CRC0_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_CRC0_CRC0_WIDTH   32
#define PMC_DMA0_PMCDMA_SRC_CRC0_CRC0_MASK    0XFFFFFFFF

/**
 * Register: PMC_DMA0_PMCDMA_SRC_I_STS
 */
#define PMC_DMA0_PMCDMA_SRC_I_STS    ( ( PMC_DMA0_BASEADDR ) + 0X00000014 )

#define PMC_DMA0_PMCDMA_SRC_I_STS_WR_FULL_CMDQ_SHIFT   7
#define PMC_DMA0_PMCDMA_SRC_I_STS_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_WR_FULL_CMDQ_MASK    0X00000080

#define PMC_DMA0_PMCDMA_SRC_I_STS_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_SRC_I_STS_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_SRC_I_STS_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_SRC_I_STS_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_SRC_I_STS_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_SRC_I_STS_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_SRC_I_STS_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_SRC_I_STS_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_SRC_I_STS_AXI_RDERR_SHIFT   2
#define PMC_DMA0_PMCDMA_SRC_I_STS_AXI_RDERR_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_AXI_RDERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_SRC_I_STS_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_DONE_MASK    0X00000002

#define PMC_DMA0_PMCDMA_SRC_I_STS_MEM_DONE_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_I_STS_MEM_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_STS_MEM_DONE_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_SRC_I_EN
 */
#define PMC_DMA0_PMCDMA_SRC_I_EN    ( ( PMC_DMA0_BASEADDR ) + 0X00000018 )

#define PMC_DMA0_PMCDMA_SRC_I_EN_WR_FULL_CMDQ_SHIFT   7
#define PMC_DMA0_PMCDMA_SRC_I_EN_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_WR_FULL_CMDQ_MASK    0X00000080

#define PMC_DMA0_PMCDMA_SRC_I_EN_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_SRC_I_EN_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_SRC_I_EN_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_SRC_I_EN_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_SRC_I_EN_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_SRC_I_EN_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_SRC_I_EN_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_SRC_I_EN_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_SRC_I_EN_AXI_RDERR_SHIFT   2
#define PMC_DMA0_PMCDMA_SRC_I_EN_AXI_RDERR_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_AXI_RDERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_SRC_I_EN_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_DONE_MASK    0X00000002

#define PMC_DMA0_PMCDMA_SRC_I_EN_MEM_DONE_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_I_EN_MEM_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_EN_MEM_DONE_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_SRC_I_DIS
 */
#define PMC_DMA0_PMCDMA_SRC_I_DIS    ( ( PMC_DMA0_BASEADDR ) + 0X0000001C )

#define PMC_DMA0_PMCDMA_SRC_I_DIS_WR_FULL_CMDQ_SHIFT   7
#define PMC_DMA0_PMCDMA_SRC_I_DIS_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_WR_FULL_CMDQ_MASK    0X00000080

#define PMC_DMA0_PMCDMA_SRC_I_DIS_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_SRC_I_DIS_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_SRC_I_DIS_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_SRC_I_DIS_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_SRC_I_DIS_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_SRC_I_DIS_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_SRC_I_DIS_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_SRC_I_DIS_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_SRC_I_DIS_AXI_RDERR_SHIFT   2
#define PMC_DMA0_PMCDMA_SRC_I_DIS_AXI_RDERR_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_AXI_RDERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_SRC_I_DIS_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_DONE_MASK    0X00000002

#define PMC_DMA0_PMCDMA_SRC_I_DIS_MEM_DONE_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_I_DIS_MEM_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_DIS_MEM_DONE_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_SRC_I_MASK
 */
#define PMC_DMA0_PMCDMA_SRC_I_MASK    ( ( PMC_DMA0_BASEADDR ) + 0X00000020 )

#define PMC_DMA0_PMCDMA_SRC_I_MASK_WR_FULL_CMDQ_SHIFT   7
#define PMC_DMA0_PMCDMA_SRC_I_MASK_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_WR_FULL_CMDQ_MASK    0X00000080

#define PMC_DMA0_PMCDMA_SRC_I_MASK_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_SRC_I_MASK_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_SRC_I_MASK_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_SRC_I_MASK_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_SRC_I_MASK_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_SRC_I_MASK_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_SRC_I_MASK_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_SRC_I_MASK_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_SRC_I_MASK_AXI_RDERR_SHIFT   2
#define PMC_DMA0_PMCDMA_SRC_I_MASK_AXI_RDERR_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_AXI_RDERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_SRC_I_MASK_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_DONE_MASK    0X00000002

#define PMC_DMA0_PMCDMA_SRC_I_MASK_MEM_DONE_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_I_MASK_MEM_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_I_MASK_MEM_DONE_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_SRC_CTRL2
 */
#define PMC_DMA0_PMCDMA_SRC_CTRL2    ( ( PMC_DMA0_BASEADDR ) + 0X00000024 )

#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMASA_SHIFT   27
#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMASA_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMASA_MASK    0X08000000

#define PMC_DMA0_PMCDMA_SRC_CTRL2_ARCACHE_SHIFT   24
#define PMC_DMA0_PMCDMA_SRC_CTRL2_ARCACHE_WIDTH   3
#define PMC_DMA0_PMCDMA_SRC_CTRL2_ARCACHE_MASK    0X07000000

#define PMC_DMA0_PMCDMA_SRC_CTRL2_ROUTE_BIT_SHIFT   23
#define PMC_DMA0_PMCDMA_SRC_CTRL2_ROUTE_BIT_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL2_ROUTE_BIT_MASK    0X00800000

#define PMC_DMA0_PMCDMA_SRC_CTRL2_TIMEOUT_EN_SHIFT   22
#define PMC_DMA0_PMCDMA_SRC_CTRL2_TIMEOUT_EN_WIDTH   1
#define PMC_DMA0_PMCDMA_SRC_CTRL2_TIMEOUT_EN_MASK    0X00400000

#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMAB_SHIFT   19
#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMAB_WIDTH   3
#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMAB_MASK    0X00380000

#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMAA_SHIFT   16
#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMAA_WIDTH   3
#define PMC_DMA0_PMCDMA_SRC_CTRL2_RAM_EMAA_MASK    0X00070000

#define PMC_DMA0_PMCDMA_SRC_CTRL2_TIMEOUT_PRE_SHIFT   4
#define PMC_DMA0_PMCDMA_SRC_CTRL2_TIMEOUT_PRE_WIDTH   12
#define PMC_DMA0_PMCDMA_SRC_CTRL2_TIMEOUT_PRE_MASK    0X0000FFF0

#define PMC_DMA0_PMCDMA_SRC_CTRL2_MAX_OUTS_CMDS_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_CTRL2_MAX_OUTS_CMDS_WIDTH   4
#define PMC_DMA0_PMCDMA_SRC_CTRL2_MAX_OUTS_CMDS_MASK    0X0000000F

/**
 * Register: PMC_DMA0_PMCDMA_SRC_ADDR_MSB
 */
#define PMC_DMA0_PMCDMA_SRC_ADDR_MSB    ( ( PMC_DMA0_BASEADDR ) + 0X00000028 )

#define PMC_DMA0_PMCDMA_SRC_ADDR_MSB_ADDR_MSB_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_ADDR_MSB_ADDR_MSB_WIDTH   17
#define PMC_DMA0_PMCDMA_SRC_ADDR_MSB_ADDR_MSB_MASK    0X0001FFFF

/**
 * Register: PMC_DMA0_PMCDMA_SRC_CRC1
 */
#define PMC_DMA0_PMCDMA_SRC_CRC1    ( ( PMC_DMA0_BASEADDR ) + 0X0000002C )

#define PMC_DMA0_PMCDMA_SRC_CRC1_CRC1_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_CRC1_CRC1_WIDTH   32
#define PMC_DMA0_PMCDMA_SRC_CRC1_CRC1_MASK    0XFFFFFFFF

/**
 * Register: PMC_DMA0_PMCDMA_SRC_CRC2
 */
#define PMC_DMA0_PMCDMA_SRC_CRC2    ( ( PMC_DMA0_BASEADDR ) + 0X00000030 )

#define PMC_DMA0_PMCDMA_SRC_CRC2_CRC2_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_CRC2_CRC2_WIDTH   32
#define PMC_DMA0_PMCDMA_SRC_CRC2_CRC2_MASK    0XFFFFFFFF

/**
 * Register: PMC_DMA0_PMCDMA_SRC_CRC3
 */
#define PMC_DMA0_PMCDMA_SRC_CRC3    ( ( PMC_DMA0_BASEADDR ) + 0X00000034 )

#define PMC_DMA0_PMCDMA_SRC_CRC3_CRC3_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_CRC3_CRC3_WIDTH   32
#define PMC_DMA0_PMCDMA_SRC_CRC3_CRC3_MASK    0XFFFFFFFF

/**
 * Register: PMC_DMA0_PMCDMA_DST_ADDR
 */
#define PMC_DMA0_PMCDMA_DST_ADDR    ( ( PMC_DMA0_BASEADDR ) + 0X00000800 )

#define PMC_DMA0_PMCDMA_DST_ADDR_ADDR_SHIFT   2
#define PMC_DMA0_PMCDMA_DST_ADDR_ADDR_WIDTH   30
#define PMC_DMA0_PMCDMA_DST_ADDR_ADDR_MASK    0XFFFFFFFC

/**
 * Register: PMC_DMA0_PMCDMA_DST_SIZE
 */
#define PMC_DMA0_PMCDMA_DST_SIZE    ( ( PMC_DMA0_BASEADDR ) + 0X00000804 )

#define PMC_DMA0_PMCDMA_DST_SIZE_SIZE_SHIFT   2
#define PMC_DMA0_PMCDMA_DST_SIZE_SIZE_WIDTH   27
#define PMC_DMA0_PMCDMA_DST_SIZE_SIZE_MASK    0X1FFFFFFC

/**
 * Register: PMC_DMA0_PMCDMA_DST_STS
 */
#define PMC_DMA0_PMCDMA_DST_STS    ( ( PMC_DMA0_BASEADDR ) + 0X00000808 )

#define PMC_DMA0_PMCDMA_DST_STS_CMD_Q_EMPTY_SHIFT   17
#define PMC_DMA0_PMCDMA_DST_STS_CMD_Q_EMPTY_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_STS_CMD_Q_EMPTY_MASK    0X00020000

#define PMC_DMA0_PMCDMA_DST_STS_CMD_Q_FULL_SHIFT   16
#define PMC_DMA0_PMCDMA_DST_STS_CMD_Q_FULL_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_STS_CMD_Q_FULL_MASK    0X00010000

#define PMC_DMA0_PMCDMA_DST_STS_DONE_CNT_SHIFT   13
#define PMC_DMA0_PMCDMA_DST_STS_DONE_CNT_WIDTH   3
#define PMC_DMA0_PMCDMA_DST_STS_DONE_CNT_MASK    0X0000E000

#define PMC_DMA0_PMCDMA_DST_STS_DST_FIFO_LEVEL_SHIFT   5
#define PMC_DMA0_PMCDMA_DST_STS_DST_FIFO_LEVEL_WIDTH   8
#define PMC_DMA0_PMCDMA_DST_STS_DST_FIFO_LEVEL_MASK    0X00001FE0

#define PMC_DMA0_PMCDMA_DST_STS_WR_OUTSTANDING_SHIFT   1
#define PMC_DMA0_PMCDMA_DST_STS_WR_OUTSTANDING_WIDTH   4
#define PMC_DMA0_PMCDMA_DST_STS_WR_OUTSTANDING_MASK    0X0000001E

#define PMC_DMA0_PMCDMA_DST_STS_BUSY_SHIFT   0
#define PMC_DMA0_PMCDMA_DST_STS_BUSY_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_STS_BUSY_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_DST_CTRL
 */
#define PMC_DMA0_PMCDMA_DST_CTRL    ( ( PMC_DMA0_BASEADDR ) + 0X0000080C )

#define PMC_DMA0_PMCDMA_DST_CTRL_SSS_FIFOTHRESH_SHIFT   25
#define PMC_DMA0_PMCDMA_DST_CTRL_SSS_FIFOTHRESH_WIDTH   7
#define PMC_DMA0_PMCDMA_DST_CTRL_SSS_FIFOTHRESH_MASK    0XFE000000

#define PMC_DMA0_PMCDMA_DST_CTRL_APB_ERR_RESP_SHIFT   24
#define PMC_DMA0_PMCDMA_DST_CTRL_APB_ERR_RESP_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL_APB_ERR_RESP_MASK    0X01000000

#define PMC_DMA0_PMCDMA_DST_CTRL_ENDIANNESS_SHIFT   23
#define PMC_DMA0_PMCDMA_DST_CTRL_ENDIANNESS_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL_ENDIANNESS_MASK    0X00800000

#define PMC_DMA0_PMCDMA_DST_CTRL_AXI_BRST_TYPE_SHIFT   22
#define PMC_DMA0_PMCDMA_DST_CTRL_AXI_BRST_TYPE_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL_AXI_BRST_TYPE_MASK    0X00400000

#define PMC_DMA0_PMCDMA_DST_CTRL_TIMEOUT_VAL_SHIFT   10
#define PMC_DMA0_PMCDMA_DST_CTRL_TIMEOUT_VAL_WIDTH   12
#define PMC_DMA0_PMCDMA_DST_CTRL_TIMEOUT_VAL_MASK    0X003FFC00

#define PMC_DMA0_PMCDMA_DST_CTRL_FIFO_THRESH_SHIFT   2
#define PMC_DMA0_PMCDMA_DST_CTRL_FIFO_THRESH_WIDTH   8
#define PMC_DMA0_PMCDMA_DST_CTRL_FIFO_THRESH_MASK    0X000003FC

#define PMC_DMA0_PMCDMA_DST_CTRL_PAUSE_STRM_SHIFT   1
#define PMC_DMA0_PMCDMA_DST_CTRL_PAUSE_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL_PAUSE_STRM_MASK    0X00000002

#define PMC_DMA0_PMCDMA_DST_CTRL_PAUSE_MEM_SHIFT   0
#define PMC_DMA0_PMCDMA_DST_CTRL_PAUSE_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL_PAUSE_MEM_MASK    0X00000001

/**
 * Register: PMC_DMA0_PMCDMA_DST_I_STS
 */
#define PMC_DMA0_PMCDMA_DST_I_STS    ( ( PMC_DMA0_BASEADDR ) + 0X00000814 )

#define PMC_DMA0_PMCDMA_DST_I_STS_SSS_ERROR_SHIFT   9
#define PMC_DMA0_PMCDMA_DST_I_STS_SSS_ERROR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_SSS_ERROR_MASK    0X00000200

#define PMC_DMA0_PMCDMA_DST_I_STS_WR_FULL_CMDQ_SHIFT   8
#define PMC_DMA0_PMCDMA_DST_I_STS_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_WR_FULL_CMDQ_MASK    0X00000100

#define PMC_DMA0_PMCDMA_DST_I_STS_FIFO_OVERFLOW_SHIFT   7
#define PMC_DMA0_PMCDMA_DST_I_STS_FIFO_OVERFLOW_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_FIFO_OVERFLOW_MASK    0X00000080

#define PMC_DMA0_PMCDMA_DST_I_STS_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_DST_I_STS_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_DST_I_STS_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_DST_I_STS_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_DST_I_STS_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_DST_I_STS_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_DST_I_STS_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_DST_I_STS_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_DST_I_STS_AXI_BRESP_ERR_SHIFT   2
#define PMC_DMA0_PMCDMA_DST_I_STS_AXI_BRESP_ERR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_AXI_BRESP_ERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_DST_I_STS_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_DST_I_STS_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_STS_DONE_MASK    0X00000002

/**
 * Register: PMC_DMA0_PMCDMA_DST_I_EN
 */
#define PMC_DMA0_PMCDMA_DST_I_EN    ( ( PMC_DMA0_BASEADDR ) + 0X00000818 )

#define PMC_DMA0_PMCDMA_DST_I_EN_SSS_ERROR_SHIFT   9
#define PMC_DMA0_PMCDMA_DST_I_EN_SSS_ERROR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_SSS_ERROR_MASK    0X00000200

#define PMC_DMA0_PMCDMA_DST_I_EN_WR_FULL_CMDQ_SHIFT   8
#define PMC_DMA0_PMCDMA_DST_I_EN_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_WR_FULL_CMDQ_MASK    0X00000100

#define PMC_DMA0_PMCDMA_DST_I_EN_FIFO_OVERFLOW_SHIFT   7
#define PMC_DMA0_PMCDMA_DST_I_EN_FIFO_OVERFLOW_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_FIFO_OVERFLOW_MASK    0X00000080

#define PMC_DMA0_PMCDMA_DST_I_EN_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_DST_I_EN_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_DST_I_EN_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_DST_I_EN_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_DST_I_EN_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_DST_I_EN_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_DST_I_EN_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_DST_I_EN_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_DST_I_EN_AXI_BRESP_ERR_SHIFT   2
#define PMC_DMA0_PMCDMA_DST_I_EN_AXI_BRESP_ERR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_AXI_BRESP_ERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_DST_I_EN_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_DST_I_EN_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_EN_DONE_MASK    0X00000002

/**
 * Register: PMC_DMA0_PMCDMA_DST_I_DIS
 */
#define PMC_DMA0_PMCDMA_DST_I_DIS    ( ( PMC_DMA0_BASEADDR ) + 0X0000081C )

#define PMC_DMA0_PMCDMA_DST_I_DIS_SSS_ERROR_SHIFT   9
#define PMC_DMA0_PMCDMA_DST_I_DIS_SSS_ERROR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_SSS_ERROR_MASK    0X00000200

#define PMC_DMA0_PMCDMA_DST_I_DIS_WR_FULL_CMDQ_SHIFT   8
#define PMC_DMA0_PMCDMA_DST_I_DIS_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_WR_FULL_CMDQ_MASK    0X00000100

#define PMC_DMA0_PMCDMA_DST_I_DIS_FIFO_OVERFLOW_SHIFT   7
#define PMC_DMA0_PMCDMA_DST_I_DIS_FIFO_OVERFLOW_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_FIFO_OVERFLOW_MASK    0X00000080

#define PMC_DMA0_PMCDMA_DST_I_DIS_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_DST_I_DIS_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_DST_I_DIS_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_DST_I_DIS_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_DST_I_DIS_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_DST_I_DIS_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_DST_I_DIS_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_DST_I_DIS_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_DST_I_DIS_AXI_BRESP_ERR_SHIFT   2
#define PMC_DMA0_PMCDMA_DST_I_DIS_AXI_BRESP_ERR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_AXI_BRESP_ERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_DST_I_DIS_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_DIS_DONE_MASK    0X00000002

/**
 * Register: PMC_DMA0_PMCDMA_DST_I_MASK
 */
#define PMC_DMA0_PMCDMA_DST_I_MASK    ( ( PMC_DMA0_BASEADDR ) + 0X00000820 )

#define PMC_DMA0_PMCDMA_DST_I_MASK_SSS_ERROR_SHIFT   9
#define PMC_DMA0_PMCDMA_DST_I_MASK_SSS_ERROR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_SSS_ERROR_MASK    0X00000200

#define PMC_DMA0_PMCDMA_DST_I_MASK_WR_FULL_CMDQ_SHIFT   8
#define PMC_DMA0_PMCDMA_DST_I_MASK_WR_FULL_CMDQ_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_WR_FULL_CMDQ_MASK    0X00000100

#define PMC_DMA0_PMCDMA_DST_I_MASK_FIFO_OVERFLOW_SHIFT   7
#define PMC_DMA0_PMCDMA_DST_I_MASK_FIFO_OVERFLOW_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_FIFO_OVERFLOW_MASK    0X00000080

#define PMC_DMA0_PMCDMA_DST_I_MASK_INVALID_APB_SHIFT   6
#define PMC_DMA0_PMCDMA_DST_I_MASK_INVALID_APB_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_INVALID_APB_MASK    0X00000040

#define PMC_DMA0_PMCDMA_DST_I_MASK_THRESH_HIT_SHIFT   5
#define PMC_DMA0_PMCDMA_DST_I_MASK_THRESH_HIT_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_THRESH_HIT_MASK    0X00000020

#define PMC_DMA0_PMCDMA_DST_I_MASK_TIMEOUT_MEM_SHIFT   4
#define PMC_DMA0_PMCDMA_DST_I_MASK_TIMEOUT_MEM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_TIMEOUT_MEM_MASK    0X00000010

#define PMC_DMA0_PMCDMA_DST_I_MASK_TIMEOUT_STRM_SHIFT   3
#define PMC_DMA0_PMCDMA_DST_I_MASK_TIMEOUT_STRM_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_TIMEOUT_STRM_MASK    0X00000008

#define PMC_DMA0_PMCDMA_DST_I_MASK_AXI_BRESP_ERR_SHIFT   2
#define PMC_DMA0_PMCDMA_DST_I_MASK_AXI_BRESP_ERR_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_AXI_BRESP_ERR_MASK    0X00000004

#define PMC_DMA0_PMCDMA_DST_I_MASK_DONE_SHIFT   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_DONE_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_I_MASK_DONE_MASK    0X00000002

/**
 * Register: PMC_DMA0_PMCDMA_DST_CTRL2
 */
#define PMC_DMA0_PMCDMA_DST_CTRL2    ( ( PMC_DMA0_BASEADDR ) + 0X00000824 )

#define PMC_DMA0_PMCDMA_DST_CTRL2_SMAP_MODE_EN_SHIFT   28
#define PMC_DMA0_PMCDMA_DST_CTRL2_SMAP_MODE_EN_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL2_SMAP_MODE_EN_MASK    0X10000000

#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMASA_SHIFT   27
#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMASA_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMASA_MASK    0X08000000

#define PMC_DMA0_PMCDMA_DST_CTRL2_AWCACHE_SHIFT   24
#define PMC_DMA0_PMCDMA_DST_CTRL2_AWCACHE_WIDTH   3
#define PMC_DMA0_PMCDMA_DST_CTRL2_AWCACHE_MASK    0X07000000

#define PMC_DMA0_PMCDMA_DST_CTRL2_ROUTE_BIT_SHIFT   23
#define PMC_DMA0_PMCDMA_DST_CTRL2_ROUTE_BIT_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL2_ROUTE_BIT_MASK    0X00800000

#define PMC_DMA0_PMCDMA_DST_CTRL2_TIMEOUT_EN_SHIFT   22
#define PMC_DMA0_PMCDMA_DST_CTRL2_TIMEOUT_EN_WIDTH   1
#define PMC_DMA0_PMCDMA_DST_CTRL2_TIMEOUT_EN_MASK    0X00400000

#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMAB_SHIFT   19
#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMAB_WIDTH   3
#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMAB_MASK    0X00380000

#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMAA_SHIFT   16
#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMAA_WIDTH   3
#define PMC_DMA0_PMCDMA_DST_CTRL2_RAM_EMAA_MASK    0X00070000

#define PMC_DMA0_PMCDMA_DST_CTRL2_TIMEOUT_PRE_SHIFT   4
#define PMC_DMA0_PMCDMA_DST_CTRL2_TIMEOUT_PRE_WIDTH   12
#define PMC_DMA0_PMCDMA_DST_CTRL2_TIMEOUT_PRE_MASK    0X0000FFF0

#define PMC_DMA0_PMCDMA_DST_CTRL2_MAX_OUTS_CMDS_SHIFT   0
#define PMC_DMA0_PMCDMA_DST_CTRL2_MAX_OUTS_CMDS_WIDTH   4
#define PMC_DMA0_PMCDMA_DST_CTRL2_MAX_OUTS_CMDS_MASK    0X0000000F

/**
 * Register: PMC_DMA0_PMCDMA_DST_ADDR_MSB
 */
#define PMC_DMA0_PMCDMA_DST_ADDR_MSB    ( ( PMC_DMA0_BASEADDR ) + 0X00000828 )

#define PMC_DMA0_PMCDMA_DST_ADDR_MSB_ADDR_MSB_SHIFT   0
#define PMC_DMA0_PMCDMA_DST_ADDR_MSB_ADDR_MSB_WIDTH   17
#define PMC_DMA0_PMCDMA_DST_ADDR_MSB_ADDR_MSB_MASK    0X0001FFFF

/**
 * Register: PMC_DMA0_PMCDMA_SRC_QOS
 */
#define PMC_DMA0_PMCDMA_SRC_QOS    ( ( PMC_DMA0_BASEADDR ) + 0X00000830 )

#define PMC_DMA0_PMCDMA_SRC_QOS_VAL_SHIFT   0
#define PMC_DMA0_PMCDMA_SRC_QOS_VAL_WIDTH   4
#define PMC_DMA0_PMCDMA_SRC_QOS_VAL_MASK    0X0000000F

/**
 * Register: PMC_DMA0_PMCDMA_DST_QOS
 */
#define PMC_DMA0_PMCDMA_DST_QOS    ( ( PMC_DMA0_BASEADDR ) + 0X00000834 )

#define PMC_DMA0_PMCDMA_DST_QOS_VAL_SHIFT   0
#define PMC_DMA0_PMCDMA_DST_QOS_VAL_WIDTH   4
#define PMC_DMA0_PMCDMA_DST_QOS_VAL_MASK    0X0000000F

/**
 * Register: PMC_DMA0_PMCDMA_SSS_CFG
 */
#define PMC_DMA0_PMCDMA_SSS_CFG    ( ( PMC_DMA0_BASEADDR ) + 0X00000FF4 )

#define PMC_DMA0_PMCDMA_SSS_CFG_SS_CFG_SHIFT   0
#define PMC_DMA0_PMCDMA_SSS_CFG_SS_CFG_WIDTH   32
#define PMC_DMA0_PMCDMA_SSS_CFG_SS_CFG_MASK    0XFFFFFFFF

/**
 * Register: PMC_DMA0_PMCDMA_SAFETY_CHK
 */
#define PMC_DMA0_PMCDMA_SAFETY_CHK    ( ( PMC_DMA0_BASEADDR ) + 0X00000FF8 )

#define PMC_DMA0_PMCDMA_SAFETY_CHK_CHK_VAL_SHIFT   0
#define PMC_DMA0_PMCDMA_SAFETY_CHK_CHK_VAL_WIDTH   32
#define PMC_DMA0_PMCDMA_SAFETY_CHK_CHK_VAL_MASK    0XFFFFFFFF

/**
 * Register: PMC_DMA0_PMCDMA_FUTURE_ECO
 */
#define PMC_DMA0_PMCDMA_FUTURE_ECO    ( ( PMC_DMA0_BASEADDR ) + 0X00000FFC )

#define PMC_DMA0_PMCDMA_FUTURE_ECO_VAL_SHIFT   0
#define PMC_DMA0_PMCDMA_FUTURE_ECO_VAL_WIDTH   32
#define PMC_DMA0_PMCDMA_FUTURE_ECO_VAL_MASK    0XFFFFFFFF

#ifdef __cplusplus
}
#endif


#endif /* _PMC_DMA0_H_ */
