<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_clock\impl\gwsynthesis\onekiwi_clock.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_clock\src\onekiwi_clock.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5QN48XFC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Aug  1 16:12:42 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>94</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>94</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>i_clk_27mhz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i_clk_27mhz</td>
<td>50.000(MHz)</td>
<td>149.789(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>i_clk_27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_clk_27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.324</td>
<td>clk_counter_0_s0/Q</td>
<td>o_leds_4_s1/CE</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.644</td>
</tr>
<tr>
<td>2</td>
<td>13.591</td>
<td>clk_counter_0_s0/Q</td>
<td>o_leds_0_s1/CE</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.376</td>
</tr>
<tr>
<td>3</td>
<td>13.620</td>
<td>clk_counter_0_s0/Q</td>
<td>o_leds_1_s1/CE</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.348</td>
</tr>
<tr>
<td>4</td>
<td>13.620</td>
<td>clk_counter_0_s0/Q</td>
<td>o_leds_2_s1/CE</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.348</td>
</tr>
<tr>
<td>5</td>
<td>13.869</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_1_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.099</td>
</tr>
<tr>
<td>6</td>
<td>13.869</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_2_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.099</td>
</tr>
<tr>
<td>7</td>
<td>13.869</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_3_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.099</td>
</tr>
<tr>
<td>8</td>
<td>13.869</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_4_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.099</td>
</tr>
<tr>
<td>9</td>
<td>13.869</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_5_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.099</td>
</tr>
<tr>
<td>10</td>
<td>13.879</td>
<td>clk_counter_0_s0/Q</td>
<td>o_leds_3_s1/CE</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.089</td>
</tr>
<tr>
<td>11</td>
<td>14.151</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_6_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>12</td>
<td>14.151</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_7_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>13</td>
<td>14.151</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_8_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>14</td>
<td>14.151</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_9_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>15</td>
<td>14.151</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_10_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>16</td>
<td>14.151</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_11_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>17</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_27_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>18</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>counter_2_s0/CE</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>19</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>counter_3_s0/CE</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>20</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_12_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>21</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_13_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>22</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_14_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>23</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_15_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>24</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_16_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
<tr>
<td>25</td>
<td>14.158</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_17_s0/RESET</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.810</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>flag_s3/Q</td>
<td>flag_s3/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_0_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.525</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>4</td>
<td>0.541</td>
<td>clk_counter_2_s0/Q</td>
<td>clk_counter_2_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.541</td>
<td>clk_counter_6_s0/Q</td>
<td>clk_counter_6_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>6</td>
<td>0.541</td>
<td>clk_counter_8_s0/Q</td>
<td>clk_counter_8_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>7</td>
<td>0.541</td>
<td>clk_counter_12_s0/Q</td>
<td>clk_counter_12_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>8</td>
<td>0.541</td>
<td>clk_counter_14_s0/Q</td>
<td>clk_counter_14_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>9</td>
<td>0.541</td>
<td>clk_counter_18_s0/Q</td>
<td>clk_counter_18_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>clk_counter_20_s0/Q</td>
<td>clk_counter_20_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.541</td>
<td>clk_counter_24_s0/Q</td>
<td>clk_counter_24_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>12</td>
<td>0.541</td>
<td>clk_counter_26_s0/Q</td>
<td>clk_counter_26_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>13</td>
<td>0.632</td>
<td>clk_counter_1_s0/Q</td>
<td>clk_counter_1_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>14</td>
<td>0.661</td>
<td>counter_3_s0/Q</td>
<td>counter_3_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>15</td>
<td>0.662</td>
<td>counter_1_s0/Q</td>
<td>counter_1_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.662</td>
</tr>
<tr>
<td>16</td>
<td>0.696</td>
<td>o_leds_6_s1/Q</td>
<td>o_leds_5_s1/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>o_leds_2_s1/Q</td>
<td>o_leds_1_s1/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>o_leds_7_s2/Q</td>
<td>o_leds_6_s1/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.713</td>
<td>clk_counter_27_s0/Q</td>
<td>clk_counter_27_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>20</td>
<td>0.713</td>
<td>clk_counter_5_s0/Q</td>
<td>clk_counter_5_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>21</td>
<td>0.713</td>
<td>clk_counter_21_s0/Q</td>
<td>clk_counter_21_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>22</td>
<td>0.715</td>
<td>clk_counter_4_s0/Q</td>
<td>clk_counter_4_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>23</td>
<td>0.715</td>
<td>clk_counter_11_s0/Q</td>
<td>clk_counter_11_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>24</td>
<td>0.715</td>
<td>clk_counter_16_s0/Q</td>
<td>clk_counter_16_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>25</td>
<td>0.715</td>
<td>clk_counter_17_s0/Q</td>
<td>clk_counter_17_s0/D</td>
<td>i_clk_27mhz:[R]</td>
<td>i_clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>clk_counter_26_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>clk_counter_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>clk_counter_23_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>clk_counter_19_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>clk_counter_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>o_leds_7_s2</td>
</tr>
<tr>
<td>7</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>clk_counter_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>i_clk_27mhz</td>
<td>counter_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>11.055</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">o_leds_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>o_leds_4_s1/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>o_leds_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 23.120%; route: 4.768, 71.768%; tC2Q: 0.340, 5.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.787</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">o_leds_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>o_leds_0_s1/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>o_leds_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 24.090%; route: 4.501, 70.584%; tC2Q: 0.340, 5.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.758</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">o_leds_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>o_leds_1_s1/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>o_leds_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 24.199%; route: 4.472, 70.451%; tC2Q: 0.340, 5.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.758</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">o_leds_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>o_leds_2_s1/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>o_leds_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 24.199%; route: 4.472, 70.451%; tC2Q: 0.340, 5.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">clk_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>clk_counter_1_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>clk_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 25.185%; route: 4.223, 69.246%; tC2Q: 0.340, 5.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">clk_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clk_counter_2_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clk_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 25.185%; route: 4.223, 69.246%; tC2Q: 0.340, 5.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">clk_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>clk_counter_3_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>clk_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 25.185%; route: 4.223, 69.246%; tC2Q: 0.340, 5.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">clk_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>clk_counter_4_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>clk_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 25.185%; route: 4.223, 69.246%; tC2Q: 0.340, 5.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">clk_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>clk_counter_5_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>clk_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 25.185%; route: 4.223, 69.246%; tC2Q: 0.340, 5.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">o_leds_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>o_leds_3_s1/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>o_leds_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 25.227%; route: 4.213, 69.195%; tC2Q: 0.340, 5.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.227</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">clk_counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clk_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.409%; route: 3.941, 67.752%; tC2Q: 0.340, 5.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.227</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">clk_counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clk_counter_7_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clk_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.409%; route: 3.941, 67.752%; tC2Q: 0.340, 5.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.227</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">clk_counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>clk_counter_8_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>clk_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.409%; route: 3.941, 67.752%; tC2Q: 0.340, 5.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.227</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clk_counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clk_counter_9_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clk_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.409%; route: 3.941, 67.752%; tC2Q: 0.340, 5.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.227</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">clk_counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>clk_counter_10_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>clk_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.409%; route: 3.941, 67.752%; tC2Q: 0.340, 5.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.227</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">clk_counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>clk_counter_11_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>clk_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.409%; route: 3.941, 67.752%; tC2Q: 0.340, 5.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">clk_counter_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>clk_counter_27_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>clk_counter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">counter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">clk_counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clk_counter_12_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clk_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">clk_counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clk_counter_13_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clk_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">clk_counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>clk_counter_14_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>clk_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">clk_counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>clk_counter_15_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>clk_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">clk_counter_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>clk_counter_16_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>clk_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n186_s8/I0</td>
</tr>
<tr>
<td>6.802</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n186_s8/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n186_s2/I1</td>
</tr>
<tr>
<td>7.862</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n186_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>n48_s1/I3</td>
</tr>
<tr>
<td>9.658</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">n48_s1/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">clk_counter_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>clk_counter_17_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>clk_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.536, 26.440%; route: 3.934, 67.715%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>flag_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>flag_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>flag_s3/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">flag_s3/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>n95_s3/I3</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">n95_s3/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">flag_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>flag_s3/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>flag_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>n33_s2/I0</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">n33_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>clk_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>n53_s2/I0</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clk_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">clk_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">clk_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clk_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clk_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">clk_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>n27_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">clk_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clk_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>clk_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">clk_counter_8_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">clk_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>clk_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>clk_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clk_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">clk_counter_12_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>n21_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">n21_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">clk_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clk_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clk_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>clk_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">clk_counter_14_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">clk_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>clk_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>clk_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clk_counter_18_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_18_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td>n15_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">n15_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">clk_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clk_counter_18_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clk_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clk_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">clk_counter_20_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td>n13_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">n13_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">clk_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clk_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clk_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>clk_counter_24_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">clk_counter_24_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td>n9_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">n9_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">clk_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>clk_counter_24_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>clk_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>clk_counter_26_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">clk_counter_26_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>n7_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">n7_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">clk_counter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>clk_counter_26_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>clk_counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>clk_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">clk_counter_1_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>n32_s/I0</td>
</tr>
<tr>
<td>3.895</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>3.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">clk_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>clk_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>clk_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.631%; route: 0.002, 0.277%; tC2Q: 0.247, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>n50_s0/I3</td>
</tr>
<tr>
<td>3.924</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">n50_s0/F</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.353%; route: 0.002, 0.265%; tC2Q: 0.247, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">counter_1_s0/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>n52_s0/I1</td>
</tr>
<tr>
<td>3.925</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" background: #97FFFF;">n52_s0/F</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.271%; route: 0.003, 0.397%; tC2Q: 0.247, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>o_leds_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>o_leds_6_s1/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">o_leds_6_s1/Q</td>
</tr>
<tr>
<td>3.960</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" font-weight:bold;">o_leds_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>o_leds_5_s1/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>o_leds_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 64.532%; tC2Q: 0.247, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>o_leds_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>o_leds_2_s1/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">o_leds_2_s1/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">o_leds_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>o_leds_1_s1/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>o_leds_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 65.129%; tC2Q: 0.247, 34.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>o_leds_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_leds_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>o_leds_7_s2/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td style=" font-weight:bold;">o_leds_7_s2/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">o_leds_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>o_leds_6_s1/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>o_leds_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 65.129%; tC2Q: 0.247, 34.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>clk_counter_27_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">clk_counter_27_s0/Q</td>
</tr>
<tr>
<td>3.684</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>n6_s/I1</td>
</tr>
<tr>
<td>3.976</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n6_s/SUM</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">clk_counter_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>clk_counter_27_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>clk_counter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>clk_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">clk_counter_5_s0/Q</td>
</tr>
<tr>
<td>3.684</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>n28_s/I1</td>
</tr>
<tr>
<td>3.976</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">clk_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>clk_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>clk_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>clk_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">clk_counter_21_s0/Q</td>
</tr>
<tr>
<td>3.684</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C11[1][B]</td>
<td>n12_s/I1</td>
</tr>
<tr>
<td>3.976</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n12_s/SUM</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">clk_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>clk_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>clk_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>clk_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">clk_counter_4_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">clk_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>clk_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>clk_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>clk_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">clk_counter_11_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">clk_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>clk_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>clk_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>clk_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">clk_counter_16_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[2][A]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">clk_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>clk_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>clk_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>clk_counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">clk_counter_17_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[2][B]</td>
<td>n16_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n16_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">clk_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOL6[A]</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>clk_counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>clk_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_counter_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clk_counter_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clk_counter_26_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_counter_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clk_counter_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clk_counter_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clk_counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clk_counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clk_counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clk_counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clk_counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clk_counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>o_leds_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>o_leds_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>o_leds_7_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clk_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clk_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>i_clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>counter_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>41</td>
<td>i_clk_27mhz_d</td>
<td>13.324</td>
<td>0.195</td>
</tr>
<tr>
<td>40</td>
<td>n48_5</td>
<td>13.324</td>
<td>1.838</td>
</tr>
<tr>
<td>5</td>
<td>counter[0]</td>
<td>16.051</td>
<td>0.853</td>
</tr>
<tr>
<td>4</td>
<td>counter[1]</td>
<td>16.458</td>
<td>0.609</td>
</tr>
<tr>
<td>4</td>
<td>n186_16</td>
<td>14.496</td>
<td>0.600</td>
</tr>
<tr>
<td>3</td>
<td>counter[2]</td>
<td>16.595</td>
<td>0.258</td>
</tr>
<tr>
<td>3</td>
<td>n186_6</td>
<td>13.324</td>
<td>1.333</td>
</tr>
<tr>
<td>3</td>
<td>clk_counter[0]</td>
<td>13.324</td>
<td>1.442</td>
</tr>
<tr>
<td>2</td>
<td>o_leds_d[4]</td>
<td>18.054</td>
<td>1.310</td>
</tr>
<tr>
<td>2</td>
<td>o_leds_d[5]</td>
<td>17.930</td>
<td>2.046</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
