module HA_Test( );
reg a, b;
wire sum, carry;
half_adder g1(a,b, sum,carry);
initial
begin
#0 a=1'b0; b=1'b0;
#30 a=1'b0; b=1'b1;
#30 a=1'b1; b=1'b0;
#30 a=1'b1; b=1'b1;
end
initial 
$monitor ( $time, "a = %b, b = %b, sum = %b, carry = %b", a, b, sum, carry);
initial 
#100 $finish;
endmodule