{
  "module_name": "dcn20_mpc.c",
  "hash_id": "1ecb2ea8c23c2ba5deb3c6b4dc146d7caea0a3a71f2d70db8af262a7be7cc35b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_mpc.c",
  "human_readable_source": " \n\n#include \"dcn20_mpc.h\"\n\n#include \"reg_helper.h\"\n#include \"dc.h\"\n#include \"mem_input.h\"\n#include \"dcn10/dcn10_cm_common.h\"\n\n#define REG(reg)\\\n\tmpc20->mpc_regs->reg\n\n#define IND_REG(index) \\\n\t(index)\n\n#define CTX \\\n\tmpc20->base.ctx\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\tmpc20->mpc_shift->field_name, mpc20->mpc_mask->field_name\n\n#define NUM_ELEMENTS(a) (sizeof(a) / sizeof((a)[0]))\n\nvoid mpc2_update_blending(\n\tstruct mpc *mpc,\n\tstruct mpcc_blnd_cfg *blnd_cfg,\n\tint mpcc_id)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tstruct mpcc *mpcc = mpc1_get_mpcc(mpc, mpcc_id);\n\n\tREG_UPDATE_7(MPCC_CONTROL[mpcc_id],\n\t\t\tMPCC_ALPHA_BLND_MODE,\t\tblnd_cfg->alpha_mode,\n\t\t\tMPCC_ALPHA_MULTIPLIED_MODE,\tblnd_cfg->pre_multiplied_alpha,\n\t\t\tMPCC_BLND_ACTIVE_OVERLAP_ONLY,\tblnd_cfg->overlap_only,\n\t\t\tMPCC_GLOBAL_ALPHA,\t\tblnd_cfg->global_alpha,\n\t\t\tMPCC_GLOBAL_GAIN,\t\tblnd_cfg->global_gain,\n\t\t\tMPCC_BG_BPC,\t\t\tblnd_cfg->background_color_bpc,\n\t\t\tMPCC_BOT_GAIN_MODE,\t\tblnd_cfg->bottom_gain_mode);\n\n\tREG_SET(MPCC_TOP_GAIN[mpcc_id], 0, MPCC_TOP_GAIN, blnd_cfg->top_gain);\n\tREG_SET(MPCC_BOT_GAIN_INSIDE[mpcc_id], 0, MPCC_BOT_GAIN_INSIDE, blnd_cfg->bottom_inside_gain);\n\tREG_SET(MPCC_BOT_GAIN_OUTSIDE[mpcc_id], 0, MPCC_BOT_GAIN_OUTSIDE, blnd_cfg->bottom_outside_gain);\n\n\tmpcc->blnd_cfg = *blnd_cfg;\n}\n\nvoid mpc2_set_denorm(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tenum dc_color_depth output_depth)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\tint denorm_mode = 0;\n\n\tswitch (output_depth) {\n\tcase COLOR_DEPTH_666:\n\t\tdenorm_mode = 1;\n\t\tbreak;\n\tcase COLOR_DEPTH_888:\n\t\tdenorm_mode = 2;\n\t\tbreak;\n\tcase COLOR_DEPTH_999:\n\t\tdenorm_mode = 3;\n\t\tbreak;\n\tcase COLOR_DEPTH_101010:\n\t\tdenorm_mode = 4;\n\t\tbreak;\n\tcase COLOR_DEPTH_111111:\n\t\tdenorm_mode = 5;\n\t\tbreak;\n\tcase COLOR_DEPTH_121212:\n\t\tdenorm_mode = 6;\n\t\tbreak;\n\tcase COLOR_DEPTH_141414:\n\tcase COLOR_DEPTH_161616:\n\tdefault:\n\t\t \n\t\tbreak;\n\t}\n\n\tREG_UPDATE(DENORM_CONTROL[opp_id],\n\t\t\tMPC_OUT_DENORM_MODE, denorm_mode);\n}\n\nvoid mpc2_set_denorm_clamp(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tstruct mpc_denorm_clamp denorm_clamp)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tREG_UPDATE_2(DENORM_CONTROL[opp_id],\n\t\t\tMPC_OUT_DENORM_CLAMP_MAX_R_CR, denorm_clamp.clamp_max_r_cr,\n\t\t\tMPC_OUT_DENORM_CLAMP_MIN_R_CR, denorm_clamp.clamp_min_r_cr);\n\tREG_UPDATE_2(DENORM_CLAMP_G_Y[opp_id],\n\t\t\tMPC_OUT_DENORM_CLAMP_MAX_G_Y, denorm_clamp.clamp_max_g_y,\n\t\t\tMPC_OUT_DENORM_CLAMP_MIN_G_Y, denorm_clamp.clamp_min_g_y);\n\tREG_UPDATE_2(DENORM_CLAMP_B_CB[opp_id],\n\t\t\tMPC_OUT_DENORM_CLAMP_MAX_B_CB, denorm_clamp.clamp_max_b_cb,\n\t\t\tMPC_OUT_DENORM_CLAMP_MIN_B_CB, denorm_clamp.clamp_min_b_cb);\n}\n\n\n\nvoid mpc2_set_output_csc(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tconst uint16_t *regval,\n\t\tenum mpc_output_csc_mode ocsc_mode)\n{\n\tuint32_t cur_mode;\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\tstruct color_matrices_reg ocsc_regs;\n\n\tif (ocsc_mode == MPC_OUTPUT_CSC_DISABLE) {\n\t\tREG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode);\n\t\treturn;\n\t}\n\n\tif (regval == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn;\n\t}\n\n\t \n\tIX_REG_GET(MPC_OCSC_TEST_DEBUG_INDEX, MPC_OCSC_TEST_DEBUG_DATA,\n\t\t\t\t\t\tMPC_OCSC_TEST_DEBUG_DATA_STATUS_IDX,\n\t\t\t\t\t\tMPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE, &cur_mode);\n\n\tif (cur_mode != MPC_OUTPUT_CSC_COEF_A)\n\t\tocsc_mode = MPC_OUTPUT_CSC_COEF_A;\n\telse\n\t\tocsc_mode = MPC_OUTPUT_CSC_COEF_B;\n\n\tocsc_regs.shifts.csc_c11 = mpc20->mpc_shift->MPC_OCSC_C11_A;\n\tocsc_regs.masks.csc_c11  = mpc20->mpc_mask->MPC_OCSC_C11_A;\n\tocsc_regs.shifts.csc_c12 = mpc20->mpc_shift->MPC_OCSC_C12_A;\n\tocsc_regs.masks.csc_c12 = mpc20->mpc_mask->MPC_OCSC_C12_A;\n\n\tif (ocsc_mode == MPC_OUTPUT_CSC_COEF_A) {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_A[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_A[opp_id]);\n\t} else {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_B[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_B[opp_id]);\n\t}\n\n\tcm_helper_program_color_matrices(\n\t\t\tmpc20->base.ctx,\n\t\t\tregval,\n\t\t\t&ocsc_regs);\n\n\tREG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode);\n}\n\nvoid mpc2_set_ocsc_default(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tenum dc_color_space color_space,\n\t\tenum mpc_output_csc_mode ocsc_mode)\n{\n\tuint32_t cur_mode;\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\tuint32_t arr_size;\n\tstruct color_matrices_reg ocsc_regs;\n\tconst uint16_t *regval = NULL;\n\n\tif (ocsc_mode == MPC_OUTPUT_CSC_DISABLE) {\n\t\tREG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode);\n\t\treturn;\n\t}\n\n\tregval = find_color_matrix(color_space, &arr_size);\n\n\tif (regval == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn;\n\t}\n\n\t \n\tIX_REG_GET(MPC_OCSC_TEST_DEBUG_INDEX, MPC_OCSC_TEST_DEBUG_DATA,\n\t\t\t\t\t\tMPC_OCSC_TEST_DEBUG_DATA_STATUS_IDX,\n\t\t\t\t\t\tMPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE, &cur_mode);\n\n\tif (cur_mode != MPC_OUTPUT_CSC_COEF_A)\n\t\tocsc_mode = MPC_OUTPUT_CSC_COEF_A;\n\telse\n\t\tocsc_mode = MPC_OUTPUT_CSC_COEF_B;\n\n\tocsc_regs.shifts.csc_c11 = mpc20->mpc_shift->MPC_OCSC_C11_A;\n\tocsc_regs.masks.csc_c11  = mpc20->mpc_mask->MPC_OCSC_C11_A;\n\tocsc_regs.shifts.csc_c12 = mpc20->mpc_shift->MPC_OCSC_C12_A;\n\tocsc_regs.masks.csc_c12 = mpc20->mpc_mask->MPC_OCSC_C12_A;\n\n\n\tif (ocsc_mode == MPC_OUTPUT_CSC_COEF_A) {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_A[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_A[opp_id]);\n\t} else {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_B[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_B[opp_id]);\n\t}\n\n\tcm_helper_program_color_matrices(\n\t\t\tmpc20->base.ctx,\n\t\t\tregval,\n\t\t\t&ocsc_regs);\n\n\tREG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode);\n}\n\nstatic void mpc2_ogam_get_reg_field(\n\t\tstruct mpc *mpc,\n\t\tstruct xfer_func_reg *reg)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\treg->shifts.exp_region0_lut_offset = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET;\n\treg->masks.exp_region0_lut_offset = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET;\n\treg->shifts.exp_region0_num_segments = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS;\n\treg->masks.exp_region0_num_segments = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS;\n\treg->shifts.exp_region1_lut_offset = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET;\n\treg->masks.exp_region1_lut_offset = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET;\n\treg->shifts.exp_region1_num_segments = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS;\n\treg->masks.exp_region1_num_segments = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS;\n\treg->shifts.field_region_end = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_END_B;\n\treg->masks.field_region_end = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_END_B;\n\treg->shifts.field_region_end_slope = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B;\n\treg->masks.field_region_end_slope = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B;\n\treg->shifts.field_region_end_base = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B;\n\treg->masks.field_region_end_base = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B;\n\treg->shifts.field_region_linear_slope = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B;\n\treg->masks.field_region_linear_slope = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B;\n\treg->shifts.exp_region_start = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_START_B;\n\treg->masks.exp_region_start = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_START_B;\n\treg->shifts.exp_resion_start_segment = mpc20->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B;\n\treg->masks.exp_resion_start_segment = mpc20->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B;\n}\n\nvoid mpc20_power_on_ogam_lut(\n\t\tstruct mpc *mpc, int mpcc_id,\n\t\tbool power_on)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tREG_SET(MPCC_MEM_PWR_CTRL[mpcc_id], 0,\n\t\t\tMPCC_OGAM_MEM_PWR_DIS, power_on == true ? 1:0);\n\n}\n\nstatic void mpc20_configure_ogam_lut(\n\t\tstruct mpc *mpc, int mpcc_id,\n\t\tbool is_ram_a)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tREG_UPDATE_2(MPCC_OGAM_LUT_RAM_CONTROL[mpcc_id],\n\t\t\tMPCC_OGAM_LUT_WRITE_EN_MASK, 7,\n\t\t\tMPCC_OGAM_LUT_RAM_SEL, is_ram_a == true ? 0:1);\n\n\tREG_SET(MPCC_OGAM_LUT_INDEX[mpcc_id], 0, MPCC_OGAM_LUT_INDEX, 0);\n}\n\nstatic enum dc_lut_mode mpc20_get_ogam_current(struct mpc *mpc, int mpcc_id)\n{\n\tenum dc_lut_mode mode;\n\tuint32_t state_mode;\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tREG_GET(MPCC_OGAM_LUT_RAM_CONTROL[mpcc_id], MPCC_OGAM_CONFIG_STATUS, &state_mode);\n\n\tswitch (state_mode) {\n\tcase 0:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\tcase 1:\n\t\tmode = LUT_RAM_A;\n\t\tbreak;\n\tcase 2:\n\t\tmode = LUT_RAM_B;\n\t\tbreak;\n\tdefault:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\t}\n\n\treturn mode;\n}\n\nstatic void mpc2_program_lutb(struct mpc *mpc, int mpcc_id,\n\t\t\tconst struct pwl_params *params)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\tstruct xfer_func_reg gam_regs;\n\n\tmpc2_ogam_get_reg_field(mpc, &gam_regs);\n\n\tgam_regs.start_cntl_b = REG(MPCC_OGAM_RAMB_START_CNTL_B[mpcc_id]);\n\tgam_regs.start_cntl_g = REG(MPCC_OGAM_RAMB_START_CNTL_G[mpcc_id]);\n\tgam_regs.start_cntl_r = REG(MPCC_OGAM_RAMB_START_CNTL_R[mpcc_id]);\n\tgam_regs.start_slope_cntl_b = REG(MPCC_OGAM_RAMB_SLOPE_CNTL_B[mpcc_id]);\n\tgam_regs.start_slope_cntl_g = REG(MPCC_OGAM_RAMB_SLOPE_CNTL_G[mpcc_id]);\n\tgam_regs.start_slope_cntl_r = REG(MPCC_OGAM_RAMB_SLOPE_CNTL_R[mpcc_id]);\n\tgam_regs.start_end_cntl1_b = REG(MPCC_OGAM_RAMB_END_CNTL1_B[mpcc_id]);\n\tgam_regs.start_end_cntl2_b = REG(MPCC_OGAM_RAMB_END_CNTL2_B[mpcc_id]);\n\tgam_regs.start_end_cntl1_g = REG(MPCC_OGAM_RAMB_END_CNTL1_G[mpcc_id]);\n\tgam_regs.start_end_cntl2_g = REG(MPCC_OGAM_RAMB_END_CNTL2_G[mpcc_id]);\n\tgam_regs.start_end_cntl1_r = REG(MPCC_OGAM_RAMB_END_CNTL1_R[mpcc_id]);\n\tgam_regs.start_end_cntl2_r = REG(MPCC_OGAM_RAMB_END_CNTL2_R[mpcc_id]);\n\tgam_regs.region_start = REG(MPCC_OGAM_RAMB_REGION_0_1[mpcc_id]);\n\tgam_regs.region_end = REG(MPCC_OGAM_RAMB_REGION_32_33[mpcc_id]);\n\n\tcm_helper_program_xfer_func(mpc20->base.ctx, params, &gam_regs);\n\n}\n\nstatic void mpc2_program_luta(struct mpc *mpc, int mpcc_id,\n\t\tconst struct pwl_params *params)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\tstruct xfer_func_reg gam_regs;\n\n\tmpc2_ogam_get_reg_field(mpc, &gam_regs);\n\n\tgam_regs.start_cntl_b = REG(MPCC_OGAM_RAMA_START_CNTL_B[mpcc_id]);\n\tgam_regs.start_cntl_g = REG(MPCC_OGAM_RAMA_START_CNTL_G[mpcc_id]);\n\tgam_regs.start_cntl_r = REG(MPCC_OGAM_RAMA_START_CNTL_R[mpcc_id]);\n\tgam_regs.start_slope_cntl_b = REG(MPCC_OGAM_RAMA_SLOPE_CNTL_B[mpcc_id]);\n\tgam_regs.start_slope_cntl_g = REG(MPCC_OGAM_RAMA_SLOPE_CNTL_G[mpcc_id]);\n\tgam_regs.start_slope_cntl_r = REG(MPCC_OGAM_RAMA_SLOPE_CNTL_R[mpcc_id]);\n\tgam_regs.start_end_cntl1_b = REG(MPCC_OGAM_RAMA_END_CNTL1_B[mpcc_id]);\n\tgam_regs.start_end_cntl2_b = REG(MPCC_OGAM_RAMA_END_CNTL2_B[mpcc_id]);\n\tgam_regs.start_end_cntl1_g = REG(MPCC_OGAM_RAMA_END_CNTL1_G[mpcc_id]);\n\tgam_regs.start_end_cntl2_g = REG(MPCC_OGAM_RAMA_END_CNTL2_G[mpcc_id]);\n\tgam_regs.start_end_cntl1_r = REG(MPCC_OGAM_RAMA_END_CNTL1_R[mpcc_id]);\n\tgam_regs.start_end_cntl2_r = REG(MPCC_OGAM_RAMA_END_CNTL2_R[mpcc_id]);\n\tgam_regs.region_start = REG(MPCC_OGAM_RAMA_REGION_0_1[mpcc_id]);\n\tgam_regs.region_end = REG(MPCC_OGAM_RAMA_REGION_32_33[mpcc_id]);\n\n\tcm_helper_program_xfer_func(mpc20->base.ctx, params, &gam_regs);\n\n}\n\nstatic void mpc20_program_ogam_pwl(\n\t\tstruct mpc *mpc, int mpcc_id,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num)\n{\n\tuint32_t i;\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tPERF_TRACE();\n\tREG_SEQ_START();\n\n\tfor (i = 0 ; i < num; i++) {\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, rgb[i].red_reg);\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, rgb[i].green_reg);\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, rgb[i].blue_reg);\n\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0,\n\t\t\t\tMPCC_OGAM_LUT_DATA, rgb[i].delta_red_reg);\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0,\n\t\t\t\tMPCC_OGAM_LUT_DATA, rgb[i].delta_green_reg);\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0,\n\t\t\t\tMPCC_OGAM_LUT_DATA, rgb[i].delta_blue_reg);\n\n\t}\n\n}\n\nstatic void apply_DEDCN20_305_wa(struct mpc *mpc, int mpcc_id,\n\t\t\t\t enum dc_lut_mode current_mode,\n\t\t\t\t enum dc_lut_mode next_mode)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tif (mpc->ctx->dc->debug.cm_in_bypass) {\n\t\tREG_SET(MPCC_OGAM_MODE[mpcc_id], 0, MPCC_OGAM_MODE, 0);\n\t\treturn;\n\t}\n\n\tif (mpc->ctx->dc->work_arounds.dedcn20_305_wa == false) {\n\t\t \n\t\treturn;\n\t}\n\tif (current_mode == LUT_BYPASS)\n\t\t \n\t\tREG_SET(MPCC_OGAM_MODE[mpcc_id], 0, MPCC_OGAM_MODE,\n\t\t\tnext_mode == LUT_RAM_A ? 1:2);\n}\n\nvoid mpc2_set_output_gamma(\n\t\tstruct mpc *mpc,\n\t\tint mpcc_id,\n\t\tconst struct pwl_params *params)\n{\n\tenum dc_lut_mode current_mode;\n\tenum dc_lut_mode next_mode;\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\n\tif (mpc->ctx->dc->debug.cm_in_bypass) {\n\t\tREG_SET(MPCC_OGAM_MODE[mpcc_id], 0, MPCC_OGAM_MODE, 0);\n\t\treturn;\n\t}\n\n\tif (params == NULL) {\n\t\tREG_SET(MPCC_OGAM_MODE[mpcc_id], 0, MPCC_OGAM_MODE, 0);\n\t\treturn;\n\t}\n\n\tcurrent_mode = mpc20_get_ogam_current(mpc, mpcc_id);\n\tif (current_mode == LUT_BYPASS || current_mode == LUT_RAM_A)\n\t\tnext_mode = LUT_RAM_B;\n\telse\n\t\tnext_mode = LUT_RAM_A;\n\n\tmpc20_power_on_ogam_lut(mpc, mpcc_id, true);\n\tmpc20_configure_ogam_lut(mpc, mpcc_id, next_mode == LUT_RAM_A);\n\n\tif (next_mode == LUT_RAM_A)\n\t\tmpc2_program_luta(mpc, mpcc_id, params);\n\telse\n\t\tmpc2_program_lutb(mpc, mpcc_id, params);\n\n\tapply_DEDCN20_305_wa(mpc, mpcc_id, current_mode, next_mode);\n\n\tmpc20_program_ogam_pwl(\n\t\t\tmpc, mpcc_id, params->rgb_resulted, params->hw_points_num);\n\n\tREG_SET(MPCC_OGAM_MODE[mpcc_id], 0, MPCC_OGAM_MODE,\n\t\tnext_mode == LUT_RAM_A ? 1:2);\n}\nvoid mpc2_assert_idle_mpcc(struct mpc *mpc, int id)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\tunsigned int mpc_disabled;\n\n\tASSERT(!(mpc20->mpcc_in_use_mask & 1 << id));\n\tREG_GET(MPCC_STATUS[id], MPCC_DISABLED, &mpc_disabled);\n\tif (mpc_disabled)\n\t\treturn;\n\n\tREG_WAIT(MPCC_STATUS[id],\n\t\t\tMPCC_IDLE, 1,\n\t\t\t1, 100000);\n}\n\nvoid mpc2_assert_mpcc_idle_before_connect(struct mpc *mpc, int mpcc_id)\n{\n\tstruct dcn20_mpc *mpc20 = TO_DCN20_MPC(mpc);\n\tunsigned int top_sel, mpc_busy, mpc_idle, mpc_disabled;\n\n\tREG_GET(MPCC_TOP_SEL[mpcc_id],\n\t\t\tMPCC_TOP_SEL, &top_sel);\n\n\tREG_GET_3(MPCC_STATUS[mpcc_id],\n\t\t\tMPCC_BUSY, &mpc_busy,\n\t\t\tMPCC_IDLE, &mpc_idle,\n\t\t\tMPCC_DISABLED, &mpc_disabled);\n\n\tif (top_sel == 0xf) {\n\t\tASSERT(!mpc_busy);\n\t\tASSERT(mpc_idle);\n\t\tASSERT(mpc_disabled);\n\t} else {\n\t\tASSERT(!mpc_disabled);\n\t\tASSERT(!mpc_idle);\n\t}\n\n\tREG_SEQ_SUBMIT();\n\tPERF_TRACE();\n\tREG_SEQ_WAIT_DONE();\n\tPERF_TRACE();\n}\n\nstatic void mpc2_init_mpcc(struct mpcc *mpcc, int mpcc_inst)\n{\n\tmpcc->mpcc_id = mpcc_inst;\n\tmpcc->dpp_id = 0xf;\n\tmpcc->mpcc_bot = NULL;\n\tmpcc->blnd_cfg.overlap_only = false;\n\tmpcc->blnd_cfg.global_alpha = 0xff;\n\tmpcc->blnd_cfg.global_gain = 0xff;\n\tmpcc->blnd_cfg.background_color_bpc = 4;\n\tmpcc->blnd_cfg.bottom_gain_mode = 0;\n\tmpcc->blnd_cfg.top_gain = 0x1f000;\n\tmpcc->blnd_cfg.bottom_inside_gain = 0x1f000;\n\tmpcc->blnd_cfg.bottom_outside_gain = 0x1f000;\n\tmpcc->sm_cfg.enable = false;\n}\n\nstatic struct mpcc *mpc2_get_mpcc_for_dpp(struct mpc_tree *tree, int dpp_id)\n{\n\tstruct mpcc *tmp_mpcc = tree->opp_list;\n\n\twhile (tmp_mpcc != NULL) {\n\t\tif (tmp_mpcc->dpp_id == 0xf || tmp_mpcc->dpp_id == dpp_id)\n\t\t\treturn tmp_mpcc;\n\n\t\t \n\t\tASSERT(tmp_mpcc != tmp_mpcc->mpcc_bot);\n\t\tif (tmp_mpcc == tmp_mpcc->mpcc_bot)\n\t\t\tbreak;\n\n\t\ttmp_mpcc = tmp_mpcc->mpcc_bot;\n\t}\n\treturn NULL;\n}\n\nstatic const struct mpc_funcs dcn20_mpc_funcs = {\n\t.read_mpcc_state = mpc1_read_mpcc_state,\n\t.insert_plane = mpc1_insert_plane,\n\t.remove_mpcc = mpc1_remove_mpcc,\n\t.mpc_init = mpc1_mpc_init,\n\t.mpc_init_single_inst = mpc1_mpc_init_single_inst,\n\t.update_blending = mpc2_update_blending,\n\t.cursor_lock = mpc1_cursor_lock,\n\t.get_mpcc_for_dpp = mpc2_get_mpcc_for_dpp,\n\t.wait_for_idle = mpc2_assert_idle_mpcc,\n\t.assert_mpcc_idle_before_connect = mpc2_assert_mpcc_idle_before_connect,\n\t.init_mpcc_list_from_hw = mpc1_init_mpcc_list_from_hw,\n\t.set_denorm = mpc2_set_denorm,\n\t.set_denorm_clamp = mpc2_set_denorm_clamp,\n\t.set_output_csc = mpc2_set_output_csc,\n\t.set_ocsc_default = mpc2_set_ocsc_default,\n\t.set_output_gamma = mpc2_set_output_gamma,\n\t.power_on_mpc_mem_pwr = mpc20_power_on_ogam_lut,\n\t.get_mpc_out_mux = mpc1_get_mpc_out_mux,\n\t.set_bg_color = mpc1_set_bg_color,\n};\n\nvoid dcn20_mpc_construct(struct dcn20_mpc *mpc20,\n\tstruct dc_context *ctx,\n\tconst struct dcn20_mpc_registers *mpc_regs,\n\tconst struct dcn20_mpc_shift *mpc_shift,\n\tconst struct dcn20_mpc_mask *mpc_mask,\n\tint num_mpcc)\n{\n\tint i;\n\n\tmpc20->base.ctx = ctx;\n\n\tmpc20->base.funcs = &dcn20_mpc_funcs;\n\n\tmpc20->mpc_regs = mpc_regs;\n\tmpc20->mpc_shift = mpc_shift;\n\tmpc20->mpc_mask = mpc_mask;\n\n\tmpc20->mpcc_in_use_mask = 0;\n\tmpc20->num_mpcc = num_mpcc;\n\n\tfor (i = 0; i < MAX_MPCC; i++)\n\t\tmpc2_init_mpcc(&mpc20->base.mpcc_array[i], i);\n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}