\documentclass[final,t]{beamer}

% poster template
\usepackage[orientation=portrait,size=a0,scale=1.4,debug]{beamerposter}
\usetheme{zurichposter}
\usepackage{graphicx}
\usepackage{varwidth}
% references
%\usepackage[bibstyle=authoryear, citestyle=authoryear-comp,%
%hyperref=auto]{biblatex}
%\bibliography{references}

%title

% document properties
\title{\LARGE HAShCache: Heterogeneity Aware Shared DRAMCache For Integrated Heterogenous Architectures}
\author{Adarsh Patil, R Govindarajan}
\institute{Department of CSA, Indian Institute of Science, Bangalore }


%------------------------------------------------------------------------------
\begin{document}

% my figures
\input{../figures}

\begin{frame}[t,fragile]{}
\begin{columns}[t]

\footnotesize
%-----------------------------------------------------------------------------
%                                                                     COLUMN 1
% ----------------------------------------------------------------------------
\begin{column}{.47\linewidth}

	% intro HSA
    \begin{exampleblock}{Integrated Heterogenous Systems (IHS) Architecture}
    \begin{itemize}
    	\item \textit{Throughput-oriented} GPGPU SMs placed alongside \textit{Latency-oriented} CPU cores on-chip
   		\item Shared Physical/Virtual Address Space and a Unified Memory Hierarchy 
		\item Cache Coherent Interconnect
    	\item Improved Programmability
    	\begin{enumerate}[i]
	    	\item Avoids explicit management of data (memcpy, cudamalloc etc.)
	    	\item Allows pointer sharing
	    	\item GPU data set sizes need not be constrained by memory size
	    	\item Enables HLLs to exploit fine grained parallelism synergistically with CPUs
    	\end{enumerate}
		\item AMD APUs, Intel Iris, NVIDIA Denver
    \end{itemize}
    \end{exampleblock}
% ----------------------------------------------------------------------------    
    % intro D$
    \begin{exampleblock}{Vertically Stacked DRAM}
    \begin{itemize}
        	\item DRAM Layers stacked using 2.5D interposer or 3D TSV
       		\item Large capacity \textasciitilde order of GBs \\
       				\qquad - can help contain the working sets of IHS workloads
    		\item Very High Bandwidth \textasciitilde 500 GB/s (90GB/s DDR4)\\
    				\qquad - can assist throughput-oriented GPU
    		\item 20 \% reduction in access latency \\
    				\qquad - can enhance CPU performance
        	\item Samsung Wide IO, AMD/Hynix HBM, Intel/Micron HMC
        \end{itemize}
    \end{exampleblock}
% ----------------------------------------------------------------------------        
    % motivation
    \definecolor{bisque}{rgb}{1.0, 0.89, 0.77}
    \begin{exampleblock}{Motivation}
    \centering 
    {\small \underline{Performance}}

    \begin{itemize}
       	\item CPU and GPU both gain from addition of DRAM\$ when running alone
      	\item Effect of Co-running \\
      		\qquad - CPU performance severely degraded, drops 320\% from onlyCPU\\
      		\qquad - GPU remain relatively unaffected, drops 7\% from onlyGPU
      	\item Naive addition of DRAM\$ over IHS \\
      		\qquad - CPU recovers 42\% of the lost performance over onlyCPU \\
      		\qquad - GPU still performs  15\% better than onlyGPU \\
    \end{itemize}
    \begin{figure}
       \includegraphics[scale=2.2]{../graphs/motivation-cpu}
       \includegraphics[scale=2.2]{../graphs/motivation-gpu}
       \caption{Performance comparison of CPU \& GPU when-alone, co-running, with and without D\$}
       \label{fig:motivation}
    \end{figure}
    \normalsize \underline{Causes for sub-optimality of DRAM\$}
    \normalsize
    \begin{itemize}
   		\item Increased DRAM\$ access times despite comparable hit rates
        \item Set contention between CPU and GPU
    \end{itemize}
    
    \begin{figure}
       \includegraphics[scale=2.2]{../graphs/motivation-cpu-cache}
       \caption{CPU D\$ Access Latency and Hit Rates}
       \label{fig:motivation-cpu-cache}
    \end{figure}  
        
    \end{exampleblock}
     
    
    

% ----------------------------------------------------------------------------    
    % bypass
    \begin{exampleblock}{Temporal Selective Bypass Enabler (\textit{ByE})}
    \begin{itemize}
	    \item Utilize the idle DRAM bandwidth
	    \item Bypass CPU requests to clean cache lines and cache misses
	    \item Achieved using a \textit{Bloom Filter} that tracks dirty lines in cache
	    \item Overhead: 256KB (0.4\% of cache capacity)
    \end{itemize}
    \vspace{\baselineskip}
    \centering
	\includegraphics[scale=3]{bloom}
	\end{exampleblock}
\end{column}


%-----------------------------------------------------------------------------
%                                                                     COLUMN 2
% ----------------------------------------------------------------------------
\begin{column}{.47\linewidth}
% ----------------------------------------------------------------------------

	% hsa arch
	\centering
   \includegraphics[scale=3]{hsa-arch}
% ----------------------------------------------------------------------------   

    % Design
    \begin{exampleblock}{HAShCache Design for IHS Processors}
        {\small Large Metadata overhead} \\
        	\qquad- Tags-in-DRAM, 128 Byte TAD Units \\
        {\small Set Associativity} \\
        	\qquad- Direct Mapped to avoid multiple tag lookups \\
        {\small Miss Penalty} \\
        	\qquad- Initiate early access to memory for CPU using a miss predictor \\
        {\small RBH vs BLP addressing scheme} \\
	        \qquad- Despite higher BLP, DRAM\$ performs better using RBH addressing\\
        {\small Effect of Interference} \\
        	\qquad- DRAM\$ must try to regain CPU performance lost due to interference\\
    \end{exampleblock}
    
% ----------------------------------------------------------------------------    
    % chaining
    \begin{exampleblock}{Spatial Occupany Control : \textit{Chaining}}
    \begin{itemize}
	    \item Improve GPU hit rates in cache by providing pseudo-associativity
	    \item Provides guaranteed occupancy for CPU lines in the cache
	    \item GPU set conflicts are resolved by placing the data in an adjoining "\textit{chained}" set in the same row
	    \item Chaining done until minimum CPU occupancy threshold is reached
	    \item Overhead: NIL, uses unused bits in the DRAM rows to track
    \end{itemize}
    \vspace{\baselineskip}
    \centering
    \includegraphics[scale=2.2]{chaining}
    \end{exampleblock}
    
       
% ----------------------------------------------------------------------------    
\end{column}

\end{columns}

\end{frame}

\end{document}
