

================================================================
== Vitis HLS Report for 'top_function'
================================================================
* Date:           Mon Jul 24 10:31:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.840 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 17 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.86>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc36 = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc33 = alloca i64 1"   --->   Operation 19 'alloca' 'p_loc33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 20 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 21 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%visited = alloca i64 1" [Graph.cpp:93->Graph.cpp:131]   --->   Operation 22 'alloca' 'visited' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%nodeQueue = alloca i64 1" [Graph.cpp:94->Graph.cpp:131]   --->   Operation 23 'alloca' 'nodeQueue' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%visited_1 = alloca i64 1" [Graph.cpp:72->Graph.cpp:127]   --->   Operation 24 'alloca' 'visited_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stack = alloca i64 1" [Graph.cpp:73->Graph.cpp:127]   --->   Operation 25 'alloca' 'stack' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%visited_2 = alloca i64 1" [Graph.cpp:51->Graph.cpp:123]   --->   Operation 26 'alloca' 'visited_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stack_1 = alloca i64 1" [Graph.cpp:52->Graph.cpp:123]   --->   Operation 27 'alloca' 'stack_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%visited_3 = alloca i64 1" [Graph.cpp:30->Graph.cpp:118]   --->   Operation 28 'alloca' 'visited_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%queue = alloca i64 1" [Graph.cpp:31->Graph.cpp:118]   --->   Operation 29 'alloca' 'queue' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 1" [Graph.cpp:11->Graph.cpp:16->Graph.cpp:115]   --->   Operation 30 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 31 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 2" [Graph.cpp:12->Graph.cpp:16->Graph.cpp:115]   --->   Operation 31 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 1" [Graph.cpp:11->Graph.cpp:17->Graph.cpp:115]   --->   Operation 32 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 7" [Graph.cpp:12->Graph.cpp:17->Graph.cpp:115]   --->   Operation 33 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 34 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 2" [Graph.cpp:11->Graph.cpp:18->Graph.cpp:115]   --->   Operation 34 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 3" [Graph.cpp:12->Graph.cpp:18->Graph.cpp:115]   --->   Operation 35 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 36 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 2" [Graph.cpp:11->Graph.cpp:19->Graph.cpp:115]   --->   Operation 36 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 3" [Graph.cpp:11->Graph.cpp:20->Graph.cpp:115]   --->   Operation 37 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 4" [Graph.cpp:12->Graph.cpp:20->Graph.cpp:115]   --->   Operation 38 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 39 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 3" [Graph.cpp:11->Graph.cpp:21->Graph.cpp:115]   --->   Operation 39 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 40 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 4" [Graph.cpp:11->Graph.cpp:22->Graph.cpp:115]   --->   Operation 40 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 41 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 7" [Graph.cpp:11->Graph.cpp:23->Graph.cpp:115]   --->   Operation 41 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 42 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 18" [Graph.cpp:12->Graph.cpp:23->Graph.cpp:115]   --->   Operation 42 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 43 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 7" [Graph.cpp:11->Graph.cpp:24->Graph.cpp:115]   --->   Operation 43 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 44 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 7" [Graph.cpp:11->Graph.cpp:25->Graph.cpp:115]   --->   Operation 44 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_1, i1 %visited_3"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%queue_addr = getelementptr i5 %queue, i64 0, i64 0" [Graph.cpp:35->Graph.cpp:118]   --->   Operation 46 'getelementptr' 'queue_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.86ns)   --->   "%store_ln35 = store i5 1, i5 %queue_addr" [Graph.cpp:35->Graph.cpp:118]   --->   Operation 47 'store' 'store_ln35' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_3, i1 %visited_2"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stack_1_addr = getelementptr i5 %stack_1, i64 0, i64 0" [Graph.cpp:56->Graph.cpp:123]   --->   Operation 49 'getelementptr' 'stack_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.86ns)   --->   "%store_ln56 = store i5 1, i5 %stack_1_addr" [Graph.cpp:56->Graph.cpp:123]   --->   Operation 50 'store' 'store_ln56' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_5, i1 %visited_1"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%stack_addr = getelementptr i5 %stack, i64 0, i64 0" [Graph.cpp:77->Graph.cpp:127]   --->   Operation 52 'getelementptr' 'stack_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.86ns)   --->   "%store_ln77 = store i5 1, i5 %stack_addr" [Graph.cpp:77->Graph.cpp:127]   --->   Operation 53 'store' 'store_ln77' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_7, i1 %visited"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%nodeQueue_addr = getelementptr i5 %nodeQueue, i64 0, i64 0" [Graph.cpp:98->Graph.cpp:131]   --->   Operation 55 'getelementptr' 'nodeQueue_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.86ns)   --->   "%store_ln98 = store i5 1, i5 %nodeQueue_addr" [Graph.cpp:98->Graph.cpp:131]   --->   Operation 56 'store' 'store_ln98' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 57 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 4" [Graph.cpp:12->Graph.cpp:19->Graph.cpp:115]   --->   Operation 57 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 58 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 15" [Graph.cpp:12->Graph.cpp:21->Graph.cpp:115]   --->   Operation 58 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 59 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 16" [Graph.cpp:12->Graph.cpp:22->Graph.cpp:115]   --->   Operation 59 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 60 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 13" [Graph.cpp:12->Graph.cpp:24->Graph.cpp:115]   --->   Operation 60 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 61 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 11" [Graph.cpp:12->Graph.cpp:25->Graph.cpp:115]   --->   Operation 61 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_1, i1 %visited_3"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_3, i1 %visited_2"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_5, i1 %visited_1"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_7, i1 %visited"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.86>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%visited_3_addr = getelementptr i1 %visited_3, i64 0, i64 1" [Graph.cpp:34->Graph.cpp:118]   --->   Operation 66 'getelementptr' 'visited_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.86ns)   --->   "%store_ln34 = store i1 1, i5 %visited_3_addr" [Graph.cpp:34->Graph.cpp:118]   --->   Operation 67 'store' 'store_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%visited_2_addr = getelementptr i1 %visited_2, i64 0, i64 1" [Graph.cpp:55->Graph.cpp:123]   --->   Operation 68 'getelementptr' 'visited_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.86ns)   --->   "%store_ln55 = store i1 1, i5 %visited_2_addr" [Graph.cpp:55->Graph.cpp:123]   --->   Operation 69 'store' 'store_ln55' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%visited_1_addr = getelementptr i1 %visited_1, i64 0, i64 1" [Graph.cpp:76->Graph.cpp:127]   --->   Operation 70 'getelementptr' 'visited_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.86ns)   --->   "%store_ln76 = store i1 1, i5 %visited_1_addr" [Graph.cpp:76->Graph.cpp:127]   --->   Operation 71 'store' 'store_ln76' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr i1 %visited, i64 0, i64 1" [Graph.cpp:97->Graph.cpp:131]   --->   Operation 72 'getelementptr' 'visited_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.86ns)   --->   "%store_ln97 = store i1 1, i5 %visited_addr" [Graph.cpp:97->Graph.cpp:131]   --->   Operation 73 'store' 'store_ln97' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_37_1, i1 %visited_3, i5 %queue, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_37_1, i1 %visited_3, i5 %queue, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%index = load i32 %traversalSize" [Graph.cpp:119]   --->   Operation 76 'load' 'index' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.63>
ST_7 : Operation 77 [2/2] (0.63ns)   --->   "%call_ln119 = call void @top_function_Pipeline_VITIS_LOOP_58_1, i32 %index, i1 %visited_2, i5 %stack_1, i32 %p_loc, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18" [Graph.cpp:119]   --->   Operation 77 'call' 'call_ln119' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.42>
ST_8 : Operation 78 [1/2] (2.42ns)   --->   "%call_ln119 = call void @top_function_Pipeline_VITIS_LOOP_58_1, i32 %index, i1 %visited_2, i5 %stack_1, i32 %p_loc, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18" [Graph.cpp:119]   --->   Operation 78 'call' 'call_ln119' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.63>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 79 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (0.63ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_79_1, i32 %p_loc_load, i1 %visited_1, i5 %stack, i32 %p_loc29, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.42>
ST_10 : Operation 81 [1/2] (2.42ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_79_1, i32 %p_loc_load, i1 %visited_1, i5 %stack, i32 %p_loc29, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.63>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc29_load = load i32 %p_loc29"   --->   Operation 82 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (0.63ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_100_1, i32 %p_loc29_load, i1 %visited, i5 %nodeQueue, i32 %p_loc33, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.78>
ST_12 : Operation 84 [1/2] (1.78ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_100_1, i32 %p_loc29_load, i1 %visited, i5 %nodeQueue, i32 %p_loc33, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.86>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i32 %index" [Graph.cpp:138]   --->   Operation 85 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%allTraversal_addr = getelementptr i5 %allTraversal, i64 0, i64 %zext_ln138" [Graph.cpp:138]   --->   Operation 86 'getelementptr' 'allTraversal_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [2/2] (0.86ns)   --->   "%allTraversal_load = load i5 %allTraversal_addr" [Graph.cpp:138]   --->   Operation 87 'load' 'allTraversal_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%spectopmodule_ln113 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Graph.cpp:113]   --->   Operation 88 'spectopmodule' 'spectopmodule_ln113' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %newListValue"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %newListValue, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %totalTraversalSize"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %totalTraversalSize, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %signal_r"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%p_loc33_load = load i32 %p_loc33"   --->   Operation 95 'load' 'p_loc33_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %signal_r, i32 4" [Graph.cpp:132]   --->   Operation 96 'write' 'write_ln132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %totalTraversalSize, i32 %p_loc33_load" [Graph.cpp:135]   --->   Operation 97 'write' 'write_ln135' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/2] (0.86ns)   --->   "%allTraversal_load = load i5 %allTraversal_addr" [Graph.cpp:138]   --->   Operation 98 'load' 'allTraversal_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i5 %allTraversal_load" [Graph.cpp:141]   --->   Operation 99 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (1.78ns)   --->   "%i = add i32 %index, i32 1" [Graph.cpp:141]   --->   Operation 100 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.78ns)   --->   "%icmp_ln141 = icmp_slt  i32 %i, i32 %p_loc33_load" [Graph.cpp:141]   --->   Operation 101 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.63ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %mergeST, void %for.body.lr.ph" [Graph.cpp:141]   --->   Operation 102 'br' 'br_ln141' <Predicate = true> <Delay = 0.63>

State 15 <SV = 14> <Delay = 0.63>
ST_15 : Operation 103 [2/2] (0.63ns)   --->   "%call_ln141 = call void @top_function_Pipeline_VITIS_LOOP_141_1, i32 %i, i5 %allTraversal_load, i32 %p_loc33_load, i32 %p_loc36, i5 %allTraversal" [Graph.cpp:141]   --->   Operation 103 'call' 'call_ln141' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.78>
ST_16 : Operation 104 [1/2] (1.78ns)   --->   "%call_ln141 = call void @top_function_Pipeline_VITIS_LOOP_141_1, i32 %i, i5 %allTraversal_load, i32 %p_loc33_load, i32 %p_loc36, i5 %allTraversal" [Graph.cpp:141]   --->   Operation 104 'call' 'call_ln141' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.63>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc36_load = load i32 %p_loc36"   --->   Operation 105 'load' 'p_loc36_load' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.63ns)   --->   "%br_ln0 = br void %mergeST"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln141)> <Delay = 0.63>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%newListValue_new_0 = phi i32 %p_loc36_load, void %for.body.lr.ph, i32 %zext_ln141, void %entry" [Graph.cpp:141]   --->   Operation 107 'phi' 'newListValue_new_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %newListValue, i32 %newListValue_new_0" [Graph.cpp:138]   --->   Operation 108 'write' 'write_ln138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [Graph.cpp:144]   --->   Operation 109 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.867ns
The critical path consists of the following:
	'store' operation ('store_ln11', Graph.cpp:11->Graph.cpp:16->Graph.cpp:115) of constant 1 on array 'adjacencyList_2' [35]  (0.867 ns)

 <State 2>: 0.867ns
The critical path consists of the following:
	'store' operation ('store_ln12', Graph.cpp:12->Graph.cpp:19->Graph.cpp:115) of constant 1 on array 'adjacencyList_2' [42]  (0.867 ns)

 <State 3>: 0.867ns
The critical path consists of the following:
	'getelementptr' operation ('visited_3_addr', Graph.cpp:34->Graph.cpp:118) [56]  (0.000 ns)
	'store' operation ('store_ln34', Graph.cpp:34->Graph.cpp:118) of constant 1 on array 'visited', Graph.cpp:30->Graph.cpp:118 [57]  (0.867 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.636ns
The critical path consists of the following:
	'call' operation ('call_ln119', Graph.cpp:119) to 'top_function_Pipeline_VITIS_LOOP_58_1' [67]  (0.636 ns)

 <State 8>: 2.420ns
The critical path consists of the following:
	'call' operation ('call_ln119', Graph.cpp:119) to 'top_function_Pipeline_VITIS_LOOP_58_1' [67]  (2.420 ns)

 <State 9>: 0.636ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [68]  (0.000 ns)
	'call' operation ('call_ln0') to 'top_function_Pipeline_VITIS_LOOP_79_1' [74]  (0.636 ns)

 <State 10>: 2.420ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'top_function_Pipeline_VITIS_LOOP_79_1' [74]  (2.420 ns)

 <State 11>: 0.636ns
The critical path consists of the following:
	'load' operation ('p_loc29_load') on local variable 'p_loc29' [75]  (0.000 ns)
	'call' operation ('call_ln0') to 'top_function_Pipeline_VITIS_LOOP_100_1' [81]  (0.636 ns)

 <State 12>: 1.784ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'top_function_Pipeline_VITIS_LOOP_100_1' [81]  (1.784 ns)

 <State 13>: 0.867ns
The critical path consists of the following:
	'getelementptr' operation ('allTraversal_addr', Graph.cpp:138) [86]  (0.000 ns)
	'load' operation ('allTraversal_load', Graph.cpp:138) on array 'allTraversal' [87]  (0.867 ns)

 <State 14>: 4.204ns
The critical path consists of the following:
	'add' operation ('i', Graph.cpp:141) [89]  (1.784 ns)
	'icmp' operation ('icmp_ln141', Graph.cpp:141) [90]  (1.784 ns)
	multiplexor before 'phi' operation ('newListValue_new_0', Graph.cpp:141) with incoming values : ('zext_ln141', Graph.cpp:141) ('p_loc36_load') [97]  (0.636 ns)

 <State 15>: 0.636ns
The critical path consists of the following:
	'call' operation ('call_ln141', Graph.cpp:141) to 'top_function_Pipeline_VITIS_LOOP_141_1' [93]  (0.636 ns)

 <State 16>: 1.784ns
The critical path consists of the following:
	'call' operation ('call_ln141', Graph.cpp:141) to 'top_function_Pipeline_VITIS_LOOP_141_1' [93]  (1.784 ns)

 <State 17>: 0.636ns
The critical path consists of the following:
	'load' operation ('p_loc36_load') on local variable 'p_loc36' [94]  (0.000 ns)
	multiplexor before 'phi' operation ('newListValue_new_0', Graph.cpp:141) with incoming values : ('zext_ln141', Graph.cpp:141) ('p_loc36_load') [97]  (0.636 ns)
	'phi' operation ('newListValue_new_0', Graph.cpp:141) with incoming values : ('zext_ln141', Graph.cpp:141) ('p_loc36_load') [97]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
