 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Thu Jan 26 12:14:07 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[7] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[7] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n32 (net)                      1       5.3641                                             0.0000     1.3958 r
  U13/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U13/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n33 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_7_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_7_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[6] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[6] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n30 (net)                      1       5.3641                                             0.0000     1.3958 r
  U17/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U17/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n31 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_6_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_6_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[5] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[5] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n28 (net)                      1       5.3641                                             0.0000     1.3958 r
  U18/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U18/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n29 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_5_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_5_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[4] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[4] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n26 (net)                      1       5.3641                                             0.0000     1.3958 r
  U14/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U14/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n27 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_4_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_4_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[3] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[3] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n24 (net)                      1       5.3641                                             0.0000     1.3958 r
  U15/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U15/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n25 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_3_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_3_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[2] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[2] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n22 (net)                      1       5.3641                                             0.0000     1.3958 r
  U16/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U16/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n23 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_2_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_2_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[1] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[1] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n20 (net)                      1       5.3641                                             0.0000     1.3958 r
  U20/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U20/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n21 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_1_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_1_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      1.0000     1.0000 r
  wdata_in[0] (in)                                           0.0000                         0.0000     1.0000 r
  wdata_in[0] (net)              1     2505.9155                                            0.0000     1.0000 r
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1823                         0.3958     1.3958 r
  n18 (net)                      1       5.3641                                             0.0000     1.3958 r
  U19/A (INVX8_RVT)                                0.0000    0.1823    0.0000               0.0000     1.3958 r
  U19/Y (INVX8_RVT)                                          0.0585                         0.0047     1.4005 f
  n19 (net)                      1       0.5090                                             0.0000     1.4005 f
  wdata_reg_0_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.4005 f
  data arrival time                                                                                    1.4005

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_0_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1335     0.8665
  data required time                                                                                   0.8665
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8665
  data arrival time                                                                                   -1.4005
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5340


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U36/A1 (AND2X1_RVT)                                  0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U36/Y (AND2X1_RVT)                                             0.0377                         0.0623     1.9359 r
  rptr_empty/n5 (net)                           3       2.4425                                             0.0000     1.9359 r
  rptr_empty/U37/A1 (NAND2X0_RVT)                                 0.0000    0.0377    0.0000               0.0000     1.9359 r
  rptr_empty/U37/Y (NAND2X0_RVT)                                            0.0546                         0.0456     1.9816 f
  rptr_empty/n4 (net)                           1       1.2820                                             0.0000     1.9816 f
  rptr_empty/U38/A1 (XOR2X2_RVT)                                  0.0000    0.0546    0.0000               0.0000     1.9816 f
  rptr_empty/U38/Y (XOR2X2_RVT)                                             0.0390                         0.1085     2.0900 r
  rptr_empty/n61 (net)                          3       2.1049                                             0.0000     2.0900 r
  rptr_empty/U49/A1 (MUX21X2_RVT)                                 0.0000    0.0390    0.0000               0.0000     2.0900 r
  rptr_empty/U49/Y (MUX21X2_RVT)                                            0.0411                         0.0934     2.1835 r
  rptr_empty/n71 (net)                          2       1.8033                                             0.0000     2.1835 r
  rptr_empty/U12/A1 (XOR2X2_RVT)                                  0.0000    0.0411    0.0000               0.0000     2.1835 r
  rptr_empty/U12/Y (XOR2X2_RVT)                                             0.0319                         0.0952     2.2787 f
  rptr_empty/n46 (net)                          1       0.6572                                             0.0000     2.2787 f
  rptr_empty/U72/A4 (NOR4X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     2.2787 f
  rptr_empty/U72/Y (NOR4X1_RVT)                                             0.0223                         0.0908     2.3694 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     2.3694 r
  rptr_empty/rempty_reg/D (SDFFASX2_RVT)                          0.0000    0.0223    0.0000               0.0000     2.3694 r
  data arrival time                                                                                                   2.3694

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1337     1.8663
  data required time                                                                                                  1.8663
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8663
  data arrival time                                                                                                  -2.3694
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5031


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0377                         0.0623     1.9362 r
  wptr_full/n4 (net)                            3       2.4425                                             0.0000     1.9362 r
  wptr_full/U37/A1 (NAND2X0_RVT)                                  0.0000    0.0377    0.0000               0.0000     1.9362 r
  wptr_full/U37/Y (NAND2X0_RVT)                                             0.0546                         0.0456     1.9818 f
  wptr_full/n3 (net)                            1       1.2820                                             0.0000     1.9818 f
  wptr_full/U38/A1 (XOR2X2_RVT)                                   0.0000    0.0546    0.0000               0.0000     1.9818 f
  wptr_full/U38/Y (XOR2X2_RVT)                                              0.0390                         0.1085     2.0903 r
  wptr_full/n69 (net)                           3       2.1049                                             0.0000     2.0903 r
  wptr_full/U49/A1 (MUX21X2_RVT)                                  0.0000    0.0390    0.0000               0.0000     2.0903 r
  wptr_full/U49/Y (MUX21X2_RVT)                                             0.0411                         0.0934     2.1837 r
  wptr_full/n70 (net)                           2       1.8033                                             0.0000     2.1837 r
  wptr_full/U8/A1 (XOR2X2_RVT)                                    0.0000    0.0411    0.0000               0.0000     2.1837 r
  wptr_full/U8/Y (XOR2X2_RVT)                                               0.0309                         0.0937     2.2774 f
  wptr_full/n45 (net)                           1       0.4371                                             0.0000     2.2774 f
  wptr_full/U26/A4 (AND4X1_RVT)                                   0.0000    0.0309    0.0000               0.0000     2.2774 f
  wptr_full/U26/Y (AND4X1_RVT)                                              0.0383                         0.0930     2.3704 f
  wptr_full/n1 (net)                            1       0.5092                                             0.0000     2.3704 f
  wptr_full/wfull_reg/D (SDFFARX2_RVT)                            0.0000    0.0383    0.0000               0.0000     2.3704 f
  data arrival time                                                                                                   2.3704

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wfull_reg/CLK (SDFFARX2_RVT)                                                                   0.0000     2.0000 r
  library setup time                                                                                      -0.1279     1.8721
  data required time                                                                                                  1.8721
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8721
  data arrival time                                                                                                  -2.3704
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4983


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0377                         0.0623     1.9362 r
  wptr_full/n4 (net)                            3       2.4425                                             0.0000     1.9362 r
  wptr_full/U37/A1 (NAND2X0_RVT)                                  0.0000    0.0377    0.0000               0.0000     1.9362 r
  wptr_full/U37/Y (NAND2X0_RVT)                                             0.0546                         0.0456     1.9818 f
  wptr_full/n3 (net)                            1       1.2820                                             0.0000     1.9818 f
  wptr_full/U38/A1 (XOR2X2_RVT)                                   0.0000    0.0546    0.0000               0.0000     1.9818 f
  wptr_full/U38/Y (XOR2X2_RVT)                                              0.0390                         0.1085     2.0903 r
  wptr_full/n69 (net)                           3       2.1049                                             0.0000     2.0903 r
  wptr_full/U49/A1 (MUX21X2_RVT)                                  0.0000    0.0390    0.0000               0.0000     2.0903 r
  wptr_full/U49/Y (MUX21X2_RVT)                                             0.0411                         0.0934     2.1837 r
  wptr_full/n70 (net)                           2       1.8033                                             0.0000     2.1837 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0411    0.0000               0.0000     2.1837 r
  data arrival time                                                                                                   2.1837

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1313     1.8687
  data required time                                                                                                  1.8687
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8687
  data arrival time                                                                                                  -2.1837
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3151


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U36/A1 (AND2X1_RVT)                                  0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U36/Y (AND2X1_RVT)                                             0.0377                         0.0623     1.9359 r
  rptr_empty/n5 (net)                           3       2.4425                                             0.0000     1.9359 r
  rptr_empty/U37/A1 (NAND2X0_RVT)                                 0.0000    0.0377    0.0000               0.0000     1.9359 r
  rptr_empty/U37/Y (NAND2X0_RVT)                                            0.0546                         0.0456     1.9816 f
  rptr_empty/n4 (net)                           1       1.2820                                             0.0000     1.9816 f
  rptr_empty/U38/A1 (XOR2X2_RVT)                                  0.0000    0.0546    0.0000               0.0000     1.9816 f
  rptr_empty/U38/Y (XOR2X2_RVT)                                             0.0390                         0.1085     2.0900 r
  rptr_empty/n61 (net)                          3       2.1049                                             0.0000     2.0900 r
  rptr_empty/U49/A1 (MUX21X2_RVT)                                 0.0000    0.0390    0.0000               0.0000     2.0900 r
  rptr_empty/U49/Y (MUX21X2_RVT)                                            0.0411                         0.0934     2.1835 r
  rptr_empty/n71 (net)                          2       1.8033                                             0.0000     2.1835 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0411    0.0000               0.0000     2.1835 r
  data arrival time                                                                                                   2.1835

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1313     1.8687
  data required time                                                                                                  1.8687
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8687
  data arrival time                                                                                                  -2.1835
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3148


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0377                         0.0623     1.9362 r
  wptr_full/n4 (net)                            3       2.4425                                             0.0000     1.9362 r
  wptr_full/U39/A1 (XOR2X2_RVT)                                   0.0000    0.0377    0.0000               0.0000     1.9362 r
  wptr_full/U39/Y (XOR2X2_RVT)                                              0.0390                         0.1046     2.0408 f
  wptr_full/n49 (net)                           3       2.3447                                             0.0000     2.0408 f
  wptr_full/U50/A1 (MUX21X2_RVT)                                  0.0000    0.0390    0.0000               0.0000     2.0408 f
  wptr_full/U50/Y (MUX21X2_RVT)                                             0.0414                         0.0879     2.1287 f
  wptr_full/n68 (net)                           2       1.7267                                             0.0000     2.1287 f
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0414    0.0000               0.0000     2.1287 f
  data arrival time                                                                                                   2.1287

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1235     1.8765
  data required time                                                                                                  1.8765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8765
  data arrival time                                                                                                  -2.1287
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2522


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U36/A1 (AND2X1_RVT)                                  0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U36/Y (AND2X1_RVT)                                             0.0377                         0.0623     1.9359 r
  rptr_empty/n5 (net)                           3       2.4425                                             0.0000     1.9359 r
  rptr_empty/U39/A1 (XOR2X2_RVT)                                  0.0000    0.0377    0.0000               0.0000     1.9359 r
  rptr_empty/U39/Y (XOR2X2_RVT)                                             0.0390                         0.1046     2.0405 f
  rptr_empty/n50 (net)                          3       2.3447                                             0.0000     2.0405 f
  rptr_empty/U50/A1 (MUX21X2_RVT)                                 0.0000    0.0390    0.0000               0.0000     2.0405 f
  rptr_empty/U50/Y (MUX21X2_RVT)                                            0.0402                         0.0863     2.1269 f
  rptr_empty/n62 (net)                          2       1.4903                                             0.0000     2.1269 f
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0402    0.0000               0.0000     2.1269 f
  data arrival time                                                                                                   2.1269

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1231     1.8769
  data required time                                                                                                  1.8769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8769
  data arrival time                                                                                                  -2.1269
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2500


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U36/A1 (AND2X1_RVT)                                  0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U36/Y (AND2X1_RVT)                                             0.0377                         0.0623     1.9359 r
  rptr_empty/n5 (net)                           3       2.4425                                             0.0000     1.9359 r
  rptr_empty/U13/A (INVX0_RVT)                                    0.0000    0.0377    0.0000               0.0000     1.9359 r
  rptr_empty/U13/Y (INVX0_RVT)                                              0.0255                         0.0231     1.9590 f
  rptr_empty/n6 (net)                           1       0.6071                                             0.0000     1.9590 f
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.0255    0.0000               0.0000     1.9590 f
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0349                         0.0602     2.0192 f
  rptr_empty/n51 (net)                          3       2.3447                                             0.0000     2.0192 f
  rptr_empty/U52/A1 (MUX21X2_RVT)                                 0.0000    0.0349    0.0000               0.0000     2.0192 f
  rptr_empty/U52/Y (MUX21X2_RVT)                                            0.0436                         0.0891     2.1083 f
  rptr_empty/n63 (net)                          2       2.1905                                             0.0000     2.1083 f
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0436    0.0000               0.0000     2.1083 f
  data arrival time                                                                                                   2.1083

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1243     1.8757
  data required time                                                                                                  1.8757
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8757
  data arrival time                                                                                                  -2.1083
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2326


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0377                         0.0623     1.9362 r
  wptr_full/n4 (net)                            3       2.4425                                             0.0000     1.9362 r
  wptr_full/U12/A (INVX0_RVT)                                     0.0000    0.0377    0.0000               0.0000     1.9362 r
  wptr_full/U12/Y (INVX0_RVT)                                               0.0255                         0.0231     1.9593 f
  wptr_full/n5 (net)                            1       0.6071                                             0.0000     1.9593 f
  wptr_full/U40/A1 (AND2X1_RVT)                                   0.0000    0.0255    0.0000               0.0000     1.9593 f
  wptr_full/U40/Y (AND2X1_RVT)                                              0.0349                         0.0602     2.0195 f
  wptr_full/n50 (net)                           3       2.3447                                             0.0000     2.0195 f
  wptr_full/U52/A1 (MUX21X2_RVT)                                  0.0000    0.0349    0.0000               0.0000     2.0195 f
  wptr_full/U52/Y (MUX21X2_RVT)                                             0.0416                         0.0867     2.1062 f
  wptr_full/n67 (net)                           2       1.7925                                             0.0000     2.1062 f
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0416    0.0000               0.0000     2.1062 f
  data arrival time                                                                                                   2.1062

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1236     1.8764
  data required time                                                                                                  1.8764
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8764
  data arrival time                                                                                                  -2.1062
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2298


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0377                         0.0623     1.9362 r
  wptr_full/n4 (net)                            3       2.4425                                             0.0000     1.9362 r
  wptr_full/U37/A1 (NAND2X0_RVT)                                  0.0000    0.0377    0.0000               0.0000     1.9362 r
  wptr_full/U37/Y (NAND2X0_RVT)                                             0.0546                         0.0456     1.9818 f
  wptr_full/n3 (net)                            1       1.2820                                             0.0000     1.9818 f
  wptr_full/U38/A1 (XOR2X2_RVT)                                   0.0000    0.0546    0.0000               0.0000     1.9818 f
  wptr_full/U38/Y (XOR2X2_RVT)                                              0.0390                         0.1085     2.0903 r
  wptr_full/n69 (net)                           3       2.1049                                             0.0000     2.0903 r
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0390    0.0000               0.0000     2.0903 r
  data arrival time                                                                                                   2.0903

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1306     1.8694
  data required time                                                                                                  1.8694
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8694
  data arrival time                                                                                                  -2.0903
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2209


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U36/A1 (AND2X1_RVT)                                  0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U36/Y (AND2X1_RVT)                                             0.0377                         0.0623     1.9359 r
  rptr_empty/n5 (net)                           3       2.4425                                             0.0000     1.9359 r
  rptr_empty/U37/A1 (NAND2X0_RVT)                                 0.0000    0.0377    0.0000               0.0000     1.9359 r
  rptr_empty/U37/Y (NAND2X0_RVT)                                            0.0546                         0.0456     1.9816 f
  rptr_empty/n4 (net)                           1       1.2820                                             0.0000     1.9816 f
  rptr_empty/U38/A1 (XOR2X2_RVT)                                  0.0000    0.0546    0.0000               0.0000     1.9816 f
  rptr_empty/U38/Y (XOR2X2_RVT)                                             0.0390                         0.1085     2.0900 r
  rptr_empty/n61 (net)                          3       2.1049                                             0.0000     2.0900 r
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0390    0.0000               0.0000     2.0900 r
  data arrival time                                                                                                   2.0900

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     2.0000 r
  library setup time                                                                                      -0.1306     1.8694
  data required time                                                                                                  1.8694
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8694
  data arrival time                                                                                                  -2.0900
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2206


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U15/A (INVX0_RVT)                                    0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U15/Y (INVX0_RVT)                                              0.0240                         0.0226     1.8962 f
  rptr_empty/n8 (net)                           1       0.6071                                             0.0000     1.8962 f
  rptr_empty/U41/A1 (AND2X1_RVT)                                  0.0000    0.0240    0.0000               0.0000     1.8962 f
  rptr_empty/U41/Y (AND2X1_RVT)                                             0.0349                         0.0594     1.9556 f
  rptr_empty/n52 (net)                          3       2.3447                                             0.0000     1.9556 f
  rptr_empty/U54/A1 (MUX21X2_RVT)                                 0.0000    0.0349    0.0000               0.0000     1.9556 f
  rptr_empty/U54/Y (MUX21X2_RVT)                                            0.0413                         0.0863     2.0419 f
  rptr_empty/n70 (net)                          2       1.7267                                             0.0000     2.0419 f
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0413    0.0000               0.0000     2.0419 f
  data arrival time                                                                                                   2.0419

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1235     1.8765
  data required time                                                                                                  1.8765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8765
  data arrival time                                                                                                  -2.0419
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1654


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U14/A (INVX0_RVT)                                     0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U14/Y (INVX0_RVT)                                               0.0240                         0.0226     1.8965 f
  wptr_full/n7 (net)                            1       0.6071                                             0.0000     1.8965 f
  wptr_full/U41/A1 (AND2X1_RVT)                                   0.0000    0.0240    0.0000               0.0000     1.8965 f
  wptr_full/U41/Y (AND2X1_RVT)                                              0.0349                         0.0594     1.9559 f
  wptr_full/n51 (net)                           3       2.3447                                             0.0000     1.9559 f
  wptr_full/U54/A1 (MUX21X2_RVT)                                  0.0000    0.0349    0.0000               0.0000     1.9559 f
  wptr_full/U54/Y (MUX21X2_RVT)                                             0.0401                         0.0848     2.0407 f
  wptr_full/n60 (net)                           2       1.4903                                             0.0000     2.0407 f
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0401    0.0000               0.0000     2.0407 f
  data arrival time                                                                                                   2.0407

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1231     1.8769
  data required time                                                                                                  1.8769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8769
  data arrival time                                                                                                  -2.0407
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1638


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0377                         0.0623     1.9362 r
  wptr_full/n4 (net)                            3       2.4425                                             0.0000     1.9362 r
  wptr_full/U39/A1 (XOR2X2_RVT)                                   0.0000    0.0377    0.0000               0.0000     1.9362 r
  wptr_full/U39/Y (XOR2X2_RVT)                                              0.0390                         0.1046     2.0408 f
  wptr_full/n49 (net)                           3       2.3447                                             0.0000     2.0408 f
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0390    0.0000               0.0000     2.0408 f
  data arrival time                                                                                                   2.0408

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1227     1.8773
  data required time                                                                                                  1.8773
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8773
  data arrival time                                                                                                  -2.0408
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1635


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U36/A1 (AND2X1_RVT)                                  0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U36/Y (AND2X1_RVT)                                             0.0377                         0.0623     1.9359 r
  rptr_empty/n5 (net)                           3       2.4425                                             0.0000     1.9359 r
  rptr_empty/U39/A1 (XOR2X2_RVT)                                  0.0000    0.0377    0.0000               0.0000     1.9359 r
  rptr_empty/U39/Y (XOR2X2_RVT)                                             0.0390                         0.1046     2.0405 f
  rptr_empty/n50 (net)                          3       2.3447                                             0.0000     2.0405 f
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0390    0.0000               0.0000     2.0405 f
  data arrival time                                                                                                   2.0405

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1227     1.8773
  data required time                                                                                                  1.8773
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8773
  data arrival time                                                                                                  -2.0405
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1632


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0377                         0.0623     1.9362 r
  wptr_full/n4 (net)                            3       2.4425                                             0.0000     1.9362 r
  wptr_full/U12/A (INVX0_RVT)                                     0.0000    0.0377    0.0000               0.0000     1.9362 r
  wptr_full/U12/Y (INVX0_RVT)                                               0.0255                         0.0231     1.9593 f
  wptr_full/n5 (net)                            1       0.6071                                             0.0000     1.9593 f
  wptr_full/U40/A1 (AND2X1_RVT)                                   0.0000    0.0255    0.0000               0.0000     1.9593 f
  wptr_full/U40/Y (AND2X1_RVT)                                              0.0349                         0.0602     2.0195 f
  wptr_full/n50 (net)                           3       2.3447                                             0.0000     2.0195 f
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0349    0.0000               0.0000     2.0195 f
  data arrival time                                                                                                   2.0195

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1213     1.8787
  data required time                                                                                                  1.8787
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8787
  data arrival time                                                                                                  -2.0195
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1407


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U36/A1 (AND2X1_RVT)                                  0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U36/Y (AND2X1_RVT)                                             0.0377                         0.0623     1.9359 r
  rptr_empty/n5 (net)                           3       2.4425                                             0.0000     1.9359 r
  rptr_empty/U13/A (INVX0_RVT)                                    0.0000    0.0377    0.0000               0.0000     1.9359 r
  rptr_empty/U13/Y (INVX0_RVT)                                              0.0255                         0.0231     1.9590 f
  rptr_empty/n6 (net)                           1       0.6071                                             0.0000     1.9590 f
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.0255    0.0000               0.0000     1.9590 f
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0349                         0.0602     2.0192 f
  rptr_empty/n51 (net)                          3       2.3447                                             0.0000     2.0192 f
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0349    0.0000               0.0000     2.0192 f
  data arrival time                                                                                                   2.0192

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1213     1.8787
  data required time                                                                                                  1.8787
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8787
  data arrival time                                                                                                  -2.0192
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1404


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U17/A (INVX0_RVT)                                     0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U17/Y (INVX0_RVT)                                               0.0269                         0.0265     1.7848 f
  wptr_full/n10 (net)                           2       1.1123                                             0.0000     1.7848 f
  wptr_full/U15/A2 (AOI21X1_RVT)                                  0.0000    0.0269    0.0000               0.0000     1.7848 f
  wptr_full/U15/Y (AOI21X1_RVT)                                             0.0343                         0.1052     1.8900 r
  wptr_full/n52 (net)                           3       2.3584                                             0.0000     1.8900 r
  wptr_full/U55/A1 (MUX21X2_RVT)                                  0.0000    0.0343    0.0000               0.0000     1.8900 r
  wptr_full/U55/Y (MUX21X2_RVT)                                             0.0397                         0.0902     1.9802 r
  wptr_full/n61 (net)                           2       1.4962                                             0.0000     1.9802 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0397    0.0000               0.0000     1.9802 r
  data arrival time                                                                                                   1.9802

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1308     1.8692
  data required time                                                                                                  1.8692
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8692
  data arrival time                                                                                                  -1.9802
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1110


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U19/A (INVX0_RVT)                                    0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U19/Y (INVX0_RVT)                                              0.0269                         0.0265     1.7846 f
  rptr_empty/n11 (net)                          2       1.1123                                             0.0000     1.7846 f
  rptr_empty/U18/A2 (AOI21X1_RVT)                                 0.0000    0.0269    0.0000               0.0000     1.7846 f
  rptr_empty/U18/Y (AOI21X1_RVT)                                            0.0343                         0.1052     1.8898 r
  rptr_empty/n53 (net)                          3       2.3584                                             0.0000     1.8898 r
  rptr_empty/U55/A1 (MUX21X2_RVT)                                 0.0000    0.0343    0.0000               0.0000     1.8898 r
  rptr_empty/U55/Y (MUX21X2_RVT)                                            0.0397                         0.0902     1.9799 r
  rptr_empty/n69 (net)                          2       1.4962                                             0.0000     1.9799 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0397    0.0000               0.0000     1.9799 r
  data arrival time                                                                                                   1.9799

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1308     1.8692
  data required time                                                                                                  1.8692
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8692
  data arrival time                                                                                                  -1.9799
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1108


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U34/A1 (AND2X1_RVT)                                   0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U34/Y (AND2X1_RVT)                                              0.0319                         0.0569     1.8153 r
  wptr_full/n9 (net)                            3       1.8592                                             0.0000     1.8153 r
  wptr_full/U35/A1 (AND2X1_RVT)                                   0.0000    0.0319    0.0000               0.0000     1.8153 r
  wptr_full/U35/Y (AND2X1_RVT)                                              0.0335                         0.0586     1.8739 r
  wptr_full/n6 (net)                            3       1.9084                                             0.0000     1.8739 r
  wptr_full/U14/A (INVX0_RVT)                                     0.0000    0.0335    0.0000               0.0000     1.8739 r
  wptr_full/U14/Y (INVX0_RVT)                                               0.0240                         0.0226     1.8965 f
  wptr_full/n7 (net)                            1       0.6071                                             0.0000     1.8965 f
  wptr_full/U41/A1 (AND2X1_RVT)                                   0.0000    0.0240    0.0000               0.0000     1.8965 f
  wptr_full/U41/Y (AND2X1_RVT)                                              0.0349                         0.0594     1.9559 f
  wptr_full/n51 (net)                           3       2.3447                                             0.0000     1.9559 f
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0349    0.0000               0.0000     1.9559 f
  data arrival time                                                                                                   1.9559

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1213     1.8787
  data required time                                                                                                  1.8787
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8787
  data arrival time                                                                                                  -1.9559
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0772


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0319                         0.0569     1.8150 r
  rptr_empty/n10 (net)                          3       1.8592                                             0.0000     1.8150 r
  rptr_empty/U35/A1 (AND2X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     1.8150 r
  rptr_empty/U35/Y (AND2X1_RVT)                                             0.0335                         0.0586     1.8736 r
  rptr_empty/n7 (net)                           3       1.9084                                             0.0000     1.8736 r
  rptr_empty/U15/A (INVX0_RVT)                                    0.0000    0.0335    0.0000               0.0000     1.8736 r
  rptr_empty/U15/Y (INVX0_RVT)                                              0.0240                         0.0226     1.8962 f
  rptr_empty/n8 (net)                           1       0.6071                                             0.0000     1.8962 f
  rptr_empty/U41/A1 (AND2X1_RVT)                                  0.0000    0.0240    0.0000               0.0000     1.8962 f
  rptr_empty/U41/Y (AND2X1_RVT)                                             0.0349                         0.0594     1.9556 f
  rptr_empty/n52 (net)                          3       2.3447                                             0.0000     1.9556 f
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0349    0.0000               0.0000     1.9556 f
  data arrival time                                                                                                   1.9556

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1213     1.8787
  data required time                                                                                                  1.8787
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8787
  data arrival time                                                                                                  -1.9556
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0769


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U17/A (INVX0_RVT)                                     0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U17/Y (INVX0_RVT)                                               0.0269                         0.0265     1.7848 f
  wptr_full/n10 (net)                           2       1.1123                                             0.0000     1.7848 f
  wptr_full/U42/A1 (AND2X1_RVT)                                   0.0000    0.0269    0.0000               0.0000     1.7848 f
  wptr_full/U42/Y (AND2X1_RVT)                                              0.0349                         0.0609     1.8457 f
  wptr_full/n53 (net)                           3       2.3447                                             0.0000     1.8457 f
  wptr_full/U58/A1 (MUX21X2_RVT)                                  0.0000    0.0349    0.0000               0.0000     1.8457 f
  wptr_full/U58/Y (MUX21X2_RVT)                                             0.0416                         0.0867     1.9324 f
  wptr_full/n66 (net)                           2       1.7925                                             0.0000     1.9324 f
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0416    0.0000               0.0000     1.9324 f
  data arrival time                                                                                                   1.9324

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1236     1.8764
  data required time                                                                                                  1.8764
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8764
  data arrival time                                                                                                  -1.9324
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0561


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U19/A (INVX0_RVT)                                    0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U19/Y (INVX0_RVT)                                              0.0269                         0.0265     1.7846 f
  rptr_empty/n11 (net)                          2       1.1123                                             0.0000     1.7846 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.0269    0.0000               0.0000     1.7846 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0349                         0.0609     1.8455 f
  rptr_empty/n54 (net)                          3       2.3447                                             0.0000     1.8455 f
  rptr_empty/U58/A1 (MUX21X2_RVT)                                 0.0000    0.0349    0.0000               0.0000     1.8455 f
  rptr_empty/U58/Y (MUX21X2_RVT)                                            0.0401                         0.0848     1.9302 f
  rptr_empty/n64 (net)                          2       1.4903                                             0.0000     1.9302 f
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0401    0.0000               0.0000     1.9302 f
  data arrival time                                                                                                   1.9302

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1231     1.8769
  data required time                                                                                                  1.8769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8769
  data arrival time                                                                                                  -1.9302
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0533


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1795                         0.3931     1.3931 r
  io_b_winc_net (net)                          10       1.4266                                             0.0000     1.3931 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3931 r
  wptr_full/winc (net)                                  1.4266                                             0.0000     1.3931 r
  wptr_full/U28/A1 (AND2X1_RVT)                                   0.0000    0.1795    0.0000               0.0000     1.3931 r
  wptr_full/U28/Y (AND2X1_RVT)                                              0.0467                         0.0729     1.4661 r
  wptr_full/n16 (net)                           3       1.8492                                             0.0000     1.4661 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     1.4661 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0337                         0.0619     1.5280 r
  wptr_full/n14 (net)                           3       1.8984                                             0.0000     1.5280 r
  wptr_full/U30/A1 (AND2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.5280 r
  wptr_full/U30/Y (AND2X1_RVT)                                              0.0326                         0.0590     1.5870 r
  wptr_full/n12 (net)                           3       1.9084                                             0.0000     1.5870 r
  wptr_full/U31/A1 (AND2X1_RVT)                                   0.0000    0.0326    0.0000               0.0000     1.5870 r
  wptr_full/U31/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.6458 r
  wptr_full/n23 (net)                           3       1.9084                                             0.0000     1.6458 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.6458 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0325                         0.0588     1.7045 r
  wptr_full/n22 (net)                           3       1.9084                                             0.0000     1.7045 r
  wptr_full/U33/A1 (AND2X1_RVT)                                   0.0000    0.0325    0.0000               0.0000     1.7045 r
  wptr_full/U33/Y (AND2X1_RVT)                                              0.0271                         0.0539     1.7584 r
  wptr_full/n8 (net)                            2       1.2024                                             0.0000     1.7584 r
  wptr_full/U17/A (INVX0_RVT)                                     0.0000    0.0271    0.0000               0.0000     1.7584 r
  wptr_full/U17/Y (INVX0_RVT)                                               0.0269                         0.0265     1.7848 f
  wptr_full/n10 (net)                           2       1.1123                                             0.0000     1.7848 f
  wptr_full/U15/A2 (AOI21X1_RVT)                                  0.0000    0.0269    0.0000               0.0000     1.7848 f
  wptr_full/U15/Y (AOI21X1_RVT)                                             0.0343                         0.1052     1.8900 r
  wptr_full/n52 (net)                           3       2.3584                                             0.0000     1.8900 r
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0343    0.0000               0.0000     1.8900 r
  data arrival time                                                                                                   1.8900

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1289     1.8711
  data required time                                                                                                  1.8711
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8711
  data arrival time                                                                                                  -1.8900
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0190


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1793                         0.3929     1.3929 r
  io_b_rinc_net (net)                           2       1.1643                                             0.0000     1.3929 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.3929 r
  rptr_empty/rinc (net)                                 1.1643                                             0.0000     1.3929 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.1793    0.0000               0.0000     1.3929 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0466                         0.0729     1.4659 r
  rptr_empty/n17 (net)                          3       1.8492                                             0.0000     1.4659 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0466    0.0000               0.0000     1.4659 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0337                         0.0619     1.5278 r
  rptr_empty/n15 (net)                          3       1.8984                                             0.0000     1.5278 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     1.5278 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0325                         0.0589     1.5867 r
  rptr_empty/n13 (net)                          3       1.8984                                             0.0000     1.5867 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.5867 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.6455 r
  rptr_empty/n24 (net)                          3       1.9084                                             0.0000     1.6455 r
  rptr_empty/U32/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.6455 r
  rptr_empty/U32/Y (AND2X1_RVT)                                             0.0325                         0.0588     1.7042 r
  rptr_empty/n23 (net)                          3       1.9084                                             0.0000     1.7042 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                  0.0000    0.0325    0.0000               0.0000     1.7042 r
  rptr_empty/U33/Y (AND2X1_RVT)                                             0.0271                         0.0539     1.7581 r
  rptr_empty/n9 (net)                           2       1.2024                                             0.0000     1.7581 r
  rptr_empty/U19/A (INVX0_RVT)                                    0.0000    0.0271    0.0000               0.0000     1.7581 r
  rptr_empty/U19/Y (INVX0_RVT)                                              0.0269                         0.0265     1.7846 f
  rptr_empty/n11 (net)                          2       1.1123                                             0.0000     1.7846 f
  rptr_empty/U18/A2 (AOI21X1_RVT)                                 0.0000    0.0269    0.0000               0.0000     1.7846 f
  rptr_empty/U18/Y (AOI21X1_RVT)                                            0.0343                         0.1052     1.8898 r
  rptr_empty/n53 (net)                          3       2.3584                                             0.0000     1.8898 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0343    0.0000               0.0000     1.8898 r
  data arrival time                                                                                                   1.8898

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1289     1.8711
  data required time                                                                                                  1.8711
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8711
  data arrival time                                                                                                  -1.8898
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0187


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[7] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n90 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U38/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U38/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n23 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U40/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U40/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n24 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U16/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U16/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[7] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[7] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[6] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n82 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U35/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U35/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n20 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U37/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U37/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n21 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U15/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U15/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[6] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[6] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[5] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n74 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U32/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U32/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n17 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U34/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U34/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n18 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U14/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U14/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[5] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[5] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[4] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n66 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U29/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U29/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n14 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U31/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U31/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n15 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U13/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U13/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[4] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[4] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[3] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n58 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U26/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U26/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n11 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n12 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U12/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U12/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[3] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[3] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[2] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n50 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U23/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U23/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n8 (net)                              1       0.6132                                             0.0000     0.1063 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n9 (net)                              1       5.3631                                             0.0000     0.1883 r
  fifomem/U11/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U11/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[2] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[2] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[1] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n42 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U20/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U20/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n5 (net)                              1       0.6132                                             0.0000     0.1063 r
  fifomem/U22/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U22/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n6 (net)                              1       5.3631                                             0.0000     0.1883 r
  fifomem/U10/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U10/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[1] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[1] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[0] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n34 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n2 (net)                              1       0.6132                                             0.0000     0.1063 r
  fifomem/U19/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U19/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n3 (net)                              1       5.3631                                             0.0000     0.1883 r
  fifomem/U9/A (INVX8_RVT)                                        0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U9/Y (INVX8_RVT)                                                  0.0390                         0.0351     0.2234 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[0] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[0] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                        0.0000    0.0000    0.0000               0.0000     0.0000 r
  rptr_empty/rempty_reg/QN (SDFFASX2_RVT)                                   0.0793                         0.1703     0.1703 r
  rptr_empty/rempty_BAR (net)                   1       5.3641                                             0.0000     0.1703 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.1703 r
  io_t_rempty_net (net)                                 5.3641                                             0.0000     0.1703 r
  U30/A (INVX8_RVT)                                               0.0000    0.0793    0.0000               0.0000     0.1703 r
  U30/Y (INVX8_RVT)                                                         0.0529                         0.0420     0.2123 f
  n35 (net)                                     1      21.8502                                             0.0000     0.2123 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0529    0.0000               0.0000     0.2123 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8893                         1.3883     1.6005 f
  rempty (net)                                  1     1433.3105                                            0.0000     1.6005 f
  rempty (out)                                                    0.0000    0.8893    0.0000               0.0000     1.6005 f
  data arrival time                                                                                                   1.6005

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6005
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6005


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  wptr_full/wfull_reg/CLK (SDFFARX2_RVT)                          0.0000    0.0000    0.0000               0.0000     0.0000 r
  wptr_full/wfull_reg/QN (SDFFARX2_RVT)                                     0.0661                         0.1467     0.1467 r
  wptr_full/wfull_BAR (net)                     3       6.4464                                             0.0000     0.1467 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.1467 r
  io_t_wfull_net (net)                                  6.4464                                             0.0000     0.1467 r
  U29/A (INVX8_RVT)                                               0.0000    0.0661    0.0000               0.0000     0.1467 r
  U29/Y (INVX8_RVT)                                                         0.0481                         0.0405     0.1872 f
  n34 (net)                                     1      21.8502                                             0.0000     0.1872 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0481    0.0000               0.0000     0.1872 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8901                         1.3865     1.5737 f
  wfull (net)                                   1     1433.3105                                            0.0000     1.5737 f
  wfull (out)                                                     0.0000    0.8901    0.0000               0.0000     1.5737 f
  data arrival time                                                                                                   1.5737

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.5737
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5737


1
