<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1495, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1369, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1134, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   971, user inline pragmas are applied</column>
            <column name="">(4) simplification,   931, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   941, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   927, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   927, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   927, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   945, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   936, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1366, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1366, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1294, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1300, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1325, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="adpcm_main" col1="adpcm.c:769" col2="1495" col3="931" col4="945" col5="1294" col6="1325">
                    <row id="2" col0="reset" col1="adpcm.c:542" col2="98" col3="" col4="" col5="" col6=""/>
                    <row id="13" col0="encode" col1="adpcm.c:250" col2="702" col3="426" col4="434" col5="666" col6="666">
                        <row id="4" col0="filtez" col1="adpcm.c:583" col2="58" col2_disp="  58 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="6" col0="filtep" col1="adpcm.c:598" col2="24" col2_disp="  24 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="quantl" col1="adpcm.c:610" col2="39" col3="" col4="" col5="" col6="">
                            <row id="10" col0="abs" col1="adpcm.c:238" col2="7" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="3" col0="logscl" col1="adpcm.c:636" col2="18" col3="" col4="" col5="" col6=""/>
                        <row id="12" col0="scalel" col1="adpcm.c:651" col2="22" col2_disp="  22 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="9" col0="upzero" col1="adpcm.c:664" col2="150" col2_disp=" 150 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="11" col0="uppol2" col1="adpcm.c:700" col2="70" col2_disp="  70 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="8" col0="uppol1" col1="adpcm.c:730" col2="54" col2_disp="  54 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="10" col0="abs" col1="adpcm.c:238" col2="7" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="logsch" col1="adpcm.c:756" col2="17" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="7" col0="decode" col1="adpcm.c:403" col2="651" col3="400" col4="406" col5="523" col6="523">
                        <row id="4" col0="filtez" col1="adpcm.c:583" col2="58" col2_disp="  58 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="6" col0="filtep" col1="adpcm.c:598" col2="24" col2_disp="  24 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="3" col0="logscl" col1="adpcm.c:636" col2="18" col3="" col4="" col5="" col6=""/>
                        <row id="12" col0="scalel" col1="adpcm.c:651" col2="22" col2_disp="  22 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="9" col0="upzero" col1="adpcm.c:664" col2="150" col2_disp=" 150 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="11" col0="uppol2" col1="adpcm.c:700" col2="70" col2_disp="  70 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="8" col0="uppol1" col1="adpcm.c:730" col2="54" col2_disp="  54 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="logsch" col1="adpcm.c:756" col2="17" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

