// Seed: 375083661
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  reg id_4;
  reg id_5 = 1'h0;
  always @(posedge id_4)
    if (~(id_2))
      if (1) id_5 <= 1 - {1{1'b0}};
      else begin
        if (1'd0) id_4 <= id_5;
      end
    else id_4 <= 1'b0;
endmodule
