{title:'So et al. (§72019§r)', author: 'Hayden Kwok-Hay So; John Wawrzynek', display:{Lore:['[{"text": "arXiv:1704.08802", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProceedings of the 3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017)\\u00a7r\\n\\n\\u00a78\\u00a7oHayden Kwok-Hay So\\nJohn Wawrzynek\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.08802\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 5 Mar 2019 15:06:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3rd International Workshopon Overlay Architectures for FPGAs (OLAF 2017) website: see http://olaf.eecs.berkeley.edu\\u00a7r"}']}
{title:'Ustiugov et al. (§72019§r)', author: 'Dmitrii Ustiugov; Alexandros Daglis; Javier Picorel; Mark Sutherland; Edouard Bugnion; Babak Falsafi; Dionisios Pnevmatikatos', display:{Lore:['[{"text": "arXiv:1801.06726", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Guidelines for High-Performance SCM Hierarchies\\u00a7r\\n\\n\\u00a78\\u00a7oDmitrii Ustiugov\\nAlexandros Daglis\\nJavier Picorel\\n+ 3 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.06726\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3240302.3240310\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 7 Mar 2019 19:03:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at MEMSYS\'18\\u00a7r"}']}
{title:'Yavits et al. (§72019§r)', author: 'Leonid Yavits; Roman Kaplan; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1805.09612", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPRINS: Resistive CAM Processing in Storage\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nRoman Kaplan\\nRan Ginosar\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.09612\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 17 Mar 2019 10:28:12 GMT)\\u00a7r"}']}
{title:'Fu et al. (§72019§r)', author: 'X. Fu; L. Riesebos; M. A. Rol; J. van Straten; J. van Someren; N. Khammassi; I. Ashraf; R. F. L. Vermeulen; V. Newsum; K. K. L. Loh; J. C. de Sterke; W. J. Vlothuizen; R. N. Schouten; C. G. Almudever; L. DiCarlo; K. Bertels', display:{Lore:['[{"text": "arXiv:1808.02449", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7leQASM: An Executable Quantum Instruction Set Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oX. Fu\\nL. Riesebos\\nM. A. Rol\\n+ 12 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.02449\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 25th International Symposium on\\n  High-Performance Computer Architecture (HPCA\'19), 2019\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 9 Mar 2019 06:06:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 8 figures; addedabstract, re-positioned figures\\u00a7r"}']}
{title:'Powell et al. (§72019§r)', author: 'Will Powell; Jason Riedy; Jeffrey S. Young; Thomas M. Conte', display:{Lore:['[{"text": "arXiv:1808.06334", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWrangling Rogues: Managing Experimental Post-Moore Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oWill Powell\\nJason Riedy\\nJeffrey S. Young\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.06334\\u00a7r\\n\\nVersion:\\u00a77v4 (Fri, 2 Aug 2019 00:45:12 GMT)\\u00a7r"}']}
{title:'Prabakaran et al. (§72019§r)', author: 'Bharath Srinivas Prabakaran; Mihika Dave; Florian Kriebel; Semeen Rehman; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:1811.07612", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural-Space Exploration of Heterogeneous Reliability and Checkpointing Modes for Out-of-Order Superscalar Processors\\u00a7r\\n\\n\\u00a78\\u00a7oBharath Srinivas Prabakaran\\nMihika Dave\\nFlorian Kriebel\\nSemeen Rehman\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1811.07612\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2019.2945622\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Access, vol. 7, pp. 145324-145339, 2019\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 12 Jul 2019 22:42:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 Pages, 19 Figures, 6 Tables\\u00a7r"}']}
{title:'Vaddina et al. (§72019§r)', author: 'Kameswar Vaddina; Florian Brandner; Gerard Memmi; Pierre Jouvelot', display:{Lore:['[{"text": "arXiv:1811.09285", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBuilding the Case for Temperature Awareness in Energy Consumption Models: an Application of the Energy-Frequency Convexity Rule\\u00a7r\\n\\n\\u00a78\\u00a7oKameswar Vaddina\\nFlorian Brandner\\nGerard Memmi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1811.09285\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 3 May 2019 09:35:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oA new campaign of mesearements showed that we have wrong data in a couple of figures of this paper. This will be fixed with an updated version\\u00a7r"}']}
{title:'Dizdar (§72019§r)', author: 'Onur Dizdar', display:{Lore:['[{"text": "arXiv:1812.09357", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Complexity Reduction Method for Successive Cancellation List Decoding\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Dizdar\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1812.09357\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 19 Aug 2019 17:48:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 figures, 6 tables\\u00a7r"}']}
{title:'Pasandi et al. (§72019§r)', author: 'Ghasem Pasandi; Sied Mehdi Fakhraei', display:{Lore:['[{"text": "arXiv:1812.10011", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 256kb 9T Near-Threshold SRAM With 1k Cells per Bit-Line and Enhanced Write and Read Operations\\u00a7r\\n\\n\\u00a78\\u00a7oGhasem Pasandi\\nSied Mehdi Fakhraei\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1812.10011\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 3 Jan 2019 19:23:20 GMT)\\u00a7r"}']}
{title:'El-hmaily et al. (§72019§r)', author: 'Hader E. El-hmaily; Rabab Ezz-Eldin; A. I. A. Galal; Hesham F. A. Hamed', display:{Lore:['[{"text": "arXiv:1901.00092", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Performance GNR Power Gating for Low-Voltage CMOS Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oHader E. El-hmaily\\nRabab Ezz-Eldin\\nA. I. A. Galal\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1901.00092\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Jan 2019 04:55:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 13 Figures and 5Tables\\u00a7r"}']}
{title:'Umuroglu et al. (§72019§r)', author: 'Yaman Umuroglu; Davide Conficconi; Lahiru Rasnayake; Thomas B. Preusser; Magnus Sjalander', display:{Lore:['[{"text": "arXiv:1901.00370", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing\\u00a7r\\n\\n\\u00a78\\u00a7oYaman Umuroglu\\nDavide Conficconi\\nLahiru Rasnayake\\nThomas B. Preusser\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1901.00370\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3337929\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 11 Jun 2019 11:12:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInvited paper at ACM TRETS as extensionof FPL\'18 paper arXiv:1806.08862\\u00a7r"}']}
{title:'Balasubramanian et al. (§72019§r)', author: 'P Balasubramanian; D L Maskell; N E Mastorakis', display:{Lore:['[{"text": "arXiv:1901.09315", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous Early Output Block Carry Lookahead Adder with Improved Quality of Results\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nD L Maskell\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1901.09315\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of 61st MWSCAS 2018, pp. 587-590, 2018\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Jan 2019 04:46:35 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72019§r)', author: 'P Balasubramanian; D L Maskell; N E Mastorakis', display:{Lore:['[{"text": "arXiv:1901.09316", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMajority and Minority Voted Redundancy for Safety-Critical Applications\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nD L Maskell\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1901.09316\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of 61st MWSCAS 2018, pp. 1102-1105, 2018\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Jan 2019 04:50:02 GMT)\\u00a7r"}']}
{title:'Walker et al. (§72019§r)', author: 'Matthew J. P. Walker; Jason H. Anderson', display:{Lore:['[{"text": "arXiv:1901.11129", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGeneric Connectivity-Based CGRA Mapping via Integer Linear Programming\\u00a7r\\n\\n\\u00a78\\u00a7oMatthew J. P. Walker\\nJason H. Anderson\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1901.11129\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 30 Apr 2019 21:31:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages of content; 8 figures; 3 tables; to appear in FCCM 2019; Uses the CGRA-ME framework at http://cgra-me.ece.utoronto.ca/\\u00a7r"}']}
{title:'Pasandi et al. (§72019§r)', author: 'Ghasem Pasandi; Shahin Nazarian; Massoud Pedram', display:{Lore:['[{"text": "arXiv:1902.00478", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Logic Synthesis: A Reinforcement Learning-Based Technology Mapping Approach\\u00a7r\\n\\n\\u00a78\\u00a7oGhasem Pasandi\\nShahin Nazarian\\nMassoud Pedram\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.00478\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Feb 2019 17:53:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o20th International Symposium on Quality Electronic Design (ISQED 2019)\\u00a7r"}']}
{title:'Pasandi et al. (§72019§r)', author: 'Ghasem Pasandi; Raghav Mehta; Massoud Pedram; Shahin Nazarian', display:{Lore:['[{"text": "arXiv:1902.00484", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHybrid Cell Assignment and Sizing for Power, Area, Delay Product Optimization of SRAM Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oGhasem Pasandi\\nRaghav Mehta\\nMassoud Pedram\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.00484\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Feb 2019 18:02:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEF (DOI: 10.1109/TCSII.2019.2896794)\\u00a7r"}']}
{title:'A. et al. (§72019§r)', author: 'Shchegoleva M. A.; Romanov A. Yu.; Lezhnev E. V.; Amerikanov A. A', display:{Lore:['[{"text": "arXiv:1902.03314", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRouting in Networks on Chip with Multiplicative Circulant Topology\\u00a7r\\n\\n\\u00a78\\u00a7oShchegoleva M. A.\\nRomanov A. Yu.\\nLezhnev E. V.\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.03314\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1088/1742-6596/1163/1/012027\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Feb 2019 22:33:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 p., 4 fig., International Conference on Computer Simulation in Physics and beyond\\u00a7r"}']}
{title:'Tannu et al. (§72019§r)', author: 'Swamit S. Tannu; Poulami Das; Michael L. Lewis; Robert Krick; Douglas M. Carmean; Moinuddin K. Qureshi', display:{Lore:['[{"text": "arXiv:1902.04641", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Case for Superconducting Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSwamit S. Tannu\\nPoulami Das\\nMichael L. Lewis\\n+ 2 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.04641\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 14 Feb 2019 17:07:46 GMT)\\u00a7r"}']}
{title:'Krishna et al. (§72019§r)', author: 'Duggirala Meher Krishna; Duggirala Ravi', display:{Lore:['[{"text": "arXiv:1902.05067", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Parallel Integer Adder in Binary Representation\\u00a7r\\n\\n\\u00a78\\u00a7oDuggirala Meher Krishna\\nDuggirala Ravi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.05067\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Electronics Engineering Research, Vol 10,\\n  No. 1, pp. 9--18, 2018 (ISSN 0975-6450)\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 25 Mar 2019 13:14:39 GMT)\\u00a7r"}']}
{title:'Antelo (§72019§r)', author: 'Elisardo Antelo', display:{Lore:['[{"text": "arXiv:1902.06655", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lENBB Processor: Towards the ExaScale Numerical Brain Box [Position Paper]\\u00a7r\\n\\n\\u00a78\\u00a7oElisardo Antelo\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.06655\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Feb 2019 17:21:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper describes an idea for a new processor that I wanted to develop but I was not able to got support for this\\u00a7r"}']}
{title:'Asibelagh et al. (§72019§r)', author: 'Aida Ghorbani Asibelagh; Reza Faghih Mirzaee', display:{Lore:['[{"text": "arXiv:1902.06742", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApplicability of Partial Ternary Full Adder in Ternary Arithmetic Units\\u00a7r\\n\\n\\u00a78\\u00a7oAida Ghorbani Asibelagh\\nReza Faghih Mirzaee\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.06742\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Feb 2019 20:34:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 5 figures, 5 tables\\u00a7r"}']}
{title:'Ghose et al. (§72019§r)', author: 'Saugata Ghose; Tianshi Li; Nastaran Hajinazar; Damla Senol Cali; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1902.07609", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding the Interactions of Workloads and DRAM Types: A Comprehensive Experimental Study\\u00a7r\\n\\n\\u00a78\\u00a7oSaugata Ghose\\nTianshi Li\\nNastaran Hajinazar\\nDamla Senol Cali\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.07609\\u00a7r\\n\\nVersion:\\u00a77v5 (Fri, 18 Oct 2019 13:34:25 GMT)\\u00a7r"}']}
{title:'Kirichenko et al. (§72019§r)', author: 'A. F. Kirichenko; M. Y. Kamkar; J. Walter; I. V. Vernik', display:{Lore:['[{"text": "arXiv:1902.07836", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lERSFQ 8-bit Parallel Binary Shifter for Energy-Efficient Superconducting CPU\\u00a7r\\n\\n\\u00a78\\u00a7oA. F. Kirichenko\\nM. Y. Kamkar\\nJ. Walter\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.07836\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TASC.2019.2904490\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Trans. Appl. Supercon., 29(5), 1302704, Aug. 2019\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 28 Mar 2019 19:22:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 6 figures, 22 references. Presentedat Applied Superconductivity Conference 2018 (ASC 2018), Oct. 28 - Nov. 2, 2018, Seattle, WA, USA. Paper 1EOr1C-07\\u00a7r"}']}
{title:'Kirichenko et al. (§72019§r)', author: 'A. F. Kirichenko; I. V. Vernik; M. Y. Kamkar; J. Walter; M. Miller; L. R. Albu; O. A. Mukhanov', display:{Lore:['[{"text": "arXiv:1902.09500", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lERSFQ 8-bit Parallel Arithmetic Logic Unit\\u00a7r\\n\\n\\u00a78\\u00a7oA. F. Kirichenko\\nI. V. Vernik\\nM. Y. Kamkar\\n+ 3 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1902.09500\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TASC.2019.2904484\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Trans. Appl. Supercon., 29(5), 1302407, Aug. 2019\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 28 Mar 2019 19:22:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 10 figures, 2 tables, 41 references. Presented at Applied Superconductivity Conference 2018 (ASC 2018), Oct. 28 - Nov. 2, 2018, Seattle, WA, USA. Paper 1EOr1C-06\\u00a7r"}']}
{title:'Ahmadi et al. (§72019§r)', author: 'Ahmad Ahmadi; Reza Faghih Mirzaee', display:{Lore:['[{"text": "arXiv:1903.00191", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMIPS-Core Application Specific Instruction-Set Processor for IDEA Cryptography - Comparison between Single-Cycle and Multi-Cycle Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oAhmad Ahmadi\\nReza Faghih Mirzaee\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.00191\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Mar 2019 08:07:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 10 figures, 5 tables\\u00a7r"}']}
{title:'Bechtel et al. (§72019§r)', author: 'Michael G Bechtel; Heechul Yun', display:{Lore:['[{"text": "arXiv:1903.01314", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDenial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention\\u00a7r\\n\\n\\u00a78\\u00a7oMichael G Bechtel\\nHeechul Yun\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.01314\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Mar 2019 15:48:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published as a conference paper at RTAS 2019\\u00a7r"}']}
{title:'Zhang et al. (§72019§r)', author: 'Jie Zhang; Myoungsoo Jung; Mahmut Taylan Kandemir', display:{Lore:['[{"text": "arXiv:1903.01776", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads\\u00a7r\\n\\n\\u00a78\\u00a7oJie Zhang\\nMyoungsoo Jung\\nMahmut Taylan Kandemir\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.01776\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nHPCA 2019\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 9 Mar 2019 12:44:11 GMT)\\u00a7r"}']}
{title:'Choukse et al. (§72019§r)', author: "Esha Choukse; Michael Sullivan; Mike O'Connor; Mattan Erez; Jeff Pool; David Nellans; Steve Keckler", display:{Lore:['[{"text": "arXiv:1903.02596", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBuddy Compression: Enabling Larger Memory for Deep Learning and HPC Workloads on GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oEsha Choukse\\nMichael Sullivan\\nMike O\'Connor\\n+ 3 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.02596\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 15 Apr 2019 23:28:48 GMT)\\u00a7r"}']}
{title:'Mutlu et al. (§72019§r)', author: 'Onur Mutlu; Saugata Ghose; Juan Gómez-Luna; Rachata Ausavarungnirun', display:{Lore:['[{"text": "arXiv:1903.03988", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProcessing Data Where It Makes Sense: Enabling In-Memory Computation\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\nSaugata Ghose\\nJuan G\\u00f3mez-Luna\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.03988\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 10 Mar 2019 13:26:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oa revised version will appear in Micpro\\u00a7r"}']}
{title:'Vasicek et al. (§72019§r)', author: 'Zdenek Vasicek; Vojtech Mrazek; Lukas Sekanina', display:{Lore:['[{"text": "arXiv:1903.04188", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomated Circuit Approximation Method Driven by Data Distribution\\u00a7r\\n\\n\\u00a78\\u00a7oZdenek Vasicek\\nVojtech Mrazek\\nLukas Sekanina\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.04188\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE.2019.8714977\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Mar 2019 09:36:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at Design, Automation and Test in Europe (DATE 2019). Florence, Italy\\u00a7r"}']}
{title:'Li et al. (§72019§r)', author: 'Ang Li; Shuaiwen Leon Song; Jieyang Chen; Jiajia Li; Xu Liu; Nathan Tallent; Kevin Barker', display:{Lore:['[{"text": "arXiv:1903.04611", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NI\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating Modern GPU Interconnect: PCIe, NVLink, NV-SLI, NVSwitch and GPUDirect\\u00a7r\\n\\n\\u00a78\\u00a7oAng Li\\nShuaiwen Leon Song\\nJieyang Chen\\n+ 3 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.04611\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TPDS.2019.2928289\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Mar 2019 21:21:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages. The paper is going to be submitted to TPDS\\u00a7r"}']}
{title:'Leene et al. (§72019§r)', author: 'Lieuwe B. Leene; Shiva Letchumanan; Timothy G. Constandinou', display:{Lore:['[{"text": "arXiv:1903.08680", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 68 uW 31 kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR\\u00a7r\\n\\n\\u00a78\\u00a7oLieuwe B. Leene\\nShiva Letchumanan\\nTimothy G. Constandinou\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.08680\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Mar 2019 18:17:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 7 figures, conference, iscas, ieee,accepted submission\\u00a7r"}']}
{title:'Fuchs et al. (§72019§r)', author: 'Christian M. Fuchs; Nadia Murillo; Aske Plaat; Erik Van der Kouwe; Daniel Harsono; Todor Stefanov', display:{Lore:['[{"text": "arXiv:1903.08781", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.RO\\u00a7r, \\u00a7acs.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFault-Tolerant Nanosatellite Computing on a Budget\\u00a7r\\n\\n\\u00a78\\u00a7oChristian M. Fuchs\\nNadia Murillo\\nAske Plaat\\n+ 2 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.08781\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nConference on Radiation Effects on Components and Systems 2018\\n  (RADECS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Mar 2019 00:00:34 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72019§r)', author: 'P. Balasubramanian; D. L. Maskell; N. E. Mastorakis', display:{Lore:['[{"text": "arXiv:1903.09433", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpeed and Energy Optimised Quasi-Delay-Insensitive Block Carry Lookahead Adder\\u00a7r\\n\\n\\u00a78\\u00a7oP. Balasubramanian\\nD. L. Maskell\\nN. E. Mastorakis\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.09433\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Mar 2019 10:25:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPLOS ONE Preprint version\\u00a7r"}']}
{title:'Salkhordeh et al. (§72019§r)', author: 'Reza Salkhordeh; Onur Mutlu; Hossein Asadi', display:{Lore:['[{"text": "arXiv:1903.10067", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories\\u00a7r\\n\\n\\u00a78\\u00a7oReza Salkhordeh\\nOnur Mutlu\\nHossein Asadi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.10067\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 24 Mar 2019 22:17:41 GMT)\\u00a7r"}']}
{title:'Roymohapatra et al. (§72019§r)', author: 'Sitansusekhar Roymohapatra; Ganesh R. Gore; Akanksha Yadav; Mahesh B. Patil; Krishnan S. Rengarajan; Subhramanian S. Iyer; Maryam Shojaei Baghini', display:{Lore:['[{"text": "arXiv:1903.11264", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping\\u00a7r\\n\\n\\u00a78\\u00a7oSitansusekhar Roymohapatra\\nGanesh R. Gore\\nAkanksha Yadav\\n+ 3 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.11264\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 26 Apr 2019 17:21:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis article was uploaded bymistake without taking consent of co-authorsincluding my Ph.D. guide. The co-authors are not in favor of publication of this article in arXiv. Hence I am withdrawing it. This is my mistake and "}','{"text": "I apologize for this\\u00a7r"}']}
{title:'Salami et al. (§72019§r)', author: 'Behzad Salami; Osman S. Unsal; Adrian Cristal Kestelman', display:{Lore:['[{"text": "arXiv:1903.12514", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults\\u00a7r\\n\\n\\u00a78\\u00a7oBehzad Salami\\nOsman S. Unsal\\nAdrian Cristal Kestelman\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1903.12514\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/EMPDP.2019.8671543\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Mar 2019 13:28:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 2 figures\\u00a7r"}']}
{title:'Mazumdar et al. (§72019§r)', author: 'Somnath Mazumdar; Alberto Scionti', display:{Lore:['[{"text": "arXiv:1904.03428", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRing-Mesh: A Scalable and High-Performance Approach for Manycore Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSomnath Mazumdar\\nAlberto Scionti\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.03428\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11227-019-03072-5\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 4 Nov 2019 18:40:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o35 pages, Accepted to Journal of Supercomputing\\u00a7r"}']}
{title:'Damaj (§72019§r)', author: 'Issam Damaj', display:{Lore:['[{"text": "arXiv:1904.03756", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigher-Level Hardware Synthesis of The KASUMI Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oIssam Damaj\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.03756\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.advengsoft.2006.01.009\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJrnl. Comp. Sc. & Tech. Springer. 22(2007) 60-70\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 7 Apr 2019 22:15:36 GMT)\\u00a7r"}']}
{title:'Damaj (§72019§r)', author: 'Issam Damaj', display:{Lore:['[{"text": "arXiv:1904.04953", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.GR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Performance Reconfigurable Computing Systems\\u00a7r\\n\\n\\u00a78\\u00a7oIssam Damaj\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.04953\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nSupercomp. Res. Adv. (2008) 116-143\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Apr 2019 00:24:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o53 pages, 14 tables, 15 figures\\u00a7r"}']}
{title:'Bytyn et al. (§72019§r)', author: 'Andreas Bytyn; Rainer Leupers; Gerd Ascheid', display:{Lore:['[{"text": "arXiv:1904.05106", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Application-Specific VLIW Processor with Vector Instruction Set for CNN Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Bytyn\\nRainer Leupers\\nGerd Ascheid\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.05106\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS.2019.8702357\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Apr 2019 10:59:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in the proceedings of the 2019 IEEE InternationalSymposium on Circuits and Systems (ISCAS)\\u00a7r"}']}
{title:'Zaruba et al. (§72019§r)', author: 'Florian Zaruba; Luca Benini', display:{Lore:['[{"text": "arXiv:1904.05442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-ready 1.7GHz 64bit RISC-V Core in 22nm FDSOI Technology\\u00a7r\\n\\n\\u00a78\\u00a7oFlorian Zaruba\\nLuca Benini\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.05442\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2019.2926114\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Apr 2019 21:07:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, submitted to IEEE Transaction on Very Large Scale Integration (VLSI) Systems\\u00a7r"}']}
{title:'Angizi et al. (§72019§r)', author: 'Shaahin Angizi; Deliang Fan', display:{Lore:['[{"text": "arXiv:1904.05782", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Bulk Bit-Wise X(N)OR Operation in Processing-in-DRAM Platform\\u00a7r\\n\\n\\u00a78\\u00a7oShaahin Angizi\\nDeliang Fan\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.05782\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Apr 2019 15:29:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 9 Figures\\u00a7r"}']}
{title:'Damaj et al. (§72019§r)', author: 'Issam Damaj; Hassan Diab', display:{Lore:['[{"text": "arXiv:1904.08233", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Analysis of Linear Algebraic Functions using Reconfigurable Computing\\u00a7r\\n\\n\\u00a78\\u00a7oIssam Damaj\\nHassan Diab\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.08233\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1023/A:1020993510939\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIntl. Jrnl. of. Super. Comp. 24(2003) 91-107\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Apr 2019 20:15:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o22 pages, 17 figures, 5 tables. arXiv admin note:substantial text overlap with arXiv:1904.04953; text overlap with arXiv:1904.06198\\u00a7r"}']}
{title:'Kuan et al. (§72019§r)', author: 'Kyle Kuan; Tosiron Adegbija', display:{Lore:['[{"text": "arXiv:1904.09363", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient Runtime Adaptable L1 STT-RAM Cache Design\\u00a7r\\n\\n\\u00a78\\u00a7oKyle Kuan\\nTosiron Adegbija\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.09363\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2019.2912920\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Apr 2019 23:03:04 GMT)\\u00a7r"}']}
{title:'Romanov (§72019§r)', author: 'Aleksandr Yu. Romanov', display:{Lore:['[{"text": "arXiv:1904.09495", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDevelopment of routing algorithms in networks-on-chip based on ring circulant topologies\\u00a7r\\n\\n\\u00a78\\u00a7oAleksandr Yu. Romanov\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.09495\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.heliyon.2019.e01516\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nHeliyon 5 (2019) e01516\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 1 May 2019 08:27:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o23 p., 10 fig\\u00a7r"}']}
{title:'Deak et al. (§72019§r)', author: 'Norbert Deak; Octavian Creţ; Horia Hedeşiu', display:{Lore:['[{"text": "arXiv:1904.10646", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient FPGA Floorplanning for Partial Reconfiguration-Based Applications\\u00a7r\\n\\n\\u00a78\\u00a7oNorbert Deak\\nOctavian Cre\\u0163\\nHoria Hede\\u015fiu\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.10646\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Apr 2019 05:26:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 7 figures, a one page summary published to FCCM 19\\u00a7r"}']}
{title:'Hoseinzadeh (§72019§r)', author: 'Morteza Hoseinzadeh', display:{Lore:['[{"text": "arXiv:1904.11560", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey on Tiering and Caching in High-Performance Storage Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMorteza Hoseinzadeh\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.11560\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Apr 2019 19:57:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPh.D. Research Exam Report\\u00a7r"}']}
{title:'Chen et al. (§72019§r)', author: 'Zhangyu Chen; Yu Hua; Pengfei Zuo; Yuanyuan Sun; Yuncheng Guo', display:{Lore:['[{"text": "arXiv:1905.02487", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Similarity-aware Compression to Reduce Bit-writes in Non-Volatile Main Memory for Image-based Applications\\u00a7r\\n\\n\\u00a78\\u00a7oZhangyu Chen\\nYu Hua\\nPengfei Zuo\\nYuanyuan Sun\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.02487\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 May 2019 11:57:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 21 figures\\u00a7r"}']}
{title:'Huang et al. (§72019§r)', author: 'Jianming Huang; Yu Hua; Pengfei Zuo; Wen Zhou; Fangting Huang', display:{Lore:['[{"text": "arXiv:1905.02871", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSAWL:A Self-adaptive Wear-leveling NVM Scheme for High Performance Storage Systems\\u00a7r\\n\\n\\u00a78\\u00a7oJianming Huang\\nYu Hua\\nPengfei Zuo\\nWen Zhou\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.02871\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 May 2019 02:18:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 17 figures\\u00a7r"}']}
{title:'Lin et al. (§72019§r)', author: 'Ting-Ru Lin; Drew Penney; Massoud Pedram; Lizhong Chen', display:{Lore:['[{"text": "arXiv:1905.04423", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing Routerless Network-on-Chip Designs: An Innovative Learning-Based Framework\\u00a7r\\n\\n\\u00a78\\u00a7oTing-Ru Lin\\nDrew Penney\\nMassoud Pedram\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.04423\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 11 May 2019 02:15:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 15 figures\\u00a7r"}']}
{title:'Balasubramanian et al. (§72019§r)', author: 'P Balasubramanian; D L Maskell', display:{Lore:['[{"text": "arXiv:1905.05904", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIndicating Asynchronous Array Multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nD L Maskell\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.05904\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Circuits, Systems and Signal Processing,\\n  vol. 13, pp. 464-471, 2019\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 May 2019 01:19:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1903.09433\\u00a7r"}']}
{title:'Guo et al. (§72019§r)', author: 'Xuan Guo; Robert Mullins', display:{Lore:['[{"text": "arXiv:1905.06825", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast TLB Simulation for RISC-V Systems\\u00a7r\\n\\n\\u00a78\\u00a7oXuan Guo\\nRobert Mullins\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.06825\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 May 2019 15:08:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in the Third Workshop on Computer Architecture Researchwith RISC-V\\u00a7r"}']}
{title:'Kuan et al. (§72019§r)', author: 'Kyle Kuan; Tosiron Adegbija', display:{Lore:['[{"text": "arXiv:1905.07511", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHALLS: An Energy-Efficient Highly Adaptable Last Level STT-RAM Cache for Multicore Systems\\u00a7r\\n\\n\\u00a78\\u00a7oKyle Kuan\\nTosiron Adegbija\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.07511\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2019.2918153\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 May 2019 00:42:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear on IEEE Transactions on Computers (TC)\\u00a7r"}']}
{title:'Žádník et al. (§72019§r)', author: 'Jakub Žádník; Jarmo Takala', display:{Lore:['[{"text": "arXiv:1905.08239", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-power Programmable Processor for Fast Fourier Transform Based on Transport Triggered Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oJakub \\u017d\\u00e1dn\\u00edk\\nJarmo Takala\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.08239\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICASSP.2019.8682289\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 May 2019 21:56:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 4 figures, 1 table, ICASSP 2019 conference\\u00a7r"}']}
{title:'Ezeogu (§72019§r)', author: 'Apollos Ezeogu', display:{Lore:['[{"text": "arXiv:1905.08624", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Analysis of 6T and 9T SRAM\\u00a7r\\n\\n\\u00a78\\u00a7oApollos Ezeogu\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.08624\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 May 2019 07:53:51 GMT)\\u00a7r"}']}
{title:'Singhal et al. (§72019§r)', author: 'Rekha Singhal; Nathan Zhang; Luigi Nardi; Muhammad Shahbaz; Kunle Olukotun', display:{Lore:['[{"text": "arXiv:1905.10336", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolystore++: Accelerated Polystore System for Heterogeneous Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oRekha Singhal\\nNathan Zhang\\nLuigi Nardi\\nMuhammad Shahbaz\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.10336\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nICDCS 2019\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 May 2019 17:01:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, Accepted in ICDCS 2019\\u00a7r"}']}
{title:'Balasubramanian et al. (§72019§r)', author: 'P Balasubramanian; D L Maskell; N E Mastorakis', display:{Lore:['[{"text": "arXiv:1905.11231", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIndicating Asynchronous Multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nD L Maskell\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.11231\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of 2nd European Conference on Electrical Engineering\\n  and Computer Science, pp. 1-7, 2018, Switzerland\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 May 2019 01:45:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1903.09433 and arXiv:1905.05904\\u00a7r"}']}
{title:'Mohanty et al. (§72019§r)', author: 'Saraju P. Mohanty; Elias Kougianos', display:{Lore:['[{"text": "arXiv:1905.12812", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7liVAMS 1.0: Polynomial-Metamodel-Integrated Intelligent Verilog-AMS for Fast, Accurate Mixed-Signal Design Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oSaraju P. Mohanty\\nElias Kougianos\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.12812\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 May 2019 01:21:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 pages, 13 figures\\u00a7r"}']}
{title:'Golnari et al. (§72019§r)', author: 'Pareesa Ameneh Golnari; Sharad Malik', display:{Lore:['[{"text": "arXiv:1906.00327", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparse Matrix to Matrix Multiplication: A Representation and Architecture for Acceleration (long version)\\u00a7r\\n\\n\\u00a78\\u00a7oPareesa Ameneh Golnari\\nSharad Malik\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.00327\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 2 Jun 2019 02:26:30 GMT)\\u00a7r"}']}
{title:'Cavalcante et al. (§72019§r)', author: 'Matheus Cavalcante; Fabian Schuiki; Florian Zaruba; Michael Schaffner; Luca Benini', display:{Lore:['[{"text": "arXiv:1906.00478", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAra: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI\\u00a7r\\n\\n\\u00a78\\u00a7oMatheus Cavalcante\\nFabian Schuiki\\nFlorian Zaruba\\nMichael Schaffner\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.00478\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2019.2950087\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 27 Oct 2019 17:30:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages. Accepted for publication in IEEE Transactions on Very Large Scale Integration Systems\\u00a7r"}']}
{title:'Papaphilippou et al. (§72019§r)', author: 'Philippos Papaphilippou; Paul H. J. Kelly; Wayne Luk', display:{Lore:['[{"text": "arXiv:1906.00877", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPangloss: a novel Markov chain prefetcher\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippos Papaphilippou\\nPaul H. J. Kelly\\nWayne Luk\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.00877\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Jun 2019 15:34:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in The Third Data Prefetching Championship (DPC3), held in conjunction withISCA 2019\\u00a7r"}']}
{title:'Li et al. (§72019§r)', author: 'Bing Li; Mengjie Mao; Xiaoxiao Liu; Tao Liu; Zihao Liu; Wujie Wen; Yiran Chen; Hai; Li', display:{Lore:['[{"text": "arXiv:1906.05922", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThread Batching for High-performance Energy-efficient GPU Memory Design\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nMengjie Mao\\nXiaoxiao Liu\\n+ 5 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.05922\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Jun 2019 20:44:51 GMT)\\u00a7r"}']}
{title:'Li et al. (§72019§r)', author: 'Bing Li; Bonan Yan; Hai; Li', display:{Lore:['[{"text": "arXiv:1906.06603", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Overview of In-memory Processing with Emerging Non-volatile Memory for Data-intensive Applications\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nBonan Yan\\nHai\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.06603\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3299874.3319452\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 15 Jun 2019 18:46:40 GMT)\\u00a7r"}']}
{title:'Anjum et al. (§72019§r)', author: 'Omer Anjum; Wen-Mei Hwu; Jinjun Xiong', display:{Lore:['[{"text": "arXiv:1906.09380", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DL\\u00a7r, \\u00a7acs.IR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Retrospective Recount of Computer Architecture Research with a Data-Driven Study of Over Four Decades of ISCA Publications\\u00a7r\\n\\n\\u00a78\\u00a7oOmer Anjum\\nWen-Mei Hwu\\nJinjun Xiong\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.09380\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 22 Jun 2019 03:38:41 GMT)\\u00a7r"}']}
{title:'Cheng et al. (§72019§r)', author: 'Huimei Cheng; Yichen Gu; Peter A. Beerel', display:{Lore:['[{"text": "arXiv:1906.10666", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Conversion from Flip-flop to 3-phase Latch-based Designs\\u00a7r\\n\\n\\u00a78\\u00a7oHuimei Cheng\\nYichen Gu\\nPeter A. Beerel\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.10666\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Jun 2019 17:04:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 5 figures\\u00a7r"}']}
{title:'Beilliard et al. (§72019§r)', author: 'Yann Beilliard; Maxime Godard; Aggelos Ioannou; Astrinos Damianakis; Michael Ligerakis; Iakovos Mavroidis; Pierre-Yves Martinez; David Danovitch; Julien Sylvestre; Dominique Drouin', display:{Lore:['[{"text": "arXiv:1906.11175", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA-based Multi-Chip Module for High-Performance Computing\\u00a7r\\n\\n\\u00a78\\u00a7oYann Beilliard\\nMaxime Godard\\nAggelos Ioannou\\n+ 6 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.11175\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Jun 2019 15:43:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oHiPEAC2019 - ExaNoDe Workshop\\u00a7r"}']}
{title:'Ghodrati et al. (§72019§r)', author: 'Soroush Ghodrati; Hardik Sharma; Sean Kinzer; Amir Yazdanbakhsh; Kambiz Samadi; Nam Sung Kim; Doug Burger; Hadi Esmaeilzadeh', display:{Lore:['[{"text": "arXiv:1906.11915", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMixed-Signal Charge-Domain Acceleration of Deep Neural networks through Interleaved Bit-Partitioned Arithmetic\\u00a7r\\n\\n\\u00a78\\u00a7oSoroush Ghodrati\\nHardik Sharma\\nSean Kinzer\\n+ 4 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1906.11915\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 12 Jul 2019 17:03:50 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72019§r)', author: 'Yongjune Kim; Won Ho Choi; Cyril Guyot; Yuval Cassuto', display:{Lore:['[{"text": "arXiv:1907.01112", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a7eeess.SP\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Optimal Refresh Power Allocation for Energy-Efficient Memories\\u00a7r\\n\\n\\u00a78\\u00a7oYongjune Kim\\nWon Ho Choi\\nCyril Guyot\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.01112\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/GLOBECOM38437.2019.9013465\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 18 Jul 2019 17:44:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages\\u00a7r"}']}
{title:'Young et al. (§72019§r)', author: 'Vinson Young; Moinuddin K. Qureshi', display:{Lore:['[{"text": "arXiv:1907.02167", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTo Update or Not To Update?: Bandwidth-Efficient Intelligent Replacement Policies for DRAM Caches\\u00a7r\\n\\n\\u00a78\\u00a7oVinson Young\\nMoinuddin K. Qureshi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.02167\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 Jul 2019 00:28:51 GMT)\\u00a7r"}']}
{title:'Young et al. (§72019§r)', author: 'Vinson Young; Zeshan Chishti; Moinuddin K. Qureshi', display:{Lore:['[{"text": "arXiv:1907.02184", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oVinson Young\\nZeshan Chishti\\nMoinuddin K. Qureshi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.02184\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 Jul 2019 01:39:34 GMT)\\u00a7r"}']}
{title:'Shi (§72019§r)', author: 'Shi Shi', display:{Lore:['[{"text": "arXiv:1907.02217", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFusionAccel: A General Re-configurable Deep Learning Inference Accelerator on FPGA for Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oShi Shi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.02217\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 Jul 2019 04:48:04 GMT)\\u00a7r"}']}
{title:'Pourmeidani et al. (§72019§r)', author: 'Hossein Pourmeidani; Mehdi Habibi', display:{Lore:['[{"text": "arXiv:1907.04504", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Range Matching CAM for Hierarchical Defect Tolerance Technique in NRAM Structures\\u00a7r\\n\\n\\u00a78\\u00a7oHossein Pourmeidani\\nMehdi Habibi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.04504\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Jul 2019 04:38:06 GMT)\\u00a7r"}']}
{title:'Etiemble (§72019§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:1907.06948", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoprocessors: failures and successes\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.06948\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Jul 2019 11:48:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 8 figures, Conf\\u00e9rence d\'Informatique en Parall\\u00e9lisme, Architecture et Syst\\u00e8me (COMPAS\'2019), June 25-28, Anglet, France\\u00a7r"}']}
{title:'Sanchez et al. (§72019§r)', author: 'Eduardo Olmedo Sanchez; Xian-He Sun', display:{Lore:['[{"text": "arXiv:1907.07776", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCADS: Core-Aware Dynamic Scheduler for Multicore Memory Controllers\\u00a7r\\n\\n\\u00a78\\u00a7oEduardo Olmedo Sanchez\\nXian-He Sun\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.07776\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Jul 2019 21:14:24 GMT)\\u00a7r"}']}
{title:'Castañeda et al. (§72019§r)', author: 'Oscar Castañeda; Maria Bobbett; Alexandra Gallyas-Sanhueza; Christoph Studer', display:{Lore:['[{"text": "arXiv:1907.08641", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations\\u00a7r\\n\\n\\u00a78\\u00a7oOscar Casta\\u00f1eda\\nMaria Bobbett\\nAlexandra Gallyas-Sanhueza\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.08641\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Jul 2019 18:25:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at theIEEE International Conference on Application-specific Systems, Architecturesand Processors (ASAP), 2019\\u00a7r"}']}
{title:'Baek (§72019§r)', author: 'Seungbum Baek', display:{Lore:['[{"text": "arXiv:1907.09078", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReconfigurable multiplier architecture based on memristor-cmos with higher flexibility\\u00a7r\\n\\n\\u00a78\\u00a7oSeungbum Baek\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.09078\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Jul 2019 01:52:36 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72019§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1907.10826", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Comparison of Quasi-Delay-Insensitive Asynchronous Adders\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.10826\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Jul 2019 10:31:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1903.09433\\u00a7r"}']}
{title:'Oyeniran et al. (§72019§r)', author: 'Adeboye Stephen Oyeniran; Raimund Ubar; Maksim Jenihhin; Cemil Cem Gursoy; Jaan Raik', display:{Lore:['[{"text": "arXiv:1907.12325", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMixed-level identification of fault redundancy in microprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oAdeboye Stephen Oyeniran\\nRaimund Ubar\\nMaksim Jenihhin\\nCemil Cem Gursoy\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.12325\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LATW.2019.8704591\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2019 IEEE Latin American Test Symposium (LATS), Santiago, Chile,\\n  2019, pp. 1-6\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Jul 2019 10:47:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2019 IEEE Latin American Test Symposium (LATS)\\u00a7r"}']}
{title:'Makrani et al. (§72019§r)', author: 'Hosein Mohammadi Makrani; Farnoud Farahmand; Hossein Sayadi; Sara Bondi; Sai Manoj Pudukotai Dinakarrao; Liang Zhao; Avesta Sasan; Houman Homayoun; Setareh Rafatirad', display:{Lore:['[{"text": "arXiv:1907.12952", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design\\u00a7r\\n\\n\\u00a78\\u00a7oHosein Mohammadi Makrani\\nFarnoud Farahmand\\nHossein Sayadi\\n+ 5 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.12952\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Jul 2019 01:34:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted in The International Conference on Field-Programmable Logic and Applications 2019 (FPL\'19)\\u00a7r"}']}
{title:'Chen et al. (§72019§r)', author: 'Song Chen; Mengke Ge; Zhigang Li; Jinglei Huang; Qi Xu; Feng Wu', display:{Lore:['[{"text": "arXiv:1908.00165", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGeneralized Fault-Tolerance Topology Generation for Application Specific Network-on-Chips\\u00a7r\\n\\n\\u00a78\\u00a7oSong Chen\\nMengke Ge\\nZhigang Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.00165\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Aug 2019 01:14:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 14 figures, 7 tables, submitted to IEEE T-CAD for review\\u00a7r"}']}
{title:'Prasad et al. (§72019§r)', author: 'N Prasad; Navonil Chatterjee; Santanu Chattopadhyay; Indrajit Chakrabarti', display:{Lore:['[{"text": "arXiv:1908.00289", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRuntime Mitigation of Packet Drop Attacks in Fault-tolerant Networks-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oN Prasad\\nNavonil Chatterjee\\nSantanu Chattopadhyay\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.00289\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Aug 2019 09:30:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o23 pages, 17 figures\\u00a7r"}']}
{title:'Jenihhin et al. (§72019§r)', author: 'Maksim Jenihhin; Xinhui Lai; Tara Ghasempouri; Jaan Raik', display:{Lore:['[{"text": "arXiv:1908.00314", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Multidimensional Verification: Where Functional Meets Non-Functional\\u00a7r\\n\\n\\u00a78\\u00a7oMaksim Jenihhin\\nXinhui Lai\\nTara Ghasempouri\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.00314\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/NORCHIP.2018.8573495\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Aug 2019 10:33:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)\\u00a7r"}']}
{title:'Min et al. (§72019§r)', author: 'Seung Won Min; Sitao Huang; Mohamed El-Hadedy; Jinjun Xiong; Deming Chen; Wen-mei Hwu', display:{Lore:['[{"text": "arXiv:1908.01261", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA Device\\u00a7r\\n\\n\\u00a78\\u00a7oSeung Won Min\\nSitao Huang\\nMohamed El-Hadedy\\n+ 2 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.01261\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Aug 2019 02:35:57 GMT)\\u00a7r"}']}
{title:'Tiwari et al. (§72019§r)', author: 'Sugandha Tiwari; Neel Gala; Chester Rebeiro; V. Kamakoti', display:{Lore:['[{"text": "arXiv:1908.01466", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPERI: A Posit Enabled RISC-V Core\\u00a7r\\n\\n\\u00a78\\u00a7oSugandha Tiwari\\nNeel Gala\\nChester Rebeiro\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.01466\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Aug 2019 04:49:01 GMT)\\u00a7r"}']}
{title:'Singh et al. (§72019§r)', author: 'Gagandeep Singh; Lorenzo Chelini; Stefano Corda; Ahsan Javed Awan; Sander Stuijk; Roel Jordans; Henk Corporaal; Albert-Jan Boonstra', display:{Lore:['[{"text": "arXiv:1908.02640", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNear-Memory Computing: Past, Present, and Future\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nLorenzo Chelini\\nStefano Corda\\n+ 4 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.02640\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Aug 2019 14:00:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint\\u00a7r"}']}
{title:'Oyeniran et al. (§72019§r)', author: 'Adeboye Stephen Oyeniran; Raimund Ubar; Maksim Jenihhin; Cemil Cem Gürsoy; Jaan Raik', display:{Lore:['[{"text": "arXiv:1908.02986", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors\\u00a7r\\n\\n\\u00a78\\u00a7oAdeboye Stephen Oyeniran\\nRaimund Ubar\\nMaksim Jenihhin\\nCemil Cem G\\u00fcrsoy\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.02986\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ETS.2019.8791526\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Aug 2019 09:29:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2019 IEEE European Test Symposium (ETS). arXiv admin note: text overlapwith arXiv:1907.12325\\u00a7r"}']}
{title:'Arda et al. (§72019§r)', author: 'Samet E. Arda; Anish NK; A. Alper Goksoy; Joshua Mack; Nirmal Kumbhare; Anderson L. Sartor; Ali Akoglu; Radu Marculescu; Umit Y. Ogras', display:{Lore:['[{"text": "arXiv:1908.03664", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWork-in-Progress: A Simulation Framework for Domain-Specific System-on-Chips\\u00a7r\\n\\n\\u00a78\\u00a7oSamet E. Arda\\nAnish NK\\nA. Alper Goksoy\\n+ 5 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.03664\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 10 Aug 2019 01:54:08 GMT)\\u00a7r"}']}
{title:'Salamat et al. (§72019§r)', author: 'Sahand Salamat; Behnam Khaleghi; Mohsen Imani; Tajana Rosing', display:{Lore:['[{"text": "arXiv:1908.06519", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWorkload-Aware Opportunistic Energy Efficiency in Multi-FPGA Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oSahand Salamat\\nBehnam Khaleghi\\nMohsen Imani\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.06519\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 29 Oct 2019 00:00:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper will be published in ICCAD 2019\\u00a7r"}']}
{title:'Etiemble (§72019§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:1908.06841", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTernary circuits: why R=3 is not the Optimal Radix for Computation\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.06841\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Aug 2019 14:50:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 18 figures\\u00a7r"}']}
{title:'Etiemble (§72019§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:1908.07299", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComparing ternary and binary adders and multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.07299\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Aug 2019 12:27:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 11 figures\\u00a7r"}']}
{title:'Qiao et al. (§72019§r)', author: 'Ning Qiao; Giacomo Indiveri', display:{Lore:['[{"text": "arXiv:1908.07413", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems\\u00a7r\\n\\n\\u00a78\\u00a7oNing Qiao\\nGiacomo Indiveri\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.07413\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 18 Aug 2019 22:43:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2018 IEEE International Symposium on Circuits and Systems (ISCAS)\\u00a7r"}']}
{title:'Song et al. (§72019§r)', author: 'Shihao Song; Anup Das; Onur Mutlu; Nagarajan Kandasamy', display:{Lore:['[{"text": "arXiv:1908.07966", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories\\u00a7r\\n\\n\\u00a78\\u00a7oShihao Song\\nAnup Das\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.07966\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Aug 2019 16:19:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 16 figures, 71 references. Published at ACM CASES 2019\\u00a7r"}']}
{title:'Gupta (§72019§r)', author: 'Projjal Gupta', display:{Lore:['[{"text": "arXiv:1908.09297", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l4-Bit High-Speed Binary Ling Adder\\u00a7r\\n\\n\\u00a78\\u00a7oProjjal Gupta\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.09297\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.13140/RG.2.2.15095.68002\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 25 Aug 2019 10:37:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 5 Figures\\u00a7r"}']}
{title:'Kateja et al. (§72019§r)', author: 'Rajat Kateja; Nathan Beckmann; Gregory R. Ganger', display:{Lore:['[{"text": "arXiv:1908.09922", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTvarak: Software-managed hardware offload for DAX NVM storage redundancy\\u00a7r\\n\\n\\u00a78\\u00a7oRajat Kateja\\nNathan Beckmann\\nGregory R. Ganger\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.09922\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Aug 2019 21:04:37 GMT)\\u00a7r"}']}
{title:'Suggate et al. (§72019§r)', author: 'P. A. Suggate; R. W. Ward; T. C. A. Molteno', display:{Lore:['[{"text": "arXiv:1908.09930", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCyclic Sequence Generators as Program Counters for High-Speed FPGA-based Processors\\u00a7r\\n\\n\\u00a78\\u00a7oP. A. Suggate\\nR. W. Ward\\nT. C. A. Molteno\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.09930\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Aug 2019 21:30:44 GMT)\\u00a7r"}']}
{title:'Bandara et al. (§72019§r)', author: 'Sahan Bandara; Alan Ehret; Donato Kava; Michel A. Kinsy', display:{Lore:['[{"text": "arXiv:1908.09992", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBRISC-V: An Open-Source Architecture Design Space Exploration Toolbox\\u00a7r\\n\\n\\u00a78\\u00a7oSahan Bandara\\nAlan Ehret\\nDonato Kava\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.09992\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3289602.3293991\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 27 Aug 2019 02:35:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \'19)\\u00a7r"}']}
{title:'Hong et al. (§72019§r)', author: 'Seokin Hong; Bulent Abali; Alper Buyuktosunoglu; Michael B. Healy; Prashant J. Nair', display:{Lore:['[{"text": "arXiv:1909.00553", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTouch\\u00e9: Towards Ideal and Efficient Cache Compression By Mitigating Tag Area Overheads\\u00a7r\\n\\n\\u00a78\\u00a7oSeokin Hong\\nBulent Abali\\nAlper Buyuktosunoglu\\nMichael B. Healy\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.00553\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3352460.3358281\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 52nd Annual IEEE/ACM International Symposium on\\n  Microarchitecture, October 2019, Pages 453-465\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Sep 2019 05:39:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oKeywords: Compression, Caches, Tag Array, Data Array, Hashing\\u00a7r"}']}
{title:'Joseph et al. (§72019§r)', author: 'Jan Moritz Joseph; Lennart Bamberg; Dominik Ermel; Behnam Razi Perjikolaei; Anna Drewes; Alberto García-Oritz; Thilo Pionteck', display:{Lore:['[{"text": "arXiv:1909.04554", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNoCs in Heterogeneous 3D SoCs: Co-Design of Routing Strategies and Microarchitectures\\u00a7r\\n\\n\\u00a78\\u00a7oJan Moritz Joseph\\nLennart Bamberg\\nDominik Ermel\\n+ 3 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.04554\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Sep 2019 15:05:53 GMT)\\u00a7r"}']}
{title:'Blott et al. (§72019§r)', author: 'Michaela Blott; Lisa Halder; Miriam Leeser; Linda Doyle', display:{Lore:['[{"text": "arXiv:1909.05009", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQuTiBench: Benchmarking Neural Networks on Heterogeneous Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oMichaela Blott\\nLisa Halder\\nMiriam Leeser\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.05009\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM JETC 2019\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 17 Nov 2019 16:34:05 GMT)\\u00a7r"}']}
{title:'Dutta-Roy (§72019§r)', author: 'Taposh Dutta-Roy', display:{Lore:['[{"text": "arXiv:1909.06559", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInstructional Level Parallelism\\u00a7r\\n\\n\\u00a78\\u00a7oTaposh Dutta-Roy\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.06559\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Sep 2019 08:36:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oBranch Prediction, Exceptions, Instructional level parallelism, pipelining\\u00a7r"}']}
{title:'Roy (§72019§r)', author: 'Taposh Dutta Roy', display:{Lore:['[{"text": "arXiv:1909.10154", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImplementation of Goldschmidt\'s Algorithm with hardware reduction\\u00a7r\\n\\n\\u00a78\\u00a7oTaposh Dutta Roy\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.10154\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Sep 2019 04:40:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oGoldschmidt\'s Algorithm, 3 pages\\u00a7r"}']}
{title:'Eijkhout et al. (§72019§r)', author: 'Victor Eijkhout; Margaret Myers; John McCalpin', display:{Lore:['[{"text": "arXiv:1909.12195", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAppearances of the Birthday Paradox in High Performance Computing\\u00a7r\\n\\n\\u00a78\\u00a7oVictor Eijkhout\\nMargaret Myers\\nJohn McCalpin\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.12195\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Sep 2019 15:35:28 GMT)\\u00a7r"}']}
{title:'Kamath et al. (§72019§r)', author: 'Aditya K Kamath; Leslie Monis; A Tarun Karthik; Basavaraj Talawar', display:{Lore:['[{"text": "arXiv:1909.12221", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStorage Class Memory: Principles, Problems, and Possibilities\\u00a7r\\n\\n\\u00a78\\u00a7oAditya K Kamath\\nLeslie Monis\\nA Tarun Karthik\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.12221\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Sep 2019 16:20:19 GMT)\\u00a7r"}']}
{title:'Penney et al. (§72019§r)', author: 'Drew D. Penney; Lizhong Chen', display:{Lore:['[{"text": "arXiv:1909.12373", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Machine Learning Applied to Computer Architecture Design\\u00a7r\\n\\n\\u00a78\\u00a7oDrew D. Penney\\nLizhong Chen\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.12373\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Sep 2019 20:23:46 GMT)\\u00a7r"}']}
{title:'Joseph et al. (§72019§r)', author: 'Jan Moritz Joseph; Dominik Ermel; Lennart Bamberg; Alberto García-Ortiz; Thilo Pionteck', display:{Lore:['[{"text": "arXiv:1909.13807", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystem-level optimization of Network-on-Chips for heterogeneous 3D System-on-Chips\\u00a7r\\n\\n\\u00a78\\u00a7oJan Moritz Joseph\\nDominik Ermel\\nLennart Bamberg\\nAlberto Garc\\u00eda-Ortiz\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.13807\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 3 Oct 2019 14:47:25 GMT)\\u00a7r"}']}
{title:'Hossain et al. (§72019§r)', author: 'Mir Muntasir Hossain; Satyendra N. Biswas', display:{Lore:['[{"text": "arXiv:1910.00098", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalysis and Design of a 32nm FinFET Dynamic Latch Comparator\\u00a7r\\n\\n\\u00a78\\u00a7oMir Muntasir Hossain\\nSatyendra N. Biswas\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.00098\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICAEE48663.2019.8975615\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Sep 2019 06:08:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 13 figures\\u00a7r"}']}
{title:'Alsop et al. (§72019§r)', author: 'Johnathan Alsop; Matthew D. Sinclair; Srikant Bharadwaj; Alexandru Dutu; Anthony Gutierrez; Onur Kayiran; Michael LeBeane; Sooraj Puthoor; Xianwei Zhang; Tsung Tai Yeh; Bradford M. Beckmann', display:{Lore:['[{"text": "arXiv:1910.00134", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing GPU Cache Policies for MI Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oJohnathan Alsop\\nMatthew D. Sinclair\\nSrikant Bharadwaj\\n+ 7 others\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.00134\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Sep 2019 22:18:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended version of short paperpublished in the 2019 IEEE International Symposium on Workload Characterization\\u00a7r"}']}
{title:'Rezaei et al. (§72019§r)', author: 'Siavash Rezaei; Eli Bozorgzadeh; Kanghee Kim', display:{Lore:['[{"text": "arXiv:1910.00197", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation\\u00a7r\\n\\n\\u00a78\\u00a7oSiavash Rezaei\\nEli Bozorgzadeh\\nKanghee Kim\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.00197\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Oct 2019 04:19:40 GMT)\\u00a7r"}']}
{title:'Li et al. (§72019§r)', author: 'He Li; James J. Davis; John Wickerson; George A. Constantinides', display:{Lore:['[{"text": "arXiv:1910.00271", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lARCHITECT: Arbitrary-precision Hardware with Digit Elision for Efficient Iterative Compute\\u00a7r\\n\\n\\u00a78\\u00a7oHe Li\\nJames J. Davis\\nJohn Wickerson\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.00271\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Oct 2019 09:27:44 GMT)\\u00a7r"}']}
{title:'Arish et al. (§72019§r)', author: 'S Arish; R. K. Sharma', display:{Lore:['[{"text": "arXiv:1910.00976", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oS Arish\\nR. K. Sharma\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.00976\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICSPCom.2015.7150666\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2015 International Conference on Signal Processing and\\n  Communication (ICSC)\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 3 Nov 2019 09:53:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1909.13318\\u00a7r"}']}
{title:'Bera et al. (§72019§r)', author: 'Rahul Bera; Anant V. Nori; Onur Mutlu; Sreenivas Subramoney', display:{Lore:['[{"text": "arXiv:1910.03075", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDSPatch: Dual Spatial Pattern Prefetcher\\u00a7r\\n\\n\\u00a78\\u00a7oRahul Bera\\nAnant V. Nori\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.03075\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3352460.3358325\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 Oct 2019 20:44:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work is to appear in MICRO 2019\\u00a7r"}']}
{title:'Licht et al. (§72019§r)', author: 'Johannes de Fine Licht; Torsten Hoefler', display:{Lore:['[{"text": "arXiv:1910.04436", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lhlslib: Software Engineering for Hardware Design\\u00a7r\\n\\n\\u00a78\\u00a7oJohannes de Fine Licht\\nTorsten Hoefler\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.04436\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Oct 2019 08:44:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages extended abstract accepted to H2RC\'19\\u00a7r"}']}
{title:'Monga et al. (§72019§r)', author: 'Kanika Monga; Akul Malhotra; Nitin Chaturvedi; S. Gurunayaranan', display:{Lore:['[{"text": "arXiv:1910.04683", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Low Power Non-Volatile SRAM Cell with Self Write Termination\\u00a7r\\n\\n\\u00a78\\u00a7oKanika Monga\\nAkul Malhotra\\nNitin Chaturvedi\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.04683\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Oct 2019 04:06:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at: THE 10th INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019 Other information: 4 Pages, 2 figures, 2 Tables\\u00a7r"}']}
{title:'Majumder et al. (§72019§r)', author: 'Pritam Majumder; Sungkeun Kim; Jiayi Huang; Ki Hwan Yum; Eun Jung Kim', display:{Lore:['[{"text": "arXiv:1910.04882", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRemote Control: A Simple Deadlock Avoidance Scheme for Modular System on Chip\\u00a7r\\n\\n\\u00a78\\u00a7oPritam Majumder\\nSungkeun Kim\\nJiayi Huang\\nKi Hwan Yum\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.04882\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Oct 2019 21:24:39 GMT)\\u00a7r"}']}
{title:'S et al. (§72019§r)', author: 'Arish S; R. K. Sharma', display:{Lore:['[{"text": "arXiv:1910.05100", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRun-Time-Reconfigurable Multi-Precision Floating-Point Matrix Multiplier Intellectual Property Core on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oArish S\\nR. K. Sharma\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.05100\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s00034-016-0335-2\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nCircuits, Systems, and Signal Processing, March 2017, Volume 36,\\n  Issue 3\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 26 Oct 2019 08:53:37 GMT)\\u00a7r"}']}
{title:'Shahid et al. (§72019§r)', author: 'Arsalan Shahid; Muhammad Tayyab; Muhammad Yasir Qadri; Nadia N. Qadri; Jameel Ahmed', display:{Lore:['[{"text": "arXiv:1910.08666", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalytical models of Energy and Throughput for Caches in MPSoCs\\u00a7r\\n\\n\\u00a78\\u00a7oArsalan Shahid\\nMuhammad Tayyab\\nMuhammad Yasir Qadri\\nNadia N. Qadri\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.08666\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 19 Oct 2019 00:21:26 GMT)\\u00a7r"}']}
{title:'Korgaonkar et al. (§72019§r)', author: 'Kunal Korgaonkar; Ronny Ronen; Anupam Chattopadhyay; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:1910.10234", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm\\u00a7r\\n\\n\\u00a78\\u00a7oKunal Korgaonkar\\nRonny Ronen\\nAnupam Chattopadhyay\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.10234\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Oct 2019 21:14:16 GMT)\\u00a7r"}']}
{title:'Bansal et al. (§72019§r)', author: 'Ayoosh Bansal; Chance Coats; Evan Lissoos; Benjamin Schreiber', display:{Lore:['[{"text": "arXiv:1910.10794", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSidebar: Scratchpad Based Communication Between CPUs and Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAyoosh Bansal\\nChance Coats\\nEvan Lissoos\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.10794\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Oct 2019 20:07:40 GMT)\\u00a7r"}']}
{title:'Wijeratne et al. (§72019§r)', author: 'Sasindu Wijeratne; Ashen Ekanayake; Sandaruwan Jayaweera; Danuka Ravishan; Ajith Pasqual', display:{Lore:['[{"text": "arXiv:1910.13683", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.IR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScalable High Performance SDN Switch Architecture on FPGA for Core Networks\\u00a7r\\n\\n\\u00a78\\u00a7oSasindu Wijeratne\\nAshen Ekanayake\\nSandaruwan Jayaweera\\nDanuka Ravishan\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.13683\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Oct 2019 05:45:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 9 figures\\u00a7r"}']}
{title:'Cheng et al. (§72019§r)', author: 'Xianwei Cheng; Hui Zhao; Mahmut Kandemir; Beilei Jiang; Gayatri Mehta', display:{Lore:['[{"text": "arXiv:1911.03364", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAMOEBA: A Coarse Grained Reconfigurable Architecture for Dynamic GPU Scaling\\u00a7r\\n\\n\\u00a78\\u00a7oXianwei Cheng\\nHui Zhao\\nMahmut Kandemir\\nBeilei Jiang\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.03364\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Nov 2019 16:43:54 GMT)\\u00a7r"}']}
{title:'Nejat et al. (§72019§r)', author: 'Mehrzad Nejat; Madhavan Manivannan; Miquel Pericas; Per Stenstrom', display:{Lore:['[{"text": "arXiv:1911.05101", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoordinated Management of DVFS and Cache Partitioning under QoS Constraints to Save Energy in Multi-Core Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMehrzad Nejat\\nMadhavan Manivannan\\nMiquel Pericas\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.05101\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Nov 2019 19:10:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to the Journal of Parallel andDistributed Computing (Nov 2019)\\u00a7r"}']}
{title:'Nejat et al. (§72019§r)', author: 'Mehrzad Nejat; Madhavan Manivannan; Miquel Pericas; Per Stenstrom', display:{Lore:['[{"text": "arXiv:1911.05114", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoordinated Management of Processor Configuration and Cache Partitioning to Optimize Energy under QoS Constraints\\u00a7r\\n\\n\\u00a78\\u00a7oMehrzad Nejat\\nMadhavan Manivannan\\nMiquel Pericas\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.05114\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Nov 2019 19:38:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to the 34th IEEE InternationalParallel Distributed Processing Symposium (IPDPS2020)\\u00a7r"}']}
{title:'Hyun et al. (§72019§r)', author: 'Bongjoon Hyun; Youngeun Kwon; Yujeong Choi; John Kim; Minsoo Rhu', display:{Lore:['[{"text": "arXiv:1911.06859", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuMMU: Architectural Support for Efficient Address Translations in Neural Processing Units\\u00a7r\\n\\n\\u00a78\\u00a7oBongjoon Hyun\\nYoungeun Kwon\\nYujeong Choi\\nJohn Kim\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.06859\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 15 Nov 2019 20:10:01 GMT)\\u00a7r"}']}
{title:'Khaleghi et al. (§72019§r)', author: 'Behnam Khaleghi; Sahand Salamat; Mohsen Imani; Tajana Rosing', display:{Lore:['[{"text": "arXiv:1911.07187", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Energy Efficiency by Leveraging Thermal Margin\\u00a7r\\n\\n\\u00a78\\u00a7oBehnam Khaleghi\\nSahand Salamat\\nMohsen Imani\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.07187\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Nov 2019 09:01:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in IEEE International Conference on Computer Design (ICCD) 2019\\u00a7r"}']}
{title:'Yadav et al. (§72019§r)', author: 'Dishank Yadav; Chaitanya Paikara', display:{Lore:['[{"text": "arXiv:1911.10349", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArsenal of Hardware Prefetchers\\u00a7r\\n\\n\\u00a78\\u00a7oDishank Yadav\\nChaitanya Paikara\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.10349\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 11 Dec 2019 12:08:14 GMT)\\u00a7r"}']}
{title:'Grzesiak-Kopeć et al. (§72019§r)', author: 'Katarzyna Grzesiak-Kopeć; Maciej Ogorzałek', display:{Lore:['[{"text": "arXiv:1911.11768", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l3D IC optimal layout design. A parallel and distributed topological approach\\u00a7r\\n\\n\\u00a78\\u00a7oKatarzyna Grzesiak-Kope\\u0107\\nMaciej Ogorza\\u0142ek\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.11768\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 26 Nov 2019 06:29:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o26 pages, 9 figures\\u00a7r"}']}
{title:'Guirado et al. (§72019§r)', author: 'Robert Guirado; Hyoukjun Kwon; Eduard Alarcón; Sergi Abadal; Tushar Krishna', display:{Lore:['[{"text": "arXiv:1912.01664", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding the Impact of On-chip Communication on DNN Accelerator Performance\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Guirado\\nHyoukjun Kwon\\nEduard Alarc\\u00f3n\\nSergi Abadal\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1912.01664\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 3 Dec 2019 20:02:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oICECS2019\\u00a7r"}']}
{title:'Onsori et al. (§72019§r)', author: 'Salman Onsori; Arghavan Asad; Kaamran Raahemifar; Mahmood Fathy', display:{Lore:['[{"text": "arXiv:1912.06576", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Energy-Efficient Heterogeneous Memory Architecture for Future Dark Silicon Embedded Chip-Multiprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oSalman Onsori\\nArghavan Asad\\nKaamran Raahemifar\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1912.06576\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TETC.2016.2563323\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Emerging Topics in Computing 1 (2016): 1-1\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 13 Dec 2019 16:00:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 13 figures\\u00a7r"}']}
{title:'Sharma et al. (§72019§r)', author: 'Sudarshan Sharma; Dhruv Thapar; Nikhil Bhelave; Mrigank Sharad', display:{Lore:['[{"text": "arXiv:1912.06901", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptive Multi-bit SRAM Topology Based Analog PUF\\u00a7r\\n\\n\\u00a78\\u00a7oSudarshan Sharma\\nDhruv Thapar\\nNikhil Bhelave\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1912.06901\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Dec 2019 18:28:53 GMT)\\u00a7r"}']}
{title:'Su et al. (§72019§r)', author: 'Dongchu Su; Yong Li; Bo Yuan', display:{Lore:['[{"text": "arXiv:1912.10663", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSSR: A Stall Scheme Reducing Bubbles in Load-Use Hazard of RISC-V Pipeline\\u00a7r\\n\\n\\u00a78\\u00a7oDongchu Su\\nYong Li\\nBo Yuan\\u00a7r\\n\\n\\u00a772019\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1912.10663\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Dec 2019 07:52:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe International Conference on Advanced Information Networking and Applications (AINA-2020)\\u00a7r"}']}
