{
  "module_name": "dcore0_hmmu0_stlb_regs.h",
  "hash_id": "61c3b028be88bcf8796c412bbfdd8b9edf19cb77213c06c2de466b2f89d2bf89",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_hmmu0_stlb_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_HMMU0_STLB_REGS_H_\n#define ASIC_REG_DCORE0_HMMU0_STLB_REGS_H_\n\n \n\n#define mmDCORE0_HMMU0_STLB_BUSY 0x4081000\n\n#define mmDCORE0_HMMU0_STLB_ASID 0x4081004\n\n#define mmDCORE0_HMMU0_STLB_HOP0_PA43_12 0x4081008\n\n#define mmDCORE0_HMMU0_STLB_HOP0_PA63_44 0x408100C\n\n#define mmDCORE0_HMMU0_STLB_CACHE_INV 0x4081010\n\n#define mmDCORE0_HMMU0_STLB_CACHE_INV_BASE_39_8 0x4081014\n\n#define mmDCORE0_HMMU0_STLB_CACHE_INV_BASE_63_40 0x4081018\n\n#define mmDCORE0_HMMU0_STLB_STLB_FEATURE_EN 0x408101C\n\n#define mmDCORE0_HMMU0_STLB_STLB_AXI_CACHE 0x4081020\n\n#define mmDCORE0_HMMU0_STLB_HOP_CONFIGURATION 0x4081024\n\n#define mmDCORE0_HMMU0_STLB_LINK_LIST_LOOKUP_MASK_63_32 0x4081028\n\n#define mmDCORE0_HMMU0_STLB_LINK_LIST_LOOKUP_MASK_31_0 0x408102C\n\n#define mmDCORE0_HMMU0_STLB_INV_ALL_START 0x4081034\n\n#define mmDCORE0_HMMU0_STLB_INV_ALL_SET 0x4081038\n\n#define mmDCORE0_HMMU0_STLB_INV_PS 0x408103C\n\n#define mmDCORE0_HMMU0_STLB_INV_CONSUMER_INDEX 0x4081040\n\n#define mmDCORE0_HMMU0_STLB_INV_HIT_COUNT 0x4081044\n\n#define mmDCORE0_HMMU0_STLB_INV_SET 0x4081048\n\n#define mmDCORE0_HMMU0_STLB_SRAM_INIT 0x408104C\n\n#define mmDCORE0_HMMU0_STLB_MEM_CACHE_INVALIDATION 0x4081050\n\n#define mmDCORE0_HMMU0_STLB_MEM_CACHE_INV_STATUS 0x4081054\n\n#define mmDCORE0_HMMU0_STLB_MEM_CACHE_BASE_38_7 0x4081058\n\n#define mmDCORE0_HMMU0_STLB_MEM_CACHE_BASE_63_39 0x408105C\n\n#define mmDCORE0_HMMU0_STLB_MEM_CACHE_CONFIG 0x4081060\n\n#define mmDCORE0_HMMU0_STLB_SET_THRESHOLD_HOP5 0x4081064\n\n#define mmDCORE0_HMMU0_STLB_SET_THRESHOLD_HOP4 0x4081068\n\n#define mmDCORE0_HMMU0_STLB_SET_THRESHOLD_HOP3 0x408106C\n\n#define mmDCORE0_HMMU0_STLB_SET_THRESHOLD_HOP2 0x4081070\n\n#define mmDCORE0_HMMU0_STLB_SET_THRESHOLD_HOP1 0x4081074\n\n#define mmDCORE0_HMMU0_STLB_SET_THRESHOLD_HOP0 0x4081078\n\n#define mmDCORE0_HMMU0_STLB_MULTI_HIT_INTERRUPT_CLR 0x408107C\n\n#define mmDCORE0_HMMU0_STLB_MULTI_HIT_INTERRUPT_MASK 0x4081080\n\n#define mmDCORE0_HMMU0_STLB_MEM_L0_CACHE_CFG 0x4081084\n\n#define mmDCORE0_HMMU0_STLB_MEM_READ_ARPROT 0x4081088\n\n#define mmDCORE0_HMMU0_STLB_RANGE_CACHE_INVALIDATION 0x408108C\n\n#define mmDCORE0_HMMU0_STLB_RANGE_INV_START_LSB 0x4081090\n\n#define mmDCORE0_HMMU0_STLB_RANGE_INV_START_MSB 0x4081094\n\n#define mmDCORE0_HMMU0_STLB_RANGE_INV_END_LSB 0x4081098\n\n#define mmDCORE0_HMMU0_STLB_RANGE_INV_END_MSB 0x408109C\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCRAMBLER_CTRL 0x4081100\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_0 0x4081104\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_1 0x4081108\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_2 0x408110C\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_3 0x4081110\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_4 0x4081114\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_5 0x4081118\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_6 0x408111C\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_7 0x4081120\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_8 0x4081124\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MATRIX_H3_9 0x4081128\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_10 0x408112C\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_11 0x4081130\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_12 0x4081134\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_13 0x4081138\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_14 0x408113C\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_15 0x4081140\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_16 0x4081144\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_17 0x4081148\n\n#define mmDCORE0_HMMU0_STLB_ASID_SCR_POLY_MAT_H3_18 0x408114C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}