// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [7:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln249_fu_487_p2;
wire   [0:0] icmp_ln253_fu_499_p2;
reg    ap_predicate_op65_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] icmp_ln249_reg_1405;
reg   [0:0] icmp_ln249_reg_1405_pp0_iter3_reg;
reg   [0:0] icmp_ln290_reg_1457;
reg   [0:0] icmp_ln290_reg_1457_pp0_iter3_reg;
reg    ap_predicate_op266_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [9:0] p_ZL7threshs_0_q0;
wire   [5:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [9:0] p_ZL7threshs_1_q0;
wire   [5:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [8:0] p_ZL7threshs_2_q0;
wire   [5:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [8:0] p_ZL7threshs_3_q0;
wire   [5:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [8:0] p_ZL7threshs_4_q0;
wire   [5:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [7:0] p_ZL7threshs_5_q0;
wire   [5:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [7:0] p_ZL7threshs_6_q0;
wire   [5:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [5:0] p_ZL7threshs_7_q0;
wire   [5:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [5:0] p_ZL7threshs_8_q0;
wire   [5:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [6:0] p_ZL7threshs_9_q0;
wire   [5:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [6:0] p_ZL7threshs_10_q0;
wire   [5:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [7:0] p_ZL7threshs_11_q0;
wire   [5:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [7:0] p_ZL7threshs_12_q0;
wire   [5:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [8:0] p_ZL7threshs_13_q0;
wire   [5:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [8:0] p_ZL7threshs_14_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_2_reg_1400;
reg   [31:0] nf_2_reg_1400_pp0_iter1_reg;
reg   [31:0] nf_2_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln249_reg_1405_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_1405_pp0_iter2_reg;
wire   [9:0] tmp_fu_557_p18;
wire   [9:0] inElem_fu_595_p1;
wire   [3:0] trunc_ln257_fu_599_p1;
wire   [0:0] icmp_ln272_fu_683_p2;
reg   [0:0] icmp_ln272_reg_1442;
reg   [0:0] icmp_ln272_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln272_reg_1442_pp0_iter3_reg;
wire   [2:0] local_temp_V_fu_689_p1;
reg   [2:0] local_temp_V_reg_1447;
reg   [2:0] local_temp_V_reg_1447_pp0_iter1_reg;
reg   [2:0] local_temp_V_reg_1447_pp0_iter2_reg;
reg   [2:0] local_temp_V_2_reg_1452;
wire   [0:0] icmp_ln290_fu_709_p2;
reg   [0:0] icmp_ln290_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_1457_pp0_iter2_reg;
wire   [4:0] r_V_fu_755_p1;
reg   [4:0] r_V_reg_1461;
reg  signed [4:0] r_V_reg_1461_pp0_iter2_reg;
wire   [9:0] ap_phi_reg_pp0_iter0_inElem_1_reg_424;
reg   [9:0] ap_phi_reg_pp0_iter1_inElem_1_reg_424;
wire   [63:0] idxprom2_i_fu_792_p1;
reg   [31:0] sf_fu_130;
wire   [31:0] sf_2_fu_703_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [22:0] i_fu_134;
wire   [22:0] i_2_fu_493_p2;
reg   [22:0] ap_sig_allocacmp_i_1;
reg   [11:0] add_i5_i3_143_fu_138;
wire   [11:0] add_ln840_1_fu_823_p2;
reg   [9:0] inputBuf_V_fu_142;
reg   [9:0] inputBuf_V_1_fu_146;
reg   [9:0] inputBuf_V_2_fu_150;
reg   [9:0] inputBuf_V_3_fu_154;
reg   [9:0] inputBuf_V_4_fu_158;
reg   [9:0] inputBuf_V_5_fu_162;
reg   [9:0] inputBuf_V_6_fu_166;
reg   [9:0] inputBuf_V_7_fu_170;
reg   [9:0] inputBuf_V_8_fu_174;
reg   [9:0] inputBuf_V_9_fu_178;
reg   [9:0] inputBuf_V_10_fu_182;
reg   [9:0] inputBuf_V_11_fu_186;
reg   [9:0] inputBuf_V_12_fu_190;
reg   [9:0] inputBuf_V_13_fu_194;
reg   [9:0] inputBuf_V_14_fu_198;
reg   [9:0] inputBuf_V_15_fu_202;
reg   [31:0] nf_1_fu_206;
wire   [31:0] nf_3_fu_732_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [3:0] tmp_fu_557_p17;
wire   [31:0] nf_fu_720_p2;
wire   [0:0] icmp_ln302_fu_726_p2;
wire  signed [4:0] r_V_1_fu_759_p4;
wire   [2:0] ret_V_fu_782_p1;
wire  signed [7:0] ret_V_fu_782_p2;
wire  signed [8:0] grp_fu_1267_p3;
wire  signed [11:0] sext_ln840_1_fu_820_p1;
wire   [11:0] select_ln272_fu_813_p3;
wire  signed [11:0] sext_ln1039_fu_829_p1;
wire   [0:0] icmp_ln1039_fu_833_p2;
wire   [0:0] xor_ln1039_fu_839_p2;
wire  signed [11:0] sext_ln1039_1_fu_853_p1;
wire   [0:0] icmp_ln1039_1_fu_857_p2;
wire   [0:0] xor_ln1039_1_fu_863_p2;
wire  signed [11:0] sext_ln1039_2_fu_873_p1;
wire   [0:0] icmp_ln1039_2_fu_877_p2;
wire   [0:0] xor_ln1039_2_fu_883_p2;
wire  signed [11:0] sext_ln1039_3_fu_893_p1;
wire   [0:0] icmp_ln1039_3_fu_897_p2;
wire   [0:0] xor_ln1039_3_fu_903_p2;
wire  signed [11:0] sext_ln1039_4_fu_913_p1;
wire   [0:0] icmp_ln1039_4_fu_917_p2;
wire   [0:0] xor_ln1039_4_fu_923_p2;
wire  signed [11:0] sext_ln1039_5_fu_933_p1;
wire   [0:0] icmp_ln1039_5_fu_937_p2;
wire   [0:0] xor_ln1039_5_fu_943_p2;
wire  signed [11:0] sext_ln1039_6_fu_953_p1;
wire   [0:0] icmp_ln1039_6_fu_957_p2;
wire   [0:0] xor_ln1039_6_fu_963_p2;
wire  signed [11:0] sext_ln1039_7_fu_973_p1;
wire   [0:0] icmp_ln1039_7_fu_977_p2;
wire   [0:0] xor_ln1039_7_fu_983_p2;
wire   [11:0] zext_ln1039_fu_993_p1;
wire   [0:0] icmp_ln1039_8_fu_997_p2;
wire   [0:0] xor_ln1039_8_fu_1003_p2;
wire   [11:0] zext_ln1039_1_fu_1013_p1;
wire   [0:0] icmp_ln1039_9_fu_1017_p2;
wire   [0:0] xor_ln1039_9_fu_1023_p2;
wire   [11:0] zext_ln1039_2_fu_1033_p1;
wire   [0:0] icmp_ln1039_10_fu_1037_p2;
wire   [0:0] xor_ln1039_10_fu_1043_p2;
wire   [11:0] zext_ln1039_3_fu_1053_p1;
wire   [0:0] icmp_ln1039_11_fu_1057_p2;
wire   [0:0] xor_ln1039_11_fu_1063_p2;
wire   [11:0] zext_ln1039_4_fu_1073_p1;
wire   [0:0] icmp_ln1039_12_fu_1077_p2;
wire   [0:0] xor_ln1039_12_fu_1083_p2;
wire   [11:0] zext_ln1039_5_fu_1093_p1;
wire   [0:0] icmp_ln1039_13_fu_1097_p2;
wire   [0:0] xor_ln1039_13_fu_1103_p2;
wire   [11:0] zext_ln1039_6_fu_1113_p1;
wire   [0:0] icmp_ln1039_14_fu_1117_p2;
wire   [0:0] xor_ln1039_14_fu_1123_p2;
wire   [1:0] zext_ln218_fu_869_p1;
wire   [1:0] zext_ln218_1_fu_889_p1;
wire   [1:0] add_ln840_2_fu_1133_p2;
wire   [3:0] zext_ln840_1_fu_1139_p1;
wire   [3:0] result_V_fu_845_p3;
wire   [1:0] zext_ln218_2_fu_909_p1;
wire   [1:0] zext_ln218_3_fu_929_p1;
wire   [1:0] add_ln840_4_fu_1149_p2;
wire   [1:0] zext_ln218_4_fu_949_p1;
wire   [1:0] zext_ln218_5_fu_969_p1;
wire   [1:0] add_ln840_5_fu_1159_p2;
wire   [2:0] zext_ln840_3_fu_1165_p1;
wire   [2:0] zext_ln840_2_fu_1155_p1;
wire   [2:0] add_ln840_6_fu_1169_p2;
wire   [3:0] zext_ln840_4_fu_1175_p1;
wire   [3:0] add_ln840_3_fu_1143_p2;
wire   [1:0] zext_ln218_6_fu_989_p1;
wire   [1:0] zext_ln218_7_fu_1009_p1;
wire   [1:0] add_ln840_8_fu_1185_p2;
wire   [1:0] zext_ln218_8_fu_1029_p1;
wire   [1:0] zext_ln218_9_fu_1049_p1;
wire   [1:0] add_ln840_9_fu_1195_p2;
wire   [2:0] zext_ln840_6_fu_1201_p1;
wire   [2:0] zext_ln840_5_fu_1191_p1;
wire   [2:0] add_ln840_10_fu_1205_p2;
wire   [1:0] zext_ln218_10_fu_1069_p1;
wire   [1:0] zext_ln218_11_fu_1089_p1;
wire   [1:0] add_ln840_11_fu_1215_p2;
wire   [1:0] zext_ln218_12_fu_1109_p1;
wire   [1:0] zext_ln840_fu_1129_p1;
wire   [1:0] add_ln840_12_fu_1225_p2;
wire   [2:0] zext_ln840_9_fu_1231_p1;
wire   [2:0] zext_ln840_8_fu_1221_p1;
wire   [2:0] add_ln840_13_fu_1235_p2;
wire   [3:0] zext_ln840_10_fu_1241_p1;
wire   [3:0] zext_ln840_7_fu_1211_p1;
wire   [3:0] add_ln840_14_fu_1245_p2;
wire   [3:0] add_ln840_7_fu_1179_p2;
wire   [3:0] result_V_2_fu_1251_p2;
wire   [2:0] grp_fu_1267_p1;
reg    grp_fu_1267_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
reg    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
wire   [7:0] grp_fu_1267_p10;
wire   [7:0] ret_V_fu_782_p10;
reg    ap_condition_1070;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

MVAU_hls_7_mux_164_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 10 ),
    .din9_WIDTH( 10 ),
    .din10_WIDTH( 10 ),
    .din11_WIDTH( 10 ),
    .din12_WIDTH( 10 ),
    .din13_WIDTH( 10 ),
    .din14_WIDTH( 10 ),
    .din15_WIDTH( 10 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 10 ))
mux_164_10_1_1_U1(
    .din0(inputBuf_V_fu_142),
    .din1(inputBuf_V_1_fu_146),
    .din2(inputBuf_V_2_fu_150),
    .din3(inputBuf_V_3_fu_154),
    .din4(inputBuf_V_4_fu_158),
    .din5(inputBuf_V_5_fu_162),
    .din6(inputBuf_V_6_fu_166),
    .din7(inputBuf_V_7_fu_170),
    .din8(inputBuf_V_8_fu_174),
    .din9(inputBuf_V_9_fu_178),
    .din10(inputBuf_V_10_fu_182),
    .din11(inputBuf_V_11_fu_186),
    .din12(inputBuf_V_12_fu_190),
    .din13(inputBuf_V_13_fu_194),
    .din14(inputBuf_V_14_fu_198),
    .din15(inputBuf_V_15_fu_202),
    .din16(tmp_fu_557_p17),
    .dout(tmp_fu_557_p18)
);

MVAU_hls_7_mul_5s_3ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3ns_8_1_1_U2(
    .din0(r_V_reg_1461_pp0_iter2_reg),
    .din1(ret_V_fu_782_p1),
    .dout(ret_V_fu_782_p2)
);

MVAU_hls_7_mac_muladd_5s_3ns_8s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_5s_3ns_8s_9_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_1_fu_759_p4),
    .din1(grp_fu_1267_p1),
    .din2(ret_V_fu_782_p2),
    .ce(grp_fu_1267_ce),
    .dout(grp_fu_1267_p3)
);

MVAU_hls_7_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_424 <= tmp_fu_557_p18;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd15)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_424 <= inElem_fu_595_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_424 <= ap_phi_reg_pp0_iter0_inElem_1_reg_424;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1070)) begin
        if ((icmp_ln249_fu_487_p2 == 1'd0)) begin
            i_fu_134 <= i_2_fu_493_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_134 <= 23'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1070)) begin
        if (((icmp_ln249_fu_487_p2 == 1'd0) & (icmp_ln290_fu_709_p2 == 1'd1))) begin
            nf_1_fu_206 <= nf_3_fu_732_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_206 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1070)) begin
        if (((icmp_ln249_fu_487_p2 == 1'd0) & (icmp_ln290_fu_709_p2 == 1'd1))) begin
            sf_fu_130 <= 32'd0;
        end else if (((icmp_ln249_fu_487_p2 == 1'd0) & (icmp_ln290_fu_709_p2 == 1'd0))) begin
            sf_fu_130 <= sf_2_fu_703_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_130 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_1405_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        add_i5_i3_143_fu_138 <= add_ln840_1_fu_823_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_1405 <= icmp_ln249_fu_487_p2;
        nf_2_reg_1400 <= ap_sig_allocacmp_nf_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_1405_pp0_iter1_reg <= icmp_ln249_reg_1405;
        icmp_ln272_reg_1442_pp0_iter1_reg <= icmp_ln272_reg_1442;
        icmp_ln290_reg_1457_pp0_iter1_reg <= icmp_ln290_reg_1457;
        local_temp_V_reg_1447_pp0_iter1_reg <= local_temp_V_reg_1447;
        nf_2_reg_1400_pp0_iter1_reg <= nf_2_reg_1400;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_1405_pp0_iter2_reg <= icmp_ln249_reg_1405_pp0_iter1_reg;
        icmp_ln272_reg_1442_pp0_iter2_reg <= icmp_ln272_reg_1442_pp0_iter1_reg;
        icmp_ln290_reg_1457_pp0_iter2_reg <= icmp_ln290_reg_1457_pp0_iter1_reg;
        local_temp_V_reg_1447_pp0_iter2_reg <= local_temp_V_reg_1447_pp0_iter1_reg;
        nf_2_reg_1400_pp0_iter2_reg <= nf_2_reg_1400_pp0_iter1_reg;
        r_V_reg_1461_pp0_iter2_reg <= r_V_reg_1461;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln249_reg_1405_pp0_iter3_reg <= icmp_ln249_reg_1405_pp0_iter2_reg;
        icmp_ln272_reg_1442_pp0_iter3_reg <= icmp_ln272_reg_1442_pp0_iter2_reg;
        icmp_ln290_reg_1457_pp0_iter3_reg <= icmp_ln290_reg_1457_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0))) begin
        icmp_ln272_reg_1442 <= icmp_ln272_fu_683_p2;
        icmp_ln290_reg_1457 <= icmp_ln290_fu_709_p2;
        local_temp_V_2_reg_1452 <= {{weights_V_TDATA[5:3]}};
        local_temp_V_reg_1447 <= local_temp_V_fu_689_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd10))) begin
        inputBuf_V_10_fu_182 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd11))) begin
        inputBuf_V_11_fu_186 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd12))) begin
        inputBuf_V_12_fu_190 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd13))) begin
        inputBuf_V_13_fu_194 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd14))) begin
        inputBuf_V_14_fu_198 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd15))) begin
        inputBuf_V_15_fu_202 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd1))) begin
        inputBuf_V_1_fu_146 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd2))) begin
        inputBuf_V_2_fu_150 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd3))) begin
        inputBuf_V_3_fu_154 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd4))) begin
        inputBuf_V_4_fu_158 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd5))) begin
        inputBuf_V_5_fu_162 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd6))) begin
        inputBuf_V_6_fu_166 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd7))) begin
        inputBuf_V_7_fu_170 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd8))) begin
        inputBuf_V_8_fu_174 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd9))) begin
        inputBuf_V_9_fu_178 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_599_p1 == 4'd0))) begin
        inputBuf_V_fu_142 <= inElem_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_1405_pp0_iter0_reg == 1'd0))) begin
        r_V_reg_1461 <= r_V_fu_755_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter2_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 23'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_134;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_206;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_130;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)))) begin
        grp_fu_1267_ce = 1'b1;
    end else begin
        grp_fu_1267_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op65_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op65_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op266_write_state5 == 1'b1) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_predicate_op266_write_state5 == 1'b1) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter2_fsm_state3) | ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & ((1'b0 == ap_CS_iter3_fsm_state4) | ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_1405_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign add_ln840_10_fu_1205_p2 = (zext_ln840_6_fu_1201_p1 + zext_ln840_5_fu_1191_p1);

assign add_ln840_11_fu_1215_p2 = (zext_ln218_10_fu_1069_p1 + zext_ln218_11_fu_1089_p1);

assign add_ln840_12_fu_1225_p2 = (zext_ln218_12_fu_1109_p1 + zext_ln840_fu_1129_p1);

assign add_ln840_13_fu_1235_p2 = (zext_ln840_9_fu_1231_p1 + zext_ln840_8_fu_1221_p1);

assign add_ln840_14_fu_1245_p2 = (zext_ln840_10_fu_1241_p1 + zext_ln840_7_fu_1211_p1);

assign add_ln840_1_fu_823_p2 = ($signed(sext_ln840_1_fu_820_p1) + $signed(select_ln272_fu_813_p3));

assign add_ln840_2_fu_1133_p2 = (zext_ln218_fu_869_p1 + zext_ln218_1_fu_889_p1);

assign add_ln840_3_fu_1143_p2 = (zext_ln840_1_fu_1139_p1 + result_V_fu_845_p3);

assign add_ln840_4_fu_1149_p2 = (zext_ln218_2_fu_909_p1 + zext_ln218_3_fu_929_p1);

assign add_ln840_5_fu_1159_p2 = (zext_ln218_4_fu_949_p1 + zext_ln218_5_fu_969_p1);

assign add_ln840_6_fu_1169_p2 = (zext_ln840_3_fu_1165_p1 + zext_ln840_2_fu_1155_p1);

assign add_ln840_7_fu_1179_p2 = (zext_ln840_4_fu_1175_p1 + add_ln840_3_fu_1143_p2);

assign add_ln840_8_fu_1185_p2 = (zext_ln218_6_fu_989_p1 + zext_ln218_7_fu_1009_p1);

assign add_ln840_9_fu_1195_p2 = (zext_ln218_8_fu_1029_p1 + zext_ln218_9_fu_1049_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state5_io = ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1070 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op266_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_424 = 'bx;

always @ (*) begin
    ap_predicate_op266_write_state5 = ((icmp_ln290_reg_1457_pp0_iter3_reg == 1'd1) & (icmp_ln249_reg_1405_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_read_state1 = ((icmp_ln253_fu_499_p2 == 1'd1) & (icmp_ln249_fu_487_p2 == 1'd0));
end

assign grp_fu_1267_p1 = grp_fu_1267_p10;

assign grp_fu_1267_p10 = local_temp_V_2_reg_1452;

assign i_2_fu_493_p2 = (ap_sig_allocacmp_i_1 + 23'd1);

assign icmp_ln1039_10_fu_1037_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(zext_ln1039_2_fu_1033_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_11_fu_1057_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(zext_ln1039_3_fu_1053_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_12_fu_1077_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(zext_ln1039_4_fu_1073_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_13_fu_1097_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(zext_ln1039_5_fu_1093_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_14_fu_1117_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(zext_ln1039_6_fu_1113_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_1_fu_857_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_1_fu_853_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_877_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_2_fu_873_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_897_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_3_fu_893_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_917_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_4_fu_913_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_937_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_5_fu_933_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_957_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_6_fu_953_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_7_fu_977_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_7_fu_973_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_8_fu_997_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(zext_ln1039_fu_993_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_9_fu_1017_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(zext_ln1039_1_fu_1013_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_833_p2 = (($signed(add_ln840_1_fu_823_p2) < $signed(sext_ln1039_fu_829_p1)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_487_p2 = ((ap_sig_allocacmp_i_1 == 23'd4435968) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_1405_pp0_iter0_reg = icmp_ln249_reg_1405;

assign icmp_ln253_fu_499_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_683_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_709_p2 = ((sf_2_fu_703_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_726_p2 = ((nf_fu_720_p2 == 32'd64) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_792_p1 = nf_2_reg_1400_pp0_iter2_reg;

assign inElem_fu_595_p1 = in0_V_TDATA[9:0];

assign local_temp_V_fu_689_p1 = weights_V_TDATA[2:0];

assign nf_3_fu_732_p3 = ((icmp_ln302_fu_726_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_720_p2);

assign nf_fu_720_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = result_V_2_fu_1251_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_792_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_792_p1;

assign r_V_1_fu_759_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_424[9:5]}};

assign r_V_fu_755_p1 = ap_phi_reg_pp0_iter1_inElem_1_reg_424[4:0];

assign result_V_2_fu_1251_p2 = (add_ln840_14_fu_1245_p2 + add_ln840_7_fu_1179_p2);

assign result_V_fu_845_p3 = {{3'd4}, {xor_ln1039_fu_839_p2}};

assign ret_V_fu_782_p1 = ret_V_fu_782_p10;

assign ret_V_fu_782_p10 = local_temp_V_reg_1447_pp0_iter2_reg;

assign select_ln272_fu_813_p3 = ((icmp_ln272_reg_1442_pp0_iter3_reg[0:0] == 1'b1) ? 12'd0 : add_i5_i3_143_fu_138);

assign sext_ln1039_1_fu_853_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1039_2_fu_873_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1039_3_fu_893_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1039_4_fu_913_p1 = $signed(p_ZL7threshs_4_q0);

assign sext_ln1039_5_fu_933_p1 = $signed(p_ZL7threshs_5_q0);

assign sext_ln1039_6_fu_953_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln1039_7_fu_973_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1039_fu_829_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln840_1_fu_820_p1 = grp_fu_1267_p3;

assign sf_2_fu_703_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_557_p17 = ap_sig_allocacmp_sf_1[3:0];

assign trunc_ln257_fu_599_p1 = ap_sig_allocacmp_sf_1[3:0];

assign xor_ln1039_10_fu_1043_p2 = (icmp_ln1039_10_fu_1037_p2 ^ 1'd1);

assign xor_ln1039_11_fu_1063_p2 = (icmp_ln1039_11_fu_1057_p2 ^ 1'd1);

assign xor_ln1039_12_fu_1083_p2 = (icmp_ln1039_12_fu_1077_p2 ^ 1'd1);

assign xor_ln1039_13_fu_1103_p2 = (icmp_ln1039_13_fu_1097_p2 ^ 1'd1);

assign xor_ln1039_14_fu_1123_p2 = (icmp_ln1039_14_fu_1117_p2 ^ 1'd1);

assign xor_ln1039_1_fu_863_p2 = (icmp_ln1039_1_fu_857_p2 ^ 1'd1);

assign xor_ln1039_2_fu_883_p2 = (icmp_ln1039_2_fu_877_p2 ^ 1'd1);

assign xor_ln1039_3_fu_903_p2 = (icmp_ln1039_3_fu_897_p2 ^ 1'd1);

assign xor_ln1039_4_fu_923_p2 = (icmp_ln1039_4_fu_917_p2 ^ 1'd1);

assign xor_ln1039_5_fu_943_p2 = (icmp_ln1039_5_fu_937_p2 ^ 1'd1);

assign xor_ln1039_6_fu_963_p2 = (icmp_ln1039_6_fu_957_p2 ^ 1'd1);

assign xor_ln1039_7_fu_983_p2 = (icmp_ln1039_7_fu_977_p2 ^ 1'd1);

assign xor_ln1039_8_fu_1003_p2 = (icmp_ln1039_8_fu_997_p2 ^ 1'd1);

assign xor_ln1039_9_fu_1023_p2 = (icmp_ln1039_9_fu_1017_p2 ^ 1'd1);

assign xor_ln1039_fu_839_p2 = (icmp_ln1039_fu_833_p2 ^ 1'd1);

assign zext_ln1039_1_fu_1013_p1 = p_ZL7threshs_9_q0;

assign zext_ln1039_2_fu_1033_p1 = p_ZL7threshs_10_q0;

assign zext_ln1039_3_fu_1053_p1 = p_ZL7threshs_11_q0;

assign zext_ln1039_4_fu_1073_p1 = p_ZL7threshs_12_q0;

assign zext_ln1039_5_fu_1093_p1 = p_ZL7threshs_13_q0;

assign zext_ln1039_6_fu_1113_p1 = p_ZL7threshs_14_q0;

assign zext_ln1039_fu_993_p1 = p_ZL7threshs_8_q0;

assign zext_ln218_10_fu_1069_p1 = xor_ln1039_11_fu_1063_p2;

assign zext_ln218_11_fu_1089_p1 = xor_ln1039_12_fu_1083_p2;

assign zext_ln218_12_fu_1109_p1 = xor_ln1039_13_fu_1103_p2;

assign zext_ln218_1_fu_889_p1 = xor_ln1039_2_fu_883_p2;

assign zext_ln218_2_fu_909_p1 = xor_ln1039_3_fu_903_p2;

assign zext_ln218_3_fu_929_p1 = xor_ln1039_4_fu_923_p2;

assign zext_ln218_4_fu_949_p1 = xor_ln1039_5_fu_943_p2;

assign zext_ln218_5_fu_969_p1 = xor_ln1039_6_fu_963_p2;

assign zext_ln218_6_fu_989_p1 = xor_ln1039_7_fu_983_p2;

assign zext_ln218_7_fu_1009_p1 = xor_ln1039_8_fu_1003_p2;

assign zext_ln218_8_fu_1029_p1 = xor_ln1039_9_fu_1023_p2;

assign zext_ln218_9_fu_1049_p1 = xor_ln1039_10_fu_1043_p2;

assign zext_ln218_fu_869_p1 = xor_ln1039_1_fu_863_p2;

assign zext_ln840_10_fu_1241_p1 = add_ln840_13_fu_1235_p2;

assign zext_ln840_1_fu_1139_p1 = add_ln840_2_fu_1133_p2;

assign zext_ln840_2_fu_1155_p1 = add_ln840_4_fu_1149_p2;

assign zext_ln840_3_fu_1165_p1 = add_ln840_5_fu_1159_p2;

assign zext_ln840_4_fu_1175_p1 = add_ln840_6_fu_1169_p2;

assign zext_ln840_5_fu_1191_p1 = add_ln840_8_fu_1185_p2;

assign zext_ln840_6_fu_1201_p1 = add_ln840_9_fu_1195_p2;

assign zext_ln840_7_fu_1211_p1 = add_ln840_10_fu_1205_p2;

assign zext_ln840_8_fu_1221_p1 = add_ln840_11_fu_1215_p2;

assign zext_ln840_9_fu_1231_p1 = add_ln840_12_fu_1225_p2;

assign zext_ln840_fu_1129_p1 = xor_ln1039_14_fu_1123_p2;

endmodule //MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch
