#ifndef __SOC_IOMCU_BASEADDR_INTERFACE_H__
#define __SOC_IOMCU_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_IOMCU_PPB_ROM_table_BASE_ADDR (0xE00FF000)
#define SOC_IOMCU_Processor_ROM_table_BASE_ADDR (0xE00FE000)
#define SOC_IOMCU_CTI_BASE_ADDR (0xE0042000)
#define SOC_IOMCU_ETM_BASE_ADDR (0xE0041000)
#define SOC_IOMCU_SCS_BASE_ADDR (0xE000E000)
#define SOC_IOMCU_FPB_BASE_ADDR (0xE0002000)
#define SOC_IOMCU_DWT_BASE_ADDR (0xE0001000)
#define SOC_IOMCU_HIFI_DSP_DTCM_BASE_ADDR (0x80600000)
#define SOC_IOMCU_SECRAM_BASE_ADDR (0x80500000)
#define SOC_IOMCU_MMBUF_BASE_ADDR (0x80400000)
#define SOC_IOMCU_HKMEM_BASE_ADDR (0x80000000)
#define SOC_IOMCU_DRAM_BASE_ADDR (0x60000000)
#define SOC_IOMCU_BOOTROM_OR_NANDC_BASE_ADDR (0x5FFF0000)
#define SOC_IOMCU_BOOTROM_BASE_ADDR (0x5FFE0000)
#define SOC_IOMCU_DMSS_CFG_BASE_ADDR (0x5FFC0000)
#define SOC_IOMCU_NANDC_CFG_BASE_ADDR (0x5FFA0000)
#define SOC_IOMCU_NANDC_BASE_ADDR (0x5FF80000)
#define SOC_IOMCU_LPMCU_RAM_BASE_ADDR (0x5FF60000)
#define SOC_IOMCU_LP_RAM_BASE_ADDR (0x5FF50000)
#define SOC_IOMCU_LP_CONFIG_BASE_ADDR (0x5FF3F000)
#define SOC_IOMCU_LP_TIMER_BASE_ADDR (0x5FF3E000)
#define SOC_IOMCU_LP_WDG_BASE_ADDR (0x5FF3D000)
#define SOC_IOMCU_PMU_SSI2_BASE_ADDR (0x5FF38000)
#define SOC_IOMCU_GNSPWM_BASE_ADDR (0x5FF37000)
#define SOC_IOMCU_PMU_SSI1_BASE_ADDR (0x5FF36000)
#define SOC_IOMCU_PERI_CRG_BASE_ADDR (0x5FF35000)
#define SOC_IOMCU_PMU_SSI0_BASE_ADDR (0x5FF34000)
#define SOC_IOMCU_PMU_I2C_BASE_ADDR (0x5FF33000)
#define SOC_IOMCU_UART6_BASE_ADDR (0x5FF32000)
#define SOC_IOMCU_PMCTRL_BASE_ADDR (0x5FF31000)
#define SOC_IOMCU_TSENSORC_BASE_ADDR (0x5FF30000)
#define SOC_IOMCU_GPIO1_SE_BASE_ADDR (0x5FF1E000)
#define SOC_IOMCU_GPIO28_BASE_ADDR (0x5FF1D000)
#define SOC_IOMCU_TIMER8_BASE_ADDR (0x5FF1C000)
#define SOC_IOMCU_TIMER7_BASE_ADDR (0x5FF1B000)
#define SOC_IOMCU_TIMER6_BASE_ADDR (0x5FF1A000)
#define SOC_IOMCU_TIMER5_BASE_ADDR (0x5FF19000)
#define SOC_IOMCU_TIMER4_BASE_ADDR (0x5FF18000)
#define SOC_IOMCU_TIMER3_BASE_ADDR (0x5FF17000)
#define SOC_IOMCU_TIMER2_BASE_ADDR (0x5FF16000)
#define SOC_IOMCU_TIMER1_BASE_ADDR (0x5FF15000)
#define SOC_IOMCU_TIMER0_BASE_ADDR (0x5FF14000)
#define SOC_IOMCU_BB_DRX_BASE_ADDR (0x5FF12000)
#define SOC_IOMCU_AO_IOC_BASE_ADDR (0x5FF11000)
#define SOC_IOMCU_GPIO27_BASE_ADDR (0x5FF10000)
#define SOC_IOMCU_GPIO26_BASE_ADDR (0x5FF0F000)
#define SOC_IOMCU_GPIO25_BASE_ADDR (0x5FF0E000)
#define SOC_IOMCU_GPIO24_BASE_ADDR (0x5FF0D000)
#define SOC_IOMCU_GPIO23_BASE_ADDR (0x5FF0C000)
#define SOC_IOMCU_GPIO22_BASE_ADDR (0x5FF0B000)
#define SOC_IOMCU_SCTRL_BASE_ADDR (0x5FF0A000)
#define SOC_IOMCU_SYS_CNT_BASE_ADDR (0x5FF08000)
#define SOC_IOMCU_SCI1_BASE_ADDR (0x5FF07000)
#define SOC_IOMCU_SCI0_BASE_ADDR (0x5FF06000)
#define SOC_IOMCU_RTC1_BASE_ADDR (0x5FF05000)
#define SOC_IOMCU_RTC0_BASE_ADDR (0x5FF04000)
#define SOC_IOMCU_EFUSEC_BASE_ADDR (0x5FF03000)
#define SOC_IOMCU_MMBUF_CFG_BASE_ADDR (0x5FF02000)
#define SOC_IOMCU_MMBUF_ASC1_BASE_ADDR (0x5FF01000)
#define SOC_IOMCU_MMBUF_ASC0_BASE_ADDR (0x5FF00000)
#define SOC_IOMCU_IOMCU_RTC_BASE_ADDR (0x5FD7F000)
#define SOC_IOMCU_IOMCU_CONFIG_BASE_ADDR (0x5FD7E000)
#define SOC_IOMCU_IOMCU_TIMER_BASE_ADDR (0x5FD7D000)
#define SOC_IOMCU_IOMCU_WDG_BASE_ADDR (0x5FD7C000)
#define SOC_IOMCU_IOMCU_GPIO3_BASE_ADDR (0x5FD7B000)
#define SOC_IOMCU_IOMCU_GPIO2_BASE_ADDR (0x5FD7A000)
#define SOC_IOMCU_IOMCU_GPIO1_BASE_ADDR (0x5FD79000)
#define SOC_IOMCU_IOMCU_GPIO0_BASE_ADDR (0x5FD78000)
#define SOC_IOMCU_IOMCU_DMAC_BASE_ADDR (0x5FD77000)
#define SOC_IOMCU_IOMCU_UART7_BASE_ADDR (0x5FD76000)
#define SOC_IOMCU_IOMCU_BLPWM_BASE_ADDR (0x5FD75000)
#define SOC_IOMCU_IOMCU_UART3_BASE_ADDR (0x5FD74000)
#define SOC_IOMCU_IOMCU_I2C2_BASE_ADDR (0x5FD73000)
#define SOC_IOMCU_IOMCU_I2C1_BASE_ADDR (0x5FD72000)
#define SOC_IOMCU_IOMCU_I2C0_BASE_ADDR (0x5FD71000)
#define SOC_IOMCU_IOMCU_SPI0_BASE_ADDR (0x5FD70000)
#define SOC_IOMCU_DTCM1Remap_BASE_ADDR (0x5FD6F000)
#define SOC_IOMCU_DTCM0Remap_BASE_ADDR (0x5FD6E000)
#define SOC_IOMCU_ITCMRemap_BASE_ADDR (0x5FD6C000)
#define SOC_IOMCU_RemapCtrl_BASE_ADDR (0x5FD6B000)
#define SOC_IOMCU_IOMCU_I2C3_BASE_ADDR (0x5FD6A000)
#define SOC_IOMCU_IOMCU_UART8_BASE_ADDR (0x5FD69000)
#define SOC_IOMCU_IOMCU_SPI2_BASE_ADDR (0x5FD68000)
#define SOC_IOMCU_IOMCU_DMMU_BASE_ADDR (0x5FD67000)
#define SOC_IOMCU_IOMCU_TIMER2_BASE_ADDR (0x5FD66000)
#define SOC_IOMCU_SDIO0_BASE_ADDR (0x5F3FF000)
#define SOC_IOMCU_PCIE_APB_CFG_BASE_ADDR (0x5F3FE000)
#define SOC_IOMCU_IOC_MMC1_BASE_ADDR (0x5F3FD000)
#define SOC_IOMCU_EMMC_BASE_ADDR (0x5F3FB000)
#define SOC_IOMCU_GPIO1_MMC1_BASE_ADDR (0x5F3E1000)
#define SOC_IOMCU_GPIO0_MMC1_BASE_ADDR (0x5F3E0000)
#define SOC_IOMCU_IOC_FIX_BASE_ADDR (0x5F3B6000)
#define SOC_IOMCU_GPIO19_BASE_ADDR (0x5F3B5000)
#define SOC_IOMCU_GPIO18_BASE_ADDR (0x5F3B4000)
#define SOC_IOMCU_SPI3_BASE_ADDR (0x5F3B3000)
#define SOC_IOMCU_UFS_SYS_CTRL_BASE_ADDR (0x5F3B1000)
#define SOC_IOMCU_UFS_CFG_BASE_ADDR (0x5F3B0000)
#define SOC_IOMCU_SD3_BASE_ADDR (0x5F37F000)
#define SOC_IOMCU_IOC_MMC0_BASE_ADDR (0x5F37E000)
#define SOC_IOMCU_USB3OTG_BC_BASE_ADDR (0x5F200000)
#define SOC_IOMCU_USB3OTG_BASE_ADDR (0x5F100000)
#define SOC_IOMCU_IPF_PSAM_BASE_ADDR (0x5F040000)
#define SOC_IOMCU_IPF_BASE_ADDR (0x5F031000)
#define SOC_IOMCU_SOCP_BASE_ADDR (0x5F030000)
#define SOC_IOMCU_IPC_MDM_NS_BASE_ADDR (0x5F011000)
#define SOC_IOMCU_IPC_MDM_S_BASE_ADDR (0x5F010000)
#define SOC_IOMCU_CS_STM_BASE_ADDR (0x5E000000)
#define SOC_IOMCU_PERI_DMAC_BASE_ADDR (0x5DF30000)
#define SOC_IOMCU_PERF_STAT_BASE_ADDR (0x5DF10000)
#define SOC_IOMCU_SECENG_S_BASE_ADDR (0x5DF0F000)
#define SOC_IOMCU_SECENG_P_BASE_ADDR (0x5DF0E000)
#define SOC_IOMCU_I2C4_BASE_ADDR (0x5DF0D000)
#define SOC_IOMCU_I2C3_BASE_ADDR (0x5DF0C000)
#define SOC_IOMCU_I2C7_BASE_ADDR (0x5DF0B000)
#define SOC_IOMCU_SPI1_BASE_ADDR (0x5DF08000)
#define SOC_IOMCU_SPI4_BASE_ADDR (0x5DF06000)
#define SOC_IOMCU_UART5_BASE_ADDR (0x5DF05000)
#define SOC_IOMCU_UART2_BASE_ADDR (0x5DF03000)
#define SOC_IOMCU_UART0_BASE_ADDR (0x5DF02000)
#define SOC_IOMCU_UART4_BASE_ADDR (0x5DF01000)
#define SOC_IOMCU_UART1_BASE_ADDR (0x5DF00000)
#define SOC_IOMCU_PCIECtrl_BASE_ADDR (0x54000000)
#define SOC_IOMCU_PCIEPHY_BASE_ADDR (0x53F00000)
#define SOC_IOMCU_OCBC_MBOX_3_BASE_ADDR (0x5110E000)
#define SOC_IOMCU_OCBC_MBOX_2_BASE_ADDR (0x5110D000)
#define SOC_IOMCU_OCBC_MBOX_1_BASE_ADDR (0x5110C000)
#define SOC_IOMCU_OCBC_MBOX_0_BASE_ADDR (0x5110B000)
#define SOC_IOMCU_OCBC_TIMER_BASE_ADDR (0x5110A000)
#define SOC_IOMCU_OCBC_WDOG_BASE_ADDR (0x51109000)
#define SOC_IOMCU_OCBC_SCTRL_BASE_ADDR (0x51108000)
#define SOC_IOMCU_OCBC_TCM_BASE_ADDR (0x51100000)
#define SOC_IOMCU_HISEE_SCE_BASE_ADDR (0x50E45000)
#define SOC_IOMCU_HISEE_KEY_MANAGER_BASE_ADDR (0x50E44000)
#define SOC_IOMCU_HISEE_PKE_BASE_ADDR (0x50E40000)
#define SOC_IOMCU_HISEE_IPC_BASE_ADDR (0x50E30000)
#define SOC_IOMCU_HISEE_MAILBOX_BASE_ADDR (0x50E20000)
#define SOC_IOMCU_HISEE_TRNG_BASE_ADDR (0x50E12000)
#define SOC_IOMCU_HISEE_MEDRAM_BASE_ADDR (0x50E11000)
#define SOC_IOMCU_HISEE_MEDROM_BASE_ADDR (0x50E10000)
#define SOC_IOMCU_HISEE_TZPC_BASE_ADDR (0x50E0F000)
#define SOC_IOMCU_HISEE_TIMER2_BASE_ADDR (0x50E0E000)
#define SOC_IOMCU_HISEE_TIMER1_BASE_ADDR (0x50E0D000)
#define SOC_IOMCU_HISEE_TIMER0_BASE_ADDR (0x50E0C000)
#define SOC_IOMCU_HISEE_PUF_BASE_ADDR (0x50E0B000)
#define SOC_IOMCU_HISEE_ACTIVE_SHIELD_BASE_ADDR (0x50E0A000)
#define SOC_IOMCU_HISEE_SWP_BASE_ADDR (0x50E09000)
#define SOC_IOMCU_HISEE_DMAC_BASE_ADDR (0x50E08000)
#define SOC_IOMCU_HISEE_UART1_BASE_ADDR (0x50E07000)
#define SOC_IOMCU_HISEE_UART0_BASE_ADDR (0x50E06000)
#define SOC_IOMCU_HISEE_OTPC_BASE_ADDR (0x50E05000)
#define SOC_IOMCU_HISEE_SENSOR_CTRL_BASE_ADDR (0x50E04000)
#define SOC_IOMCU_HISEE_CONFIG_BASE_ADDR (0x50E03000)
#define SOC_IOMCU_HISEE_WDOG_BASE_ADDR (0x50E02000)
#define SOC_IOMCU_HISEE_DIGITAL_SENSOR_BASE_ADDR (0x50E00000)
#define SOC_IOMCU_CSSYS_APB_BASE_ADDR (0x4C000000)
#define SOC_IOMCU_DMCPACK3_BASE_ADDR (0x4A960000)
#define SOC_IOMCU_DMCPACK2_BASE_ADDR (0x4A940000)
#define SOC_IOMCU_DMCPACK1_BASE_ADDR (0x4A920000)
#define SOC_IOMCU_DMCPACK0_BASE_ADDR (0x4A900000)
#define SOC_IOMCU_MMC0_NOC_Service_Target_BASE_ADDR (0x49890000)
#define SOC_IOMCU_MMC1_NOC_Service_Target_BASE_ADDR (0x49880000)
#define SOC_IOMCU_AOBUS_Service_Target_BASE_ADDR (0x49870000)
#define SOC_IOMCU_DMA_NOC_Service_Target_BASE_ADDR (0x49860000)
#define SOC_IOMCU_IVP32_Sevice_Target_BASE_ADDR (0x49850000)
#define SOC_IOMCU_SYS_BUS_Service_Target_BASE_ADDR (0x49840000)
#define SOC_IOMCU_ASP_Service_Target_BASE_ADDR (0x49830000)
#define SOC_IOMCU_Modem_Service_Target_BASE_ADDR (0x49820000)
#define SOC_IOMCU_UFSBUS_Service_Target_BASE_ADDR (0x49810000)
#define SOC_IOMCU_CFGBUS_Service_Target_BASE_ADDR (0x49800000)
#define SOC_IOMCU_IVP32_SMMU_BASE_ADDR (0x48DC0000)
#define SOC_IOMCU_IVP32_VP_CFG_BASE_ADDR (0x48D84000)
#define SOC_IOMCU_IVP32_TIMER1_BASE_ADDR (0x48D83000)
#define SOC_IOMCU_IVP32_TIMER0_BASE_ADDR (0x48D82000)
#define SOC_IOMCU_IVP32_WDG_BASE_ADDR (0x48D81000)
#define SOC_IOMCU_IVP32_CFG_BASE_ADDR (0x48D80000)
#define SOC_IOMCU_IVP32_IRAM_BASE_ADDR (0x48D00000)
#define SOC_IOMCU_IVP32_DRAM1_BASE_ADDR (0x48C80000)
#define SOC_IOMCU_IVP32_DRAM0_BASE_ADDR (0x48C00000)
#define SOC_IOMCU_ATGC_BASE_ADDR (0x48A22000)
#define SOC_IOMCU_TZPC_BASE_ADDR (0x48A21000)
#define SOC_IOMCU_GPIO21_BASE_ADDR (0x48A20000)
#define SOC_IOMCU_GPIO20_BASE_ADDR (0x48A1F000)
#define SOC_IOMCU_GPIO17_BASE_ADDR (0x48A1C000)
#define SOC_IOMCU_GPIO16_BASE_ADDR (0x48A1B000)
#define SOC_IOMCU_GPIO15_BASE_ADDR (0x48A1A000)
#define SOC_IOMCU_GPIO14_BASE_ADDR (0x48A19000)
#define SOC_IOMCU_GPIO13_BASE_ADDR (0x48A18000)
#define SOC_IOMCU_GPIO12_BASE_ADDR (0x48A17000)
#define SOC_IOMCU_GPIO11_BASE_ADDR (0x48A16000)
#define SOC_IOMCU_GPIO10_BASE_ADDR (0x48A15000)
#define SOC_IOMCU_GPIO9_BASE_ADDR (0x48A14000)
#define SOC_IOMCU_GPIO8_BASE_ADDR (0x48A13000)
#define SOC_IOMCU_GPIO7_BASE_ADDR (0x48A12000)
#define SOC_IOMCU_GPIO6_BASE_ADDR (0x48A11000)
#define SOC_IOMCU_GPIO5_BASE_ADDR (0x48A10000)
#define SOC_IOMCU_GPIO4_BASE_ADDR (0x48A0F000)
#define SOC_IOMCU_GPIO3_BASE_ADDR (0x48A0E000)
#define SOC_IOMCU_GPIO2_BASE_ADDR (0x48A0D000)
#define SOC_IOMCU_GPIO1_BASE_ADDR (0x48A0C000)
#define SOC_IOMCU_GPIO0_BASE_ADDR (0x48A0B000)
#define SOC_IOMCU_GPIO0_SE_BASE_ADDR (0x48A0A000)
#define SOC_IOMCU_PCTRL_BASE_ADDR (0x48A09000)
#define SOC_IOMCU_LoadMonitor_BASE_ADDR (0x48A08000)
#define SOC_IOMCU_WD1_BASE_ADDR (0x48A07000)
#define SOC_IOMCU_WD0_BASE_ADDR (0x48A06000)
#define SOC_IOMCU_CTF_BASE_ADDR (0x48A05000)
#define SOC_IOMCU_PWM_BASE_ADDR (0x48A04000)
#define SOC_IOMCU_TIMER12_BASE_ADDR (0x48A03000)
#define SOC_IOMCU_TIMER11_BASE_ADDR (0x48A02000)
#define SOC_IOMCU_TIMER10_BASE_ADDR (0x48A01000)
#define SOC_IOMCU_TIMER9_BASE_ADDR (0x48A00000)
#define SOC_IOMCU_IOC_BASE_ADDR (0x4896C000)
#define SOC_IOMCU_IPC_NS_BASE_ADDR (0x4896B000)
#define SOC_IOMCU_IPC_BASE_ADDR (0x4896A000)
#define SOC_IOMCU_NOC_VENC_Service_Target_BASE_ADDR (0x48940000)
#define SOC_IOMCU_NOC_VDEC_Service_Target_BASE_ADDR (0x48930000)
#define SOC_IOMCU_NOC_VCODECBUS_Service_Target_BASE_ADDR (0x48920000)
#define SOC_IOMCU_VENC_BASE_ADDR (0x48900000)
#define SOC_IOMCU_VDEC_BASE_ADDR (0x48800000)
#define SOC_IOMCU_NOC_ISP_Service_Target_BASE_ADDR (0x486D0000)
#define SOC_IOMCU_NOC_DSS_Service_Target_BASE_ADDR (0x486C0000)
#define SOC_IOMCU_LDI1_BASE_ADDR (0x4867E000)
#define SOC_IOMCU_DSC_BASE_ADDR (0x4867DC00)
#define SOC_IOMCU_IFBC_BASE_ADDR (0x4867D800)
#define SOC_IOMCU_LDI0_BASE_ADDR (0x4867D000)
#define SOC_IOMCU_DPP_SBL_BASE_ADDR (0x4867C000)
#define SOC_IOMCU_DPP_BASE_ADDR (0x48670000)
#define SOC_IOMCU_HI_ACE_BASE_ADDR (0x4866F000)
#define SOC_IOMCU_DBUF1_BASE_ADDR (0x4866E000)
#define SOC_IOMCU_DBUF0_BASE_ADDR (0x4866D000)
#define SOC_IOMCU_OV3_BASE_ADDR (0x48660C00)
#define SOC_IOMCU_OV2_BASE_ADDR (0x48660800)
#define SOC_IOMCU_OV1_BASE_ADDR (0x48660400)
#define SOC_IOMCU_OV0_BASE_ADDR (0x48660000)
#define SOC_IOMCU_WCH2_BASE_ADDR (0x4865E000)
#define SOC_IOMCU_WCH1_BASE_ADDR (0x4865C000)
#define SOC_IOMCU_WCH0_BASE_ADDR (0x4865A000)
#define SOC_IOMCU_RCH_D1_BASE_ADDR (0x48653000)
#define SOC_IOMCU_RCH_D0_BASE_ADDR (0x48652000)
#define SOC_IOMCU_RCH_D3_BASE_ADDR (0x48651000)
#define SOC_IOMCU_RCH_D2_BASE_ADDR (0x48650000)
#define SOC_IOMCU_RCH_G1_BASE_ADDR (0x48640000)
#define SOC_IOMCU_RCH_G0_BASE_ADDR (0x48638000)
#define SOC_IOMCU_RCH_V2_BASE_ADDR (0x48630000)
#define SOC_IOMCU_RCH_V1_BASE_ADDR (0x48628000)
#define SOC_IOMCU_RCH_V0_BASE_ADDR (0x48620000)
#define SOC_IOMCU_GLB_BASE_ADDR (0x48612000)
#define SOC_IOMCU_DBG_BASE_ADDR (0x48611000)
#define SOC_IOMCU_CTRL0_5_BASE_ADDR (0x48610800)
#define SOC_IOMCU_MCTL_SYS_BASE_ADDR (0x48610000)
#define SOC_IOMCU_VBIF0_MIF_BASE_ADDR (0x4860A000)
#define SOC_IOMCU_VBIF1_AIF_BASE_ADDR (0x48609000)
#define SOC_IOMCU_VBIF0_SMMU_BASE_ADDR (0x48608000)
#define SOC_IOMCU_VBIF0_AIF_BASE_ADDR (0x48607000)
#define SOC_IOMCU_CMD_BASE_ADDR (0x48602000)
#define SOC_IOMCU_DSI1_BASE_ADDR (0x48601400)
#define SOC_IOMCU_DSI0_BASE_ADDR (0x48601000)
#define SOC_IOMCU_ISP_SUB_CTRL_BASE_ADDR (0x48583000)
#define SOC_IOMCU_ISP_IPC_BASE_ADDR (0x48582000)
#define SOC_IOMCU_ISP_TIMER_BASE_ADDR (0x48581000)
#define SOC_IOMCU_ISP_WDT_BASE_ADDR (0x48580000)
#define SOC_IOMCU_ISP_Core_CFG_BASE_ADDR (0x48400000)
#define SOC_IOMCU_G3D_BASE_ADDR (0x482C0000)
#define SOC_IOMCU_CODEC_SSI_BASE_ADDR (0x482B9000)
#define SOC_IOMCU_HKADC_SSI_BASE_ADDR (0x482B8000)
#define SOC_IOMCU_GIC400_BASE_ADDR (0x482B0000)
#define SOC_IOMCU_CCI_GTF_BASE_ADDR (0x481FF000)
#define SOC_IOMCU_CCI_CFG_BASE_ADDR (0x48100000)
#define SOC_IOMCU_DSP_ITCM_BASE_ADDR (0x48080000)
#define SOC_IOMCU_DSP_DTCM_BASE_ADDR (0x48058000)
#define SOC_IOMCU_SLIMBUS_BASE_ADDR (0x48050000)
#define SOC_IOMCU_DSD_BASE_ADDR (0x4804FC00)
#define SOC_IOMCU_SIO_BT_BASE_ADDR (0x4804F800)
#define SOC_IOMCU_SIO_AUDIO_BASE_ADDR (0x4804F000)
#define SOC_IOMCU_ASP_HDMI_SPDIF_BASE_ADDR (0x4804EC00)
#define SOC_IOMCU_ASP_HDMI_ASP_BASE_ADDR (0x4804E400)
#define SOC_IOMCU_ASP_CFG_BASE_ADDR (0x4804E000)
#define SOC_IOMCU_ASP_WD_BASE_ADDR (0x4804D000)
#define SOC_IOMCU_ASP_IPC_BASE_ADDR (0x4804C000)
#define SOC_IOMCU_ASP_DMAC_BASE_ADDR (0x4804B000)
#define SOC_IOMCU_ASP_TIMER1_BASE_ADDR (0x4804A000)
#define SOC_IOMCU_ASP_TIMER0_BASE_ADDR (0x48049000)
#define SOC_IOMCU_ASP_GPIO_BASE_ADDR (0x48048000)
#define SOC_IOMCU_ASP_DMMU_BASE_ADDR (0x48047000)
#define SOC_IOMCU_SECRAM_AHB_BASE_ADDR (0x48000000)
#define SOC_IOMCU_CBBE16_IMEM_BASE_ADDR (0x42980000)
#define SOC_IOMCU_CBBE16_DMEM_BASE_ADDR (0x42900000)
#define SOC_IOMCU_TLBBE16_IMEM_BASE_ADDR (0x42800000)
#define SOC_IOMCU_TLBBE16_DMEM_BASE_ADDR (0x42700000)
#define SOC_IOMCU_BBP_IRM_BASE_ADDR (0x42000000)
#define SOC_IOMCU_GUTL_BBP_BASE_ADDR (0x41000000)
#define SOC_IOMCU_AXIMEM_BASE_ADDR (0x40800000)
#define SOC_IOMCU_AMON_MDM_BASE_ADDR (0x40458000)
#define SOC_IOMCU_VIC_CBBE16_BASE_ADDR (0x40457000)
#define SOC_IOMCU_VIC_TLBBE16_BASE_ADDR (0x40456000)
#define SOC_IOMCU_UPACC_BASE_ADDR (0x40453000)
#define SOC_IOMCU_CIPHER_BASE_ADDR (0x40452000)
#define SOC_IOMCU_CICOM1_BASE_ADDR (0x40443000)
#define SOC_IOMCU_HDLC_BASE_ADDR (0x40442000)
#define SOC_IOMCU_IPCM_BASE_ADDR (0x40441000)
#define SOC_IOMCU_CICOM0_BASE_ADDR (0x40440000)
#define SOC_IOMCU_SYSCNT_BASE_ADDR (0x40220000)
#define SOC_IOMCU_WDT1_MDM_BASE_ADDR (0x40211000)
#define SOC_IOMCU_EDMA1_MDM_BASE_ADDR (0x40210000)
#define SOC_IOMCU_TIMER9_MDM_BASE_ADDR (0x4020F000)
#define SOC_IOMCU_TIMER8_MDM_BASE_ADDR (0x4020E000)
#define SOC_IOMCU_TIMER7_MDM_BASE_ADDR (0x4020D000)
#define SOC_IOMCU_TIMER6_MDM_BASE_ADDR (0x4020C000)
#define SOC_IOMCU_TIMER5_MDM_BASE_ADDR (0x4020B000)
#define SOC_IOMCU_TIMER4_MDM_BASE_ADDR (0x4020A000)
#define SOC_IOMCU_TIMER3_MDM_BASE_ADDR (0x40209000)
#define SOC_IOMCU_TIMER2_MDM_BASE_ADDR (0x40208000)
#define SOC_IOMCU_TIMER1_MDM_BASE_ADDR (0x40207000)
#define SOC_IOMCU_TIMER0_MDM_BASE_ADDR (0x40206000)
#define SOC_IOMCU_UART1_MDM_BASE_ADDR (0x40205000)
#define SOC_IOMCU_EDMA_MDM_BASE_ADDR (0x40204000)
#define SOC_IOMCU_UART_MDM_BASE_ADDR (0x40203000)
#define SOC_IOMCU_WDT_MDM_BASE_ADDR (0x40201000)
#define SOC_IOMCU_SYSCTRL_MDM_BASE_ADDR (0x40200000)
#define SOC_IOMCU_CCPU_PRIV_BASE_ADDR (0x40100000)
#define SOC_IOMCU_CCPU_L2C_BASE_ADDR (0x40000000)
#define SOC_IOMCU_TCM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
