

================================================================
== Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Thu Sep 11 18:20:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.094 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%map_buf_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %map_buf_0_load"   --->   Operation 5 'read' 'map_buf_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %map_buf_0_load_read, i32 %map_buf_0_loc_0_out"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [src/spmm_device_fpga.cpp:49]   --->   Operation 9 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "%icmp_ln47 = icmp_eq  i5 %i_5, i5 16" [src/spmm_device_fpga.cpp:47]   --->   Operation 10 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln47 = add i5 %i_5, i5 1" [src/spmm_device_fpga.cpp:47]   --->   Operation 12 'add' 'add_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split, void %VITIS_LOOP_51_2.exitStub" [src/spmm_device_fpga.cpp:47]   --->   Operation 13 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:48]   --->   Operation 14 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/spmm_device_fpga.cpp:47]   --->   Operation 15 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i5 %i_5" [src/spmm_device_fpga.cpp:49]   --->   Operation 16 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %trunc_ln49" [src/spmm_device_fpga.cpp:49]   --->   Operation 17 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.34ns)   --->   "%switch_ln49 = switch i4 %trunc_ln49, void %arrayidx3.case.15, i4 0, void %arrayidx3.case.0, i4 1, void %arrayidx3.case.1, i4 2, void %arrayidx3.case.2, i4 3, void %arrayidx3.case.3, i4 4, void %arrayidx3.case.4, i4 5, void %arrayidx3.case.5, i4 6, void %arrayidx3.case.6, i4 7, void %arrayidx3.case.7, i4 8, void %arrayidx3.case.8, i4 9, void %arrayidx3.case.9, i4 10, void %arrayidx3.case.10, i4 11, void %arrayidx3.case.11, i4 12, void %arrayidx3.case.12, i4 13, void %arrayidx3.case.13, i4 14, void %arrayidx3.case.14" [src/spmm_device_fpga.cpp:49]   --->   Operation 18 'switch' 'switch_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.34>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_14, i2 2" [src/spmm_device_fpga.cpp:49]   --->   Operation 19 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 14)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 14)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_13, i3 5" [src/spmm_device_fpga.cpp:49]   --->   Operation 21 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 13)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 22 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 13)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_12, i3 4" [src/spmm_device_fpga.cpp:49]   --->   Operation 23 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 24 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_11, i4 11" [src/spmm_device_fpga.cpp:49]   --->   Operation 25 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 11)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 26 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 11)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_10, i4 10" [src/spmm_device_fpga.cpp:49]   --->   Operation 27 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 10)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 28 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 10)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_9, i4 9" [src/spmm_device_fpga.cpp:49]   --->   Operation 29 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 9)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 30 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 9)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_8, i4 8" [src/spmm_device_fpga.cpp:49]   --->   Operation 31 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 8)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 32 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 8)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_7, i1 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 33 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 7)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 34 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 7)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_6, i2 2" [src/spmm_device_fpga.cpp:49]   --->   Operation 35 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 6)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 36 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_5, i3 5" [src/spmm_device_fpga.cpp:49]   --->   Operation 37 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 5)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 38 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 5)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_4, i3 4" [src/spmm_device_fpga.cpp:49]   --->   Operation 39 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 4)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 40 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_3, i1 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 41 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 42 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_2, i2 2" [src/spmm_device_fpga.cpp:49]   --->   Operation 43 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 44 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_1, i1 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 45 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 46 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %map_buf_0, i32 %zext_ln49" [src/spmm_device_fpga.cpp:49]   --->   Operation 47 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 0)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln49 = store i32 %zext_ln49, i32 %map_buf_0_loc_0_out" [src/spmm_device_fpga.cpp:49]   --->   Operation 48 'store' 'store_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 0)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 49 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 0)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_15, i4 %trunc_ln49" [src/spmm_device_fpga.cpp:49]   --->   Operation 50 'write' 'write_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 15)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!icmp_ln47 & trunc_ln49 == 15)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln47 = store i5 %add_ln47, i5 %i" [src/spmm_device_fpga.cpp:47]   --->   Operation 52 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [src/spmm_device_fpga.cpp:47]   --->   Operation 53 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ map_buf_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ map_buf_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_buf_0_loc_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01]
map_buf_0_load_read (read             ) [ 00]
store_ln0           (store            ) [ 00]
store_ln0           (store            ) [ 00]
br_ln0              (br               ) [ 00]
i_5                 (load             ) [ 00]
icmp_ln47           (icmp             ) [ 01]
empty               (speclooptripcount) [ 00]
add_ln47            (add              ) [ 00]
br_ln47             (br               ) [ 00]
specpipeline_ln48   (specpipeline     ) [ 00]
specloopname_ln47   (specloopname     ) [ 00]
trunc_ln49          (trunc            ) [ 01]
zext_ln49           (zext             ) [ 00]
switch_ln49         (switch           ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
store_ln49          (store            ) [ 00]
br_ln49             (br               ) [ 00]
write_ln49          (write            ) [ 00]
br_ln49             (br               ) [ 00]
store_ln47          (store            ) [ 00]
br_ln47             (br               ) [ 00]
ret_ln0             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="map_buf_0_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_0_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="map_buf_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="map_buf_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="map_buf_14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="map_buf_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="map_buf_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="map_buf_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="map_buf_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="map_buf_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="map_buf_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="map_buf_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="map_buf_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="map_buf_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="map_buf_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="map_buf_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="map_buf_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="map_buf_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="map_buf_0_loc_0_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_0_loc_0_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="map_buf_0_load_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_0_load_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln49_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln49_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln49_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln49_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln49_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln49_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln49_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln49_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln49_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln49_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln49_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln49_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln49_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="0" index="2" bw="2" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln49_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln49_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln49_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_5_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln47_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln47_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln49_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln49_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln49_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln47_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="90" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="92" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="94" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="94" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="98" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="100" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="82" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="100" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="80" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="100" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="78" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="100" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="102" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="104" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="92" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="94" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="96" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="94" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="98" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="90" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="92" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="102" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="100" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="112" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="255" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="264" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="108" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="286" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: map_buf_0 | {1 }
	Port: map_buf_15 | {1 }
	Port: map_buf_14 | {1 }
	Port: map_buf_13 | {1 }
	Port: map_buf_12 | {1 }
	Port: map_buf_11 | {1 }
	Port: map_buf_10 | {1 }
	Port: map_buf_9 | {1 }
	Port: map_buf_8 | {1 }
	Port: map_buf_7 | {1 }
	Port: map_buf_6 | {1 }
	Port: map_buf_5 | {1 }
	Port: map_buf_4 | {1 }
	Port: map_buf_3 | {1 }
	Port: map_buf_2 | {1 }
	Port: map_buf_1 | {1 }
	Port: map_buf_0_loc_0_out | {1 }
 - Input state : 
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1 : map_buf_0_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln47 : 2
		add_ln47 : 2
		br_ln47 : 3
		trunc_ln49 : 2
		zext_ln49 : 3
		switch_ln49 : 3
		write_ln49 : 4
		store_ln49 : 4
		write_ln49 : 3
		store_ln47 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln47_fu_264         |    0    |    12   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln47_fu_258        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|   read   | map_buf_0_load_read_read_fu_112 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     write_ln49_write_fu_118     |    0    |    0    |
|          |     write_ln49_write_fu_126     |    0    |    0    |
|          |     write_ln49_write_fu_134     |    0    |    0    |
|          |     write_ln49_write_fu_142     |    0    |    0    |
|          |     write_ln49_write_fu_150     |    0    |    0    |
|          |     write_ln49_write_fu_158     |    0    |    0    |
|          |     write_ln49_write_fu_166     |    0    |    0    |
|   write  |     write_ln49_write_fu_174     |    0    |    0    |
|          |     write_ln49_write_fu_182     |    0    |    0    |
|          |     write_ln49_write_fu_190     |    0    |    0    |
|          |     write_ln49_write_fu_198     |    0    |    0    |
|          |     write_ln49_write_fu_206     |    0    |    0    |
|          |     write_ln49_write_fu_214     |    0    |    0    |
|          |     write_ln49_write_fu_222     |    0    |    0    |
|          |     write_ln49_write_fu_230     |    0    |    0    |
|          |     write_ln49_write_fu_237     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln49_fu_270        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |         zext_ln49_fu_275        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    21   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_291|    5   |
+---------+--------+
|  Total  |    5   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   21   |
+-----------+--------+--------+
