// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_read_in_stream_direct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_stream_din,
        in_stream_num_data_valid,
        in_stream_fifo_cap,
        in_stream_full_n,
        in_stream_write,
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        src,
        in_dim_offset
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [511:0] in_stream_din;
input  [6:0] in_stream_num_data_valid;
input  [6:0] in_stream_fifo_cap;
input   in_stream_full_n;
output   in_stream_write;
output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
input  [63:0] src;
input  [9:0] in_dim_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_stream_write;
reg m_axi_inout1_ARVALID;
reg[63:0] m_axi_inout1_ARADDR;
reg[0:0] m_axi_inout1_ARID;
reg[31:0] m_axi_inout1_ARLEN;
reg[2:0] m_axi_inout1_ARSIZE;
reg[1:0] m_axi_inout1_ARBURST;
reg[1:0] m_axi_inout1_ARLOCK;
reg[3:0] m_axi_inout1_ARCACHE;
reg[2:0] m_axi_inout1_ARPROT;
reg[3:0] m_axi_inout1_ARQOS;
reg[3:0] m_axi_inout1_ARREGION;
reg[0:0] m_axi_inout1_ARUSER;
reg m_axi_inout1_RREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    inout1_blk_n_AR;
wire    ap_CS_fsm_state2;
wire   [15:0] iters_fu_120_p2;
reg   [15:0] iters_reg_151;
wire   [31:0] zext_ln179_2_fu_126_p1;
wire  signed [58:0] trunc_ln_i_fu_130_p4;
reg   [58:0] trunc_ln_i_reg_162;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_done;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_idle;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_ready;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWVALID;
wire   [63:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWADDR;
wire   [0:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWID;
wire   [31:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWLEN;
wire   [2:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWSIZE;
wire   [1:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWBURST;
wire   [1:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWLOCK;
wire   [3:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWCACHE;
wire   [2:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWPROT;
wire   [3:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWQOS;
wire   [3:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWREGION;
wire   [0:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWUSER;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WVALID;
wire   [255:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WDATA;
wire   [31:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WSTRB;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WLAST;
wire   [0:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WID;
wire   [0:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WUSER;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARVALID;
wire   [63:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARADDR;
wire   [0:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARID;
wire   [31:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARLEN;
wire   [2:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARSIZE;
wire   [1:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARBURST;
wire   [1:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARLOCK;
wire   [3:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARCACHE;
wire   [2:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARPROT;
wire   [3:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARQOS;
wire   [3:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARREGION;
wire   [0:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARUSER;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_RREADY;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_BREADY;
wire   [511:0] grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_in_stream_din;
wire    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_in_stream_write;
reg    grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire  signed [63:0] sext_ln181_fu_140_p1;
reg    ap_block_state1;
wire   [10:0] in_dim_cast_i_i_fu_84_p1;
wire   [10:0] add_ln70_fu_88_p2;
wire   [7:0] lshr_ln_i_fu_94_p4;
wire   [14:0] and_ln_i_fu_108_p3;
wire   [15:0] zext_ln179_1_fu_116_p1;
wire   [15:0] zext_ln179_fu_104_p1;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg = 1'b0;
end

ViT_act_read_in_stream_direct_Pipeline_ln181_for_each_i grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start),
    .ap_done(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_done),
    .ap_idle(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_idle),
    .ap_ready(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_ready),
    .m_axi_inout1_AWVALID(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWVALID),
    .m_axi_inout1_AWREADY(1'b0),
    .m_axi_inout1_AWADDR(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWADDR),
    .m_axi_inout1_AWID(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWID),
    .m_axi_inout1_AWLEN(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWLEN),
    .m_axi_inout1_AWSIZE(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWSIZE),
    .m_axi_inout1_AWBURST(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWBURST),
    .m_axi_inout1_AWLOCK(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWLOCK),
    .m_axi_inout1_AWCACHE(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWCACHE),
    .m_axi_inout1_AWPROT(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWPROT),
    .m_axi_inout1_AWQOS(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWQOS),
    .m_axi_inout1_AWREGION(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWREGION),
    .m_axi_inout1_AWUSER(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_AWUSER),
    .m_axi_inout1_WVALID(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WVALID),
    .m_axi_inout1_WREADY(1'b0),
    .m_axi_inout1_WDATA(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WDATA),
    .m_axi_inout1_WSTRB(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WSTRB),
    .m_axi_inout1_WLAST(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WLAST),
    .m_axi_inout1_WID(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WID),
    .m_axi_inout1_WUSER(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_WUSER),
    .m_axi_inout1_ARVALID(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARVALID),
    .m_axi_inout1_ARREADY(m_axi_inout1_ARREADY),
    .m_axi_inout1_ARADDR(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARADDR),
    .m_axi_inout1_ARID(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARID),
    .m_axi_inout1_ARLEN(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARLEN),
    .m_axi_inout1_ARSIZE(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARSIZE),
    .m_axi_inout1_ARBURST(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARBURST),
    .m_axi_inout1_ARLOCK(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARLOCK),
    .m_axi_inout1_ARCACHE(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARCACHE),
    .m_axi_inout1_ARPROT(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARPROT),
    .m_axi_inout1_ARQOS(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARQOS),
    .m_axi_inout1_ARREGION(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARREGION),
    .m_axi_inout1_ARUSER(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARUSER),
    .m_axi_inout1_RVALID(m_axi_inout1_RVALID),
    .m_axi_inout1_RREADY(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_RREADY),
    .m_axi_inout1_RDATA(m_axi_inout1_RDATA),
    .m_axi_inout1_RLAST(m_axi_inout1_RLAST),
    .m_axi_inout1_RID(m_axi_inout1_RID),
    .m_axi_inout1_RFIFONUM(m_axi_inout1_RFIFONUM),
    .m_axi_inout1_RUSER(m_axi_inout1_RUSER),
    .m_axi_inout1_RRESP(m_axi_inout1_RRESP),
    .m_axi_inout1_BVALID(1'b0),
    .m_axi_inout1_BREADY(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_BREADY),
    .m_axi_inout1_BRESP(2'd0),
    .m_axi_inout1_BID(1'd0),
    .m_axi_inout1_BUSER(1'd0),
    .in_stream_din(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_in_stream_din),
    .in_stream_num_data_valid(7'd0),
    .in_stream_fifo_cap(7'd0),
    .in_stream_full_n(in_stream_full_n),
    .in_stream_write(grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_in_stream_write),
    .sext_ln181_i(trunc_ln_i_reg_162),
    .iters_i(iters_reg_151)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state10) & (grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_ready == 1'b1)) begin
            grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        iters_reg_151 <= iters_fu_120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln_i_reg_162 <= {{src[63:5]}};
    end
end

always @ (*) begin
    if ((grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        in_stream_write = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_in_stream_write;
    end else begin
        in_stream_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inout1_blk_n_AR = m_axi_inout1_ARREADY;
    end else begin
        inout1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout1_ARADDR = sext_ln181_fu_140_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARADDR = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARADDR;
    end else begin
        m_axi_inout1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARBURST = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARBURST;
    end else begin
        m_axi_inout1_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARCACHE = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARCACHE;
    end else begin
        m_axi_inout1_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARID = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARID;
    end else begin
        m_axi_inout1_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout1_ARLEN = zext_ln179_2_fu_126_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARLEN = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARLEN;
    end else begin
        m_axi_inout1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARLOCK = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARLOCK;
    end else begin
        m_axi_inout1_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARPROT = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARPROT;
    end else begin
        m_axi_inout1_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARQOS = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARQOS;
    end else begin
        m_axi_inout1_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARREGION = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARREGION;
    end else begin
        m_axi_inout1_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARSIZE = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARSIZE;
    end else begin
        m_axi_inout1_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARUSER = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARUSER;
    end else begin
        m_axi_inout1_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARVALID = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_ARVALID;
    end else begin
        m_axi_inout1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_RREADY = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_m_axi_inout1_RREADY;
    end else begin
        m_axi_inout1_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_fu_88_p2 = (in_dim_cast_i_i_fu_84_p1 + 11'd7);

assign and_ln_i_fu_108_p3 = {{lshr_ln_i_fu_94_p4}, {7'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg;

assign in_dim_cast_i_i_fu_84_p1 = in_dim_offset;

assign in_stream_din = grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_in_stream_din;

assign iters_fu_120_p2 = (zext_ln179_1_fu_116_p1 + zext_ln179_fu_104_p1);

assign lshr_ln_i_fu_94_p4 = {{add_ln70_fu_88_p2[10:3]}};

assign m_axi_inout1_AWADDR = 64'd0;

assign m_axi_inout1_AWBURST = 2'd0;

assign m_axi_inout1_AWCACHE = 4'd0;

assign m_axi_inout1_AWID = 1'd0;

assign m_axi_inout1_AWLEN = 32'd0;

assign m_axi_inout1_AWLOCK = 2'd0;

assign m_axi_inout1_AWPROT = 3'd0;

assign m_axi_inout1_AWQOS = 4'd0;

assign m_axi_inout1_AWREGION = 4'd0;

assign m_axi_inout1_AWSIZE = 3'd0;

assign m_axi_inout1_AWUSER = 1'd0;

assign m_axi_inout1_AWVALID = 1'b0;

assign m_axi_inout1_BREADY = 1'b0;

assign m_axi_inout1_WDATA = 256'd0;

assign m_axi_inout1_WID = 1'd0;

assign m_axi_inout1_WLAST = 1'b0;

assign m_axi_inout1_WSTRB = 32'd0;

assign m_axi_inout1_WUSER = 1'd0;

assign m_axi_inout1_WVALID = 1'b0;

assign sext_ln181_fu_140_p1 = trunc_ln_i_fu_130_p4;

assign trunc_ln_i_fu_130_p4 = {{src[63:5]}};

assign zext_ln179_1_fu_116_p1 = and_ln_i_fu_108_p3;

assign zext_ln179_2_fu_126_p1 = iters_reg_151;

assign zext_ln179_fu_104_p1 = lshr_ln_i_fu_94_p4;

endmodule //ViT_act_read_in_stream_direct
