stop -create -file {/home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab18-svamux/mux_test.sv} -line 69 -all
run
run
run
reset
database -open waves -into waves.shm -default
probe -create -shm t_mux.mux1.A3 t_mux.mux1.clock t_mux.mux1.ip3 t_mux.mux1.sel3 t_mux.mux1.sel1 t_mux.mux1.sel2 t_mux.mux1.mux_op t_mux.mux1.A2 t_mux.mux1.ip2 t_mux.mux1.A1 t_mux.mux1.ip1
run
run
run
exit
