*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  2 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980432 heartbeat IPC: 3.35522 cumulative IPC: 3.35522 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362380 heartbeat IPC: 2.95688 cumulative IPC: 3.14348 (Simulation time: 0 hr 1 min 21 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126961 (Simulation time: 0 hr 1 min 42 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25908415 heartbeat IPC: 0.511613 cumulative IPC: 0.281192 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 62555085 heartbeat IPC: 0.272876 cumulative IPC: 0.275593 (Simulation time: 0 hr 3 min 22 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 98537574 heartbeat IPC: 0.277913 cumulative IPC: 0.276516 (Simulation time: 0 hr 4 min 31 sec) 
Finished CPU 0 instructions: 25000000 cycles: 90410631 cumulative IPC: 0.276516 (Simulation time: 0 hr 4 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.276516 instructions: 25000000 cycles: 90410631
cpu0_DTLB TOTAL     ACCESS:    6313564  HIT:    5875985  MISS:     437579
cpu0_DTLB LOAD      ACCESS:    5888777  HIT:    5608633  MISS:     280144
cpu0_DTLB RFO       ACCESS:     424787  HIT:     267352  MISS:     157435
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3205 cycles
cpu0_ITLB TOTAL     ACCESS:    2383390  HIT:    2383390  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383390  HIT:    2383390  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437579  HIT:     432149  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280144  HIT:     275459  MISS:       4685
cpu0_STLB RFO       ACCESS:     157435  HIT:     156690  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.838 cycles
cpu0_L1D TOTAL     ACCESS:    6194413  HIT:    4952231  MISS:    1242182
cpu0_L1D LOAD      ACCESS:    5558788  HIT:    4432995  MISS:    1125793
cpu0_L1D RFO       ACCESS:     630223  HIT:     515784  MISS:     114439
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5402  HIT:       3452  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 127.432 cycles
cpu0_L2C TOTAL     ACCESS:    2193584  HIT:    1094980  MISS:    1098604
cpu0_L2C LOAD      ACCESS:    1125787  HIT:     179374  MISS:     946413
cpu0_L2C RFO       ACCESS:     114432  HIT:      78091  MISS:      36341
cpu0_L2C PREFETCH  ACCESS:     603343  HIT:     489104  MISS:     114239
cpu0_L2C WRITEBACK ACCESS:     348072  HIT:     346937  MISS:       1135
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1474  MISS:        476
cpu0_L2C PREFETCH  REQUESTED:     759594  ISSUED:     620025  USEFUL:      67715  USELESS:      46443
cpu0_L2C AVERAGE MISS LATENCY: 141.271 cycles
LLC TOTAL     ACCESS:    1332906  HIT:     705258  MISS:     627648
LLC LOAD      ACCESS:     946413  HIT:     379953  MISS:     566460
LLC RFO       ACCESS:      36341  HIT:      10551  MISS:      25790
LLC PREFETCH  ACCESS:     114433  HIT:      80863  MISS:      33570
LLC WRITEBACK ACCESS:     235243  HIT:     233626  MISS:       1617
LLC TRANSLATION ACCESS:        476  HIT:        265  MISS:        211
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 210.761 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47463  ROW_BUFFER_MISS:     578201
 DBUS AVG_CONGESTED_CYCLE:     3.9537
 WQ ROW_BUFFER_HIT:      37700  ROW_BUFFER_MISS:     167532  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1987
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
