$date
	Sun Jul  9 12:16:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rc_tb $end
$var wire 4 ! counter [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
1#
0"
b1 !
$end
#5
b10 !
b10 $
0#
1"
#10
0"
#15
b100 !
b100 $
1"
#20
0"
#25
b1000 !
b1000 $
1"
#30
0"
#35
b1 !
b1 $
1"
#40
0"
#45
b10 !
b10 $
1"
#50
0"
#55
b100 !
b100 $
1"
#60
0"
#65
b1000 !
b1000 $
1"
#70
0"
#75
b1 !
b1 $
1"
#80
0"
#85
b10 !
b10 $
1"
#90
0"
#95
b100 !
b100 $
1"
#100
0"
#105
b1000 !
b1000 $
1"
#110
0"
#115
b1 !
b1 $
1"
#120
0"
#125
b10 !
b10 $
1"
#130
0"
#135
b100 !
b100 $
1"
#140
0"
#145
b1000 !
b1000 $
1"
#150
0"
#155
b1 !
b1 $
1"
#160
0"
#165
b10 !
b10 $
1"
#170
0"
#175
b100 !
b100 $
1"
#180
0"
#185
b1000 !
b1000 $
1"
