
PWM_input_mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010c0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080011cc  080011d4  000111d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080011cc  080011cc  000111cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080011d0  080011d0  000111d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000111d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  080011d4  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000001c  080011d4  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000111d4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004d4e  00000000  00000000  000111fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000cd1  00000000  00000000  00015f4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000670  00000000  00000000  00016c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000005e8  00000000  00000000  00017290  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002236  00000000  00000000  00017878  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002257  00000000  00000000  00019aae  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0001bd05  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001b3c  00000000  00000000  0001bd84  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0001d8c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000000 	.word	0x20000000
 8000128:	00000000 	.word	0x00000000
 800012c:	080011b4 	.word	0x080011b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000004 	.word	0x20000004
 8000148:	080011b4 	.word	0x080011b4

0800014c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000154:	2300      	movs	r3, #0
 8000156:	617b      	str	r3, [r7, #20]
 8000158:	2300      	movs	r3, #0
 800015a:	613b      	str	r3, [r7, #16]
 800015c:	230f      	movs	r3, #15
 800015e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	78db      	ldrb	r3, [r3, #3]
 8000164:	2b00      	cmp	r3, #0
 8000166:	d03a      	beq.n	80001de <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000168:	4b27      	ldr	r3, [pc, #156]	; (8000208 <NVIC_Init+0xbc>)
 800016a:	68db      	ldr	r3, [r3, #12]
 800016c:	43db      	mvns	r3, r3
 800016e:	0a1b      	lsrs	r3, r3, #8
 8000170:	f003 0307 	and.w	r3, r3, #7
 8000174:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000176:	697b      	ldr	r3, [r7, #20]
 8000178:	f1c3 0304 	rsb	r3, r3, #4
 800017c:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800017e:	68fa      	ldr	r2, [r7, #12]
 8000180:	697b      	ldr	r3, [r7, #20]
 8000182:	fa22 f303 	lsr.w	r3, r2, r3
 8000186:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	785b      	ldrb	r3, [r3, #1]
 800018c:	461a      	mov	r2, r3
 800018e:	693b      	ldr	r3, [r7, #16]
 8000190:	fa02 f303 	lsl.w	r3, r2, r3
 8000194:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	789b      	ldrb	r3, [r3, #2]
 800019a:	461a      	mov	r2, r3
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4013      	ands	r3, r2
 80001a0:	697a      	ldr	r2, [r7, #20]
 80001a2:	4313      	orrs	r3, r2
 80001a4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001a6:	697b      	ldr	r3, [r7, #20]
 80001a8:	011b      	lsls	r3, r3, #4
 80001aa:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001ac:	4a17      	ldr	r2, [pc, #92]	; (800020c <NVIC_Init+0xc0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	6979      	ldr	r1, [r7, #20]
 80001b4:	b2c9      	uxtb	r1, r1
 80001b6:	4413      	add	r3, r2
 80001b8:	460a      	mov	r2, r1
 80001ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001be:	4a13      	ldr	r2, [pc, #76]	; (800020c <NVIC_Init+0xc0>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	095b      	lsrs	r3, r3, #5
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	f003 031f 	and.w	r3, r3, #31
 80001d2:	2101      	movs	r1, #1
 80001d4:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80001dc:	e00f      	b.n	80001fe <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001de:	490b      	ldr	r1, [pc, #44]	; (800020c <NVIC_Init+0xc0>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	095b      	lsrs	r3, r3, #5
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	f003 031f 	and.w	r3, r3, #31
 80001f2:	2201      	movs	r2, #1
 80001f4:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001f6:	f100 0320 	add.w	r3, r0, #32
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001fe:	bf00      	nop
 8000200:	371c      	adds	r7, #28
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	e000ed00 	.word	0xe000ed00
 800020c:	e000e100 	.word	0xe000e100

08000210 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 800021c:	4b34      	ldr	r3, [pc, #208]	; (80002f0 <EXTI_Init+0xe0>)
 800021e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	799b      	ldrb	r3, [r3, #6]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d04f      	beq.n	80002c8 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000228:	4931      	ldr	r1, [pc, #196]	; (80002f0 <EXTI_Init+0xe0>)
 800022a:	4b31      	ldr	r3, [pc, #196]	; (80002f0 <EXTI_Init+0xe0>)
 800022c:	681a      	ldr	r2, [r3, #0]
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	43db      	mvns	r3, r3
 8000234:	4013      	ands	r3, r2
 8000236:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000238:	492d      	ldr	r1, [pc, #180]	; (80002f0 <EXTI_Init+0xe0>)
 800023a:	4b2d      	ldr	r3, [pc, #180]	; (80002f0 <EXTI_Init+0xe0>)
 800023c:	685a      	ldr	r2, [r3, #4]
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	43db      	mvns	r3, r3
 8000244:	4013      	ands	r3, r2
 8000246:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	791b      	ldrb	r3, [r3, #4]
 800024c:	461a      	mov	r2, r3
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	4413      	add	r3, r2
 8000252:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	6811      	ldr	r1, [r2, #0]
 800025a:	687a      	ldr	r2, [r7, #4]
 800025c:	6812      	ldr	r2, [r2, #0]
 800025e:	430a      	orrs	r2, r1
 8000260:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000262:	4923      	ldr	r1, [pc, #140]	; (80002f0 <EXTI_Init+0xe0>)
 8000264:	4b22      	ldr	r3, [pc, #136]	; (80002f0 <EXTI_Init+0xe0>)
 8000266:	689a      	ldr	r2, [r3, #8]
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	43db      	mvns	r3, r3
 800026e:	4013      	ands	r3, r2
 8000270:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000272:	491f      	ldr	r1, [pc, #124]	; (80002f0 <EXTI_Init+0xe0>)
 8000274:	4b1e      	ldr	r3, [pc, #120]	; (80002f0 <EXTI_Init+0xe0>)
 8000276:	68da      	ldr	r2, [r3, #12]
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	43db      	mvns	r3, r3
 800027e:	4013      	ands	r3, r2
 8000280:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	795b      	ldrb	r3, [r3, #5]
 8000286:	2b10      	cmp	r3, #16
 8000288:	d10e      	bne.n	80002a8 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800028a:	4919      	ldr	r1, [pc, #100]	; (80002f0 <EXTI_Init+0xe0>)
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <EXTI_Init+0xe0>)
 800028e:	689a      	ldr	r2, [r3, #8]
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4313      	orrs	r3, r2
 8000296:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000298:	4915      	ldr	r1, [pc, #84]	; (80002f0 <EXTI_Init+0xe0>)
 800029a:	4b15      	ldr	r3, [pc, #84]	; (80002f0 <EXTI_Init+0xe0>)
 800029c:	68da      	ldr	r2, [r3, #12]
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4313      	orrs	r3, r2
 80002a4:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80002a6:	e01d      	b.n	80002e4 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80002a8:	4b11      	ldr	r3, [pc, #68]	; (80002f0 <EXTI_Init+0xe0>)
 80002aa:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	795b      	ldrb	r3, [r3, #5]
 80002b0:	461a      	mov	r2, r3
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	4413      	add	r3, r2
 80002b6:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	68fa      	ldr	r2, [r7, #12]
 80002bc:	6811      	ldr	r1, [r2, #0]
 80002be:	687a      	ldr	r2, [r7, #4]
 80002c0:	6812      	ldr	r2, [r2, #0]
 80002c2:	430a      	orrs	r2, r1
 80002c4:	601a      	str	r2, [r3, #0]
}
 80002c6:	e00d      	b.n	80002e4 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	791b      	ldrb	r3, [r3, #4]
 80002cc:	461a      	mov	r2, r3
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	4413      	add	r3, r2
 80002d2:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	68fa      	ldr	r2, [r7, #12]
 80002d8:	6811      	ldr	r1, [r2, #0]
 80002da:	687a      	ldr	r2, [r7, #4]
 80002dc:	6812      	ldr	r2, [r2, #0]
 80002de:	43d2      	mvns	r2, r2
 80002e0:	400a      	ands	r2, r1
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	3714      	adds	r7, #20
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	40010400 	.word	0x40010400

080002f4 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b085      	sub	sp, #20
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80002fc:	2300      	movs	r3, #0
 80002fe:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000300:	2300      	movs	r3, #0
 8000302:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000304:	4b0c      	ldr	r3, [pc, #48]	; (8000338 <EXTI_GetITStatus+0x44>)
 8000306:	681a      	ldr	r2, [r3, #0]
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4013      	ands	r3, r2
 800030c:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800030e:	4b0a      	ldr	r3, [pc, #40]	; (8000338 <EXTI_GetITStatus+0x44>)
 8000310:	695a      	ldr	r2, [r3, #20]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4013      	ands	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	d005      	beq.n	8000326 <EXTI_GetITStatus+0x32>
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d002      	beq.n	8000326 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8000320:	2301      	movs	r3, #1
 8000322:	73fb      	strb	r3, [r7, #15]
 8000324:	e001      	b.n	800032a <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8000326:	2300      	movs	r3, #0
 8000328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800032a:	7bfb      	ldrb	r3, [r7, #15]
}
 800032c:	4618      	mov	r0, r3
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	bc80      	pop	{r7}
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	40010400 	.word	0x40010400

0800033c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000344:	4a03      	ldr	r2, [pc, #12]	; (8000354 <EXTI_ClearITPendingBit+0x18>)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	6153      	str	r3, [r2, #20]
}
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40010400 	.word	0x40010400

08000358 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000358:	b480      	push	{r7}
 800035a:	b089      	sub	sp, #36	; 0x24
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000362:	2300      	movs	r3, #0
 8000364:	61fb      	str	r3, [r7, #28]
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
 800036a:	2300      	movs	r3, #0
 800036c:	61bb      	str	r3, [r7, #24]
 800036e:	2300      	movs	r3, #0
 8000370:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000372:	2300      	movs	r3, #0
 8000374:	617b      	str	r3, [r7, #20]
 8000376:	2300      	movs	r3, #0
 8000378:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	78db      	ldrb	r3, [r3, #3]
 800037e:	f003 030f 	and.w	r3, r3, #15
 8000382:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	78db      	ldrb	r3, [r3, #3]
 8000388:	f003 0310 	and.w	r3, r3, #16
 800038c:	2b00      	cmp	r3, #0
 800038e:	d005      	beq.n	800039c <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	789b      	ldrb	r3, [r3, #2]
 8000394:	461a      	mov	r2, r3
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	4313      	orrs	r3, r2
 800039a:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 800039c:	683b      	ldr	r3, [r7, #0]
 800039e:	881b      	ldrh	r3, [r3, #0]
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d044      	beq.n	8000430 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80003ac:	2300      	movs	r3, #0
 80003ae:	61bb      	str	r3, [r7, #24]
 80003b0:	e038      	b.n	8000424 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80003b2:	2201      	movs	r2, #1
 80003b4:	69bb      	ldr	r3, [r7, #24]
 80003b6:	fa02 f303 	lsl.w	r3, r2, r3
 80003ba:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	881b      	ldrh	r3, [r3, #0]
 80003c0:	461a      	mov	r2, r3
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	4013      	ands	r3, r2
 80003c6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80003c8:	693a      	ldr	r2, [r7, #16]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	429a      	cmp	r2, r3
 80003ce:	d126      	bne.n	800041e <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80003d0:	69bb      	ldr	r3, [r7, #24]
 80003d2:	009b      	lsls	r3, r3, #2
 80003d4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80003d6:	220f      	movs	r2, #15
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	fa02 f303 	lsl.w	r3, r2, r3
 80003de:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	43db      	mvns	r3, r3
 80003e4:	697a      	ldr	r2, [r7, #20]
 80003e6:	4013      	ands	r3, r2
 80003e8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80003ea:	69fa      	ldr	r2, [r7, #28]
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	fa02 f303 	lsl.w	r3, r2, r3
 80003f2:	697a      	ldr	r2, [r7, #20]
 80003f4:	4313      	orrs	r3, r2
 80003f6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	78db      	ldrb	r3, [r3, #3]
 80003fc:	2b28      	cmp	r3, #40	; 0x28
 80003fe:	d105      	bne.n	800040c <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000400:	2201      	movs	r2, #1
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	409a      	lsls	r2, r3
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	615a      	str	r2, [r3, #20]
 800040a:	e008      	b.n	800041e <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800040c:	683b      	ldr	r3, [r7, #0]
 800040e:	78db      	ldrb	r3, [r3, #3]
 8000410:	2b48      	cmp	r3, #72	; 0x48
 8000412:	d104      	bne.n	800041e <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000414:	2201      	movs	r2, #1
 8000416:	69bb      	ldr	r3, [r7, #24]
 8000418:	409a      	lsls	r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800041e:	69bb      	ldr	r3, [r7, #24]
 8000420:	3301      	adds	r3, #1
 8000422:	61bb      	str	r3, [r7, #24]
 8000424:	69bb      	ldr	r3, [r7, #24]
 8000426:	2b07      	cmp	r3, #7
 8000428:	d9c3      	bls.n	80003b2 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	697a      	ldr	r2, [r7, #20]
 800042e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	881b      	ldrh	r3, [r3, #0]
 8000434:	2bff      	cmp	r3, #255	; 0xff
 8000436:	d946      	bls.n	80004c6 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800043e:	2300      	movs	r3, #0
 8000440:	61bb      	str	r3, [r7, #24]
 8000442:	e03a      	b.n	80004ba <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000444:	69bb      	ldr	r3, [r7, #24]
 8000446:	3308      	adds	r3, #8
 8000448:	2201      	movs	r2, #1
 800044a:	fa02 f303 	lsl.w	r3, r2, r3
 800044e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	881b      	ldrh	r3, [r3, #0]
 8000454:	461a      	mov	r2, r3
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	4013      	ands	r3, r2
 800045a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800045c:	693a      	ldr	r2, [r7, #16]
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	429a      	cmp	r2, r3
 8000462:	d127      	bne.n	80004b4 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000464:	69bb      	ldr	r3, [r7, #24]
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800046a:	220f      	movs	r2, #15
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	fa02 f303 	lsl.w	r3, r2, r3
 8000472:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000474:	68bb      	ldr	r3, [r7, #8]
 8000476:	43db      	mvns	r3, r3
 8000478:	697a      	ldr	r2, [r7, #20]
 800047a:	4013      	ands	r3, r2
 800047c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800047e:	69fa      	ldr	r2, [r7, #28]
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	fa02 f303 	lsl.w	r3, r2, r3
 8000486:	697a      	ldr	r2, [r7, #20]
 8000488:	4313      	orrs	r3, r2
 800048a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	78db      	ldrb	r3, [r3, #3]
 8000490:	2b28      	cmp	r3, #40	; 0x28
 8000492:	d105      	bne.n	80004a0 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000494:	69bb      	ldr	r3, [r7, #24]
 8000496:	3308      	adds	r3, #8
 8000498:	2201      	movs	r2, #1
 800049a:	409a      	lsls	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	78db      	ldrb	r3, [r3, #3]
 80004a4:	2b48      	cmp	r3, #72	; 0x48
 80004a6:	d105      	bne.n	80004b4 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80004a8:	69bb      	ldr	r3, [r7, #24]
 80004aa:	3308      	adds	r3, #8
 80004ac:	2201      	movs	r2, #1
 80004ae:	409a      	lsls	r2, r3
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80004b4:	69bb      	ldr	r3, [r7, #24]
 80004b6:	3301      	adds	r3, #1
 80004b8:	61bb      	str	r3, [r7, #24]
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	2b07      	cmp	r3, #7
 80004be:	d9c1      	bls.n	8000444 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	697a      	ldr	r2, [r7, #20]
 80004c4:	605a      	str	r2, [r3, #4]
  }
}
 80004c6:	bf00      	nop
 80004c8:	3724      	adds	r7, #36	; 0x24
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80004dc:	887a      	ldrh	r2, [r7, #2]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	611a      	str	r2, [r3, #16]
}
 80004e2:	bf00      	nop
 80004e4:	370c      	adds	r7, #12
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr

080004ec <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	460b      	mov	r3, r1
 80004f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80004f8:	887a      	ldrh	r2, [r7, #2]
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	615a      	str	r2, [r3, #20]
}
 80004fe:	bf00      	nop
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	bc80      	pop	{r7}
 8000506:	4770      	bx	lr

08000508 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	460b      	mov	r3, r1
 8000512:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000514:	78fb      	ldrb	r3, [r7, #3]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d006      	beq.n	8000528 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800051a:	4909      	ldr	r1, [pc, #36]	; (8000540 <RCC_APB2PeriphClockCmd+0x38>)
 800051c:	4b08      	ldr	r3, [pc, #32]	; (8000540 <RCC_APB2PeriphClockCmd+0x38>)
 800051e:	699a      	ldr	r2, [r3, #24]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4313      	orrs	r3, r2
 8000524:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000526:	e006      	b.n	8000536 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000528:	4905      	ldr	r1, [pc, #20]	; (8000540 <RCC_APB2PeriphClockCmd+0x38>)
 800052a:	4b05      	ldr	r3, [pc, #20]	; (8000540 <RCC_APB2PeriphClockCmd+0x38>)
 800052c:	699a      	ldr	r2, [r3, #24]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	43db      	mvns	r3, r3
 8000532:	4013      	ands	r3, r2
 8000534:	618b      	str	r3, [r1, #24]
}
 8000536:	bf00      	nop
 8000538:	370c      	adds	r7, #12
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr
 8000540:	40021000 	.word	0x40021000

08000544 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000550:	78fb      	ldrb	r3, [r7, #3]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d006      	beq.n	8000564 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000556:	4909      	ldr	r1, [pc, #36]	; (800057c <RCC_APB1PeriphClockCmd+0x38>)
 8000558:	4b08      	ldr	r3, [pc, #32]	; (800057c <RCC_APB1PeriphClockCmd+0x38>)
 800055a:	69da      	ldr	r2, [r3, #28]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	4313      	orrs	r3, r2
 8000560:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000562:	e006      	b.n	8000572 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000564:	4905      	ldr	r1, [pc, #20]	; (800057c <RCC_APB1PeriphClockCmd+0x38>)
 8000566:	4b05      	ldr	r3, [pc, #20]	; (800057c <RCC_APB1PeriphClockCmd+0x38>)
 8000568:	69da      	ldr	r2, [r3, #28]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	43db      	mvns	r3, r3
 800056e:	4013      	ands	r3, r2
 8000570:	61cb      	str	r3, [r1, #28]
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr
 800057c:	40021000 	.word	0x40021000

08000580 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	881b      	ldrh	r3, [r3, #0]
 8000592:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4a2e      	ldr	r2, [pc, #184]	; (8000650 <TIM_TimeBaseInit+0xd0>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d013      	beq.n	80005c4 <TIM_TimeBaseInit+0x44>
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a2d      	ldr	r2, [pc, #180]	; (8000654 <TIM_TimeBaseInit+0xd4>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d00f      	beq.n	80005c4 <TIM_TimeBaseInit+0x44>
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005aa:	d00b      	beq.n	80005c4 <TIM_TimeBaseInit+0x44>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4a2a      	ldr	r2, [pc, #168]	; (8000658 <TIM_TimeBaseInit+0xd8>)
 80005b0:	4293      	cmp	r3, r2
 80005b2:	d007      	beq.n	80005c4 <TIM_TimeBaseInit+0x44>
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	4a29      	ldr	r2, [pc, #164]	; (800065c <TIM_TimeBaseInit+0xdc>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d003      	beq.n	80005c4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4a28      	ldr	r2, [pc, #160]	; (8000660 <TIM_TimeBaseInit+0xe0>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d108      	bne.n	80005d6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80005c4:	89fb      	ldrh	r3, [r7, #14]
 80005c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80005ca:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	885a      	ldrh	r2, [r3, #2]
 80005d0:	89fb      	ldrh	r3, [r7, #14]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4a22      	ldr	r2, [pc, #136]	; (8000664 <TIM_TimeBaseInit+0xe4>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d00c      	beq.n	80005f8 <TIM_TimeBaseInit+0x78>
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4a21      	ldr	r2, [pc, #132]	; (8000668 <TIM_TimeBaseInit+0xe8>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d008      	beq.n	80005f8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80005e6:	89fb      	ldrh	r3, [r7, #14]
 80005e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80005ec:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	88da      	ldrh	r2, [r3, #6]
 80005f2:	89fb      	ldrh	r3, [r7, #14]
 80005f4:	4313      	orrs	r3, r2
 80005f6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	89fa      	ldrh	r2, [r7, #14]
 80005fc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	889a      	ldrh	r2, [r3, #4]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	881a      	ldrh	r2, [r3, #0]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4a0f      	ldr	r2, [pc, #60]	; (8000650 <TIM_TimeBaseInit+0xd0>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d00f      	beq.n	8000636 <TIM_TimeBaseInit+0xb6>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <TIM_TimeBaseInit+0xd4>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d00b      	beq.n	8000636 <TIM_TimeBaseInit+0xb6>
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a12      	ldr	r2, [pc, #72]	; (800066c <TIM_TimeBaseInit+0xec>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d007      	beq.n	8000636 <TIM_TimeBaseInit+0xb6>
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4a11      	ldr	r2, [pc, #68]	; (8000670 <TIM_TimeBaseInit+0xf0>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d003      	beq.n	8000636 <TIM_TimeBaseInit+0xb6>
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4a10      	ldr	r2, [pc, #64]	; (8000674 <TIM_TimeBaseInit+0xf4>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d104      	bne.n	8000640 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	7a1b      	ldrb	r3, [r3, #8]
 800063a:	b29a      	uxth	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	829a      	strh	r2, [r3, #20]
}
 8000646:	bf00      	nop
 8000648:	3714      	adds	r7, #20
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr
 8000650:	40012c00 	.word	0x40012c00
 8000654:	40013400 	.word	0x40013400
 8000658:	40000400 	.word	0x40000400
 800065c:	40000800 	.word	0x40000800
 8000660:	40000c00 	.word	0x40000c00
 8000664:	40001000 	.word	0x40001000
 8000668:	40001400 	.word	0x40001400
 800066c:	40014000 	.word	0x40014000
 8000670:	40014400 	.word	0x40014400
 8000674:	40014800 	.word	0x40014800

08000678 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	817b      	strh	r3, [r7, #10]
 8000686:	2300      	movs	r3, #0
 8000688:	81fb      	strh	r3, [r7, #14]
 800068a:	2300      	movs	r3, #0
 800068c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	8c1b      	ldrh	r3, [r3, #32]
 8000692:	b29b      	uxth	r3, r3
 8000694:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000698:	b29a      	uxth	r2, r3
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	8c1b      	ldrh	r3, [r3, #32]
 80006a2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	889b      	ldrh	r3, [r3, #4]
 80006a8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	8b9b      	ldrh	r3, [r3, #28]
 80006ae:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 80006b0:	897b      	ldrh	r3, [r7, #10]
 80006b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80006b6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 80006b8:	897b      	ldrh	r3, [r7, #10]
 80006ba:	f023 0303 	bic.w	r3, r3, #3
 80006be:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	881a      	ldrh	r2, [r3, #0]
 80006c4:	897b      	ldrh	r3, [r7, #10]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80006d0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	891b      	ldrh	r3, [r3, #8]
 80006d6:	021b      	lsls	r3, r3, #8
 80006d8:	b29a      	uxth	r2, r3
 80006da:	89fb      	ldrh	r3, [r7, #14]
 80006dc:	4313      	orrs	r3, r2
 80006de:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	885b      	ldrh	r3, [r3, #2]
 80006e4:	021b      	lsls	r3, r3, #8
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	89fb      	ldrh	r3, [r7, #14]
 80006ea:	4313      	orrs	r3, r2
 80006ec:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4a22      	ldr	r2, [pc, #136]	; (800077c <TIM_OC3Init+0x104>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d003      	beq.n	80006fe <TIM_OC3Init+0x86>
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	4a21      	ldr	r2, [pc, #132]	; (8000780 <TIM_OC3Init+0x108>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d12b      	bne.n	8000756 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 80006fe:	89fb      	ldrh	r3, [r7, #14]
 8000700:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000704:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	895b      	ldrh	r3, [r3, #10]
 800070a:	021b      	lsls	r3, r3, #8
 800070c:	b29a      	uxth	r2, r3
 800070e:	89fb      	ldrh	r3, [r7, #14]
 8000710:	4313      	orrs	r3, r2
 8000712:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8000714:	89fb      	ldrh	r3, [r7, #14]
 8000716:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800071a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	889b      	ldrh	r3, [r3, #4]
 8000720:	021b      	lsls	r3, r3, #8
 8000722:	b29a      	uxth	r2, r3
 8000724:	89fb      	ldrh	r3, [r7, #14]
 8000726:	4313      	orrs	r3, r2
 8000728:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 800072a:	89bb      	ldrh	r3, [r7, #12]
 800072c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000730:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8000732:	89bb      	ldrh	r3, [r7, #12]
 8000734:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000738:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	899b      	ldrh	r3, [r3, #12]
 800073e:	011b      	lsls	r3, r3, #4
 8000740:	b29a      	uxth	r2, r3
 8000742:	89bb      	ldrh	r3, [r7, #12]
 8000744:	4313      	orrs	r3, r2
 8000746:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	89db      	ldrh	r3, [r3, #14]
 800074c:	011b      	lsls	r3, r3, #4
 800074e:	b29a      	uxth	r2, r3
 8000750:	89bb      	ldrh	r3, [r7, #12]
 8000752:	4313      	orrs	r3, r2
 8000754:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	89ba      	ldrh	r2, [r7, #12]
 800075a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	897a      	ldrh	r2, [r7, #10]
 8000760:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	88da      	ldrh	r2, [r3, #6]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	89fa      	ldrh	r2, [r7, #14]
 800076e:	841a      	strh	r2, [r3, #32]
}
 8000770:	bf00      	nop
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40012c00 	.word	0x40012c00
 8000780:	40013400 	.word	0x40013400

08000784 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000784:	b480      	push	{r7}
 8000786:	b085      	sub	sp, #20
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	81bb      	strh	r3, [r7, #12]
 8000792:	2300      	movs	r3, #0
 8000794:	817b      	strh	r3, [r7, #10]
 8000796:	2300      	movs	r3, #0
 8000798:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	8c1b      	ldrh	r3, [r3, #32]
 800079e:	b29b      	uxth	r3, r3
 80007a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	8c1b      	ldrh	r3, [r3, #32]
 80007ae:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	889b      	ldrh	r3, [r3, #4]
 80007b4:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	8b9b      	ldrh	r3, [r3, #28]
 80007ba:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 80007bc:	89bb      	ldrh	r3, [r7, #12]
 80007be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80007c2:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 80007c4:	89bb      	ldrh	r3, [r7, #12]
 80007c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80007ca:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	881b      	ldrh	r3, [r3, #0]
 80007d0:	021b      	lsls	r3, r3, #8
 80007d2:	b29a      	uxth	r2, r3
 80007d4:	89bb      	ldrh	r3, [r7, #12]
 80007d6:	4313      	orrs	r3, r2
 80007d8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80007da:	897b      	ldrh	r3, [r7, #10]
 80007dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80007e0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	891b      	ldrh	r3, [r3, #8]
 80007e6:	031b      	lsls	r3, r3, #12
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	897b      	ldrh	r3, [r7, #10]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	885b      	ldrh	r3, [r3, #2]
 80007f4:	031b      	lsls	r3, r3, #12
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	897b      	ldrh	r3, [r7, #10]
 80007fa:	4313      	orrs	r3, r2
 80007fc:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4a12      	ldr	r2, [pc, #72]	; (800084c <TIM_OC4Init+0xc8>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d003      	beq.n	800080e <TIM_OC4Init+0x8a>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4a11      	ldr	r2, [pc, #68]	; (8000850 <TIM_OC4Init+0xcc>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d10a      	bne.n	8000824 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 800080e:	89fb      	ldrh	r3, [r7, #14]
 8000810:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000814:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	899b      	ldrh	r3, [r3, #12]
 800081a:	019b      	lsls	r3, r3, #6
 800081c:	b29a      	uxth	r2, r3
 800081e:	89fb      	ldrh	r3, [r7, #14]
 8000820:	4313      	orrs	r3, r2
 8000822:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	89fa      	ldrh	r2, [r7, #14]
 8000828:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	89ba      	ldrh	r2, [r7, #12]
 800082e:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	88da      	ldrh	r2, [r3, #6]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	897a      	ldrh	r2, [r7, #10]
 800083e:	841a      	strh	r2, [r3, #32]
}
 8000840:	bf00      	nop
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40012c00 	.word	0x40012c00
 8000850:	40013400 	.word	0x40013400

08000854 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 800085e:	2300      	movs	r3, #0
 8000860:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8000862:	2301      	movs	r3, #1
 8000864:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	885b      	ldrh	r3, [r3, #2]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d102      	bne.n	8000874 <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800086e:	2302      	movs	r3, #2
 8000870:	81fb      	strh	r3, [r7, #14]
 8000872:	e001      	b.n	8000878 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8000874:	2300      	movs	r3, #0
 8000876:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	889b      	ldrh	r3, [r3, #4]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d102      	bne.n	8000886 <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8000880:	2302      	movs	r3, #2
 8000882:	81bb      	strh	r3, [r7, #12]
 8000884:	e001      	b.n	800088a <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8000886:	2301      	movs	r3, #1
 8000888:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	881b      	ldrh	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d11c      	bne.n	80008cc <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	8859      	ldrh	r1, [r3, #2]
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	889a      	ldrh	r2, [r3, #4]
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	891b      	ldrh	r3, [r3, #8]
 800089e:	6878      	ldr	r0, [r7, #4]
 80008a0:	f000 f956 	bl	8000b50 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	88db      	ldrh	r3, [r3, #6]
 80008a8:	4619      	mov	r1, r3
 80008aa:	6878      	ldr	r0, [r7, #4]
 80008ac:	f000 f918 	bl	8000ae0 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	891b      	ldrh	r3, [r3, #8]
 80008b4:	89ba      	ldrh	r2, [r7, #12]
 80008b6:	89f9      	ldrh	r1, [r7, #14]
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f000 f9b9 	bl	8000c30 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	88db      	ldrh	r3, [r3, #6]
 80008c2:	4619      	mov	r1, r3
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f000 f926 	bl	8000b16 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80008ca:	e01b      	b.n	8000904 <TIM_PWMIConfig+0xb0>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	8859      	ldrh	r1, [r3, #2]
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	889a      	ldrh	r2, [r3, #4]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	891b      	ldrh	r3, [r3, #8]
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f000 f9a9 	bl	8000c30 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	88db      	ldrh	r3, [r3, #6]
 80008e2:	4619      	mov	r1, r3
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f000 f916 	bl	8000b16 <TIM_SetIC2Prescaler>
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	891b      	ldrh	r3, [r3, #8]
 80008ee:	89ba      	ldrh	r2, [r7, #12]
 80008f0:	89f9      	ldrh	r1, [r7, #14]
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f000 f92c 	bl	8000b50 <TI1_Config>
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	88db      	ldrh	r3, [r3, #6]
 80008fc:	4619      	mov	r1, r3
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	f000 f8ee 	bl	8000ae0 <TIM_SetIC1Prescaler>
}
 8000904:	bf00      	nop
 8000906:	3710      	adds	r7, #16
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	460b      	mov	r3, r1
 8000916:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000918:	78fb      	ldrb	r3, [r7, #3]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d008      	beq.n	8000930 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	881b      	ldrh	r3, [r3, #0]
 8000922:	b29b      	uxth	r3, r3
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	b29a      	uxth	r2, r3
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800092e:	e007      	b.n	8000940 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	881b      	ldrh	r3, [r3, #0]
 8000934:	b29b      	uxth	r3, r3
 8000936:	f023 0301 	bic.w	r3, r3, #1
 800093a:	b29a      	uxth	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	801a      	strh	r2, [r3, #0]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr

0800094a <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800094a:	b480      	push	{r7}
 800094c:	b083      	sub	sp, #12
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
 8000952:	460b      	mov	r3, r1
 8000954:	807b      	strh	r3, [r7, #2]
 8000956:	4613      	mov	r3, r2
 8000958:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800095a:	787b      	ldrb	r3, [r7, #1]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d008      	beq.n	8000972 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	899b      	ldrh	r3, [r3, #12]
 8000964:	b29a      	uxth	r2, r3
 8000966:	887b      	ldrh	r3, [r7, #2]
 8000968:	4313      	orrs	r3, r2
 800096a:	b29a      	uxth	r2, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000970:	e009      	b.n	8000986 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	899b      	ldrh	r3, [r3, #12]
 8000976:	b29a      	uxth	r2, r3
 8000978:	887b      	ldrh	r3, [r7, #2]
 800097a:	43db      	mvns	r3, r3
 800097c:	b29b      	uxth	r3, r3
 800097e:	4013      	ands	r3, r2
 8000980:	b29a      	uxth	r2, r3
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	819a      	strh	r2, [r3, #12]
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	891b      	ldrh	r3, [r3, #8]
 80009a4:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 80009a6:	89fb      	ldrh	r3, [r7, #14]
 80009a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80009ac:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80009ae:	89fa      	ldrh	r2, [r7, #14]
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	89fa      	ldrh	r2, [r7, #14]
 80009ba:	811a      	strh	r2, [r3, #8]
}
 80009bc:	bf00      	nop
 80009be:	3714      	adds	r7, #20
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bc80      	pop	{r7}
 80009c4:	4770      	bx	lr

080009c6 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80009c6:	b480      	push	{r7}
 80009c8:	b083      	sub	sp, #12
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
 80009ce:	460b      	mov	r3, r1
 80009d0:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80009d2:	78fb      	ldrb	r3, [r7, #3]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d008      	beq.n	80009ea <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	881b      	ldrh	r3, [r3, #0]
 80009dc:	b29b      	uxth	r3, r3
 80009de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009e2:	b29a      	uxth	r2, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 80009e8:	e007      	b.n	80009fa <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80009f4:	b29a      	uxth	r2, r3
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	801a      	strh	r2, [r3, #0]
}
 80009fa:	bf00      	nop
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	8b9b      	ldrh	r3, [r3, #28]
 8000a18:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	f023 0308 	bic.w	r3, r3, #8
 8000a20:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000a22:	89fa      	ldrh	r2, [r7, #14]
 8000a24:	887b      	ldrh	r3, [r7, #2]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	89fa      	ldrh	r2, [r7, #14]
 8000a2e:	839a      	strh	r2, [r3, #28]
}
 8000a30:	bf00      	nop
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr

08000a3a <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b085      	sub	sp, #20
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
 8000a42:	460b      	mov	r3, r1
 8000a44:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	8b9b      	ldrh	r3, [r3, #28]
 8000a4e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8000a50:	89fb      	ldrh	r3, [r7, #14]
 8000a52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000a56:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000a58:	887b      	ldrh	r3, [r7, #2]
 8000a5a:	021b      	lsls	r3, r3, #8
 8000a5c:	b29a      	uxth	r2, r3
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	89fa      	ldrh	r2, [r7, #14]
 8000a68:	839a      	strh	r2, [r3, #28]
}
 8000a6a:	bf00      	nop
 8000a6c:	3714      	adds	r7, #20
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr

08000a74 <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	891b      	ldrh	r3, [r3, #8]
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	f023 0307 	bic.w	r3, r3, #7
 8000a8a:	b29a      	uxth	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	891b      	ldrh	r3, [r3, #8]
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	887b      	ldrh	r3, [r7, #2]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	b29a      	uxth	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	811a      	strh	r2, [r3, #8]
}
 8000aa0:	bf00      	nop
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr

08000aaa <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	460b      	mov	r3, r1
 8000ab4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	891b      	ldrh	r3, [r3, #8]
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	891b      	ldrh	r3, [r3, #8]
 8000aca:	b29a      	uxth	r2, r3
 8000acc:	887b      	ldrh	r3, [r7, #2]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	811a      	strh	r2, [r3, #8]
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc80      	pop	{r7}
 8000ade:	4770      	bx	lr

08000ae0 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	8b1b      	ldrh	r3, [r3, #24]
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	f023 030c 	bic.w	r3, r3, #12
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	8b1b      	ldrh	r3, [r3, #24]
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	887b      	ldrh	r3, [r7, #2]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	b29a      	uxth	r2, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	831a      	strh	r2, [r3, #24]
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bc80      	pop	{r7}
 8000b14:	4770      	bx	lr

08000b16 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
 8000b1e:	460b      	mov	r3, r1
 8000b20:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	8b1b      	ldrh	r3, [r3, #24]
 8000b26:	b29b      	uxth	r3, r3
 8000b28:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	8b1b      	ldrh	r3, [r3, #24]
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	887b      	ldrh	r3, [r7, #2]
 8000b3a:	021b      	lsls	r3, r3, #8
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	b29a      	uxth	r2, r3
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	831a      	strh	r2, [r3, #24]
}
 8000b46:	bf00      	nop
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr

08000b50 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b087      	sub	sp, #28
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	60f8      	str	r0, [r7, #12]
 8000b58:	4608      	mov	r0, r1
 8000b5a:	4611      	mov	r1, r2
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4603      	mov	r3, r0
 8000b60:	817b      	strh	r3, [r7, #10]
 8000b62:	460b      	mov	r3, r1
 8000b64:	813b      	strh	r3, [r7, #8]
 8000b66:	4613      	mov	r3, r2
 8000b68:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	82bb      	strh	r3, [r7, #20]
 8000b6e:	2300      	movs	r3, #0
 8000b70:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	8c1b      	ldrh	r3, [r3, #32]
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	f023 0301 	bic.w	r3, r3, #1
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	8b1b      	ldrh	r3, [r3, #24]
 8000b86:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	8c1b      	ldrh	r3, [r3, #32]
 8000b8c:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8000b8e:	8abb      	ldrh	r3, [r7, #20]
 8000b90:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000b94:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	011b      	lsls	r3, r3, #4
 8000b9a:	b29a      	uxth	r2, r3
 8000b9c:	893b      	ldrh	r3, [r7, #8]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	8abb      	ldrh	r3, [r7, #20]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	4a1c      	ldr	r2, [pc, #112]	; (8000c1c <TI1_Config+0xcc>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d013      	beq.n	8000bd8 <TI1_Config+0x88>
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	4a1b      	ldr	r2, [pc, #108]	; (8000c20 <TI1_Config+0xd0>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d00f      	beq.n	8000bd8 <TI1_Config+0x88>
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bbe:	d00b      	beq.n	8000bd8 <TI1_Config+0x88>
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4a18      	ldr	r2, [pc, #96]	; (8000c24 <TI1_Config+0xd4>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d007      	beq.n	8000bd8 <TI1_Config+0x88>
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4a17      	ldr	r2, [pc, #92]	; (8000c28 <TI1_Config+0xd8>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d003      	beq.n	8000bd8 <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	4a16      	ldr	r2, [pc, #88]	; (8000c2c <TI1_Config+0xdc>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d10b      	bne.n	8000bf0 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8000bd8:	8afb      	ldrh	r3, [r7, #22]
 8000bda:	f023 0302 	bic.w	r3, r3, #2
 8000bde:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8000be0:	897a      	ldrh	r2, [r7, #10]
 8000be2:	8afb      	ldrh	r3, [r7, #22]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	82fb      	strh	r3, [r7, #22]
 8000bee:	e00a      	b.n	8000c06 <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8000bf0:	8afb      	ldrh	r3, [r7, #22]
 8000bf2:	f023 030a 	bic.w	r3, r3, #10
 8000bf6:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8000bf8:	897a      	ldrh	r2, [r7, #10]
 8000bfa:	8afb      	ldrh	r3, [r7, #22]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	8aba      	ldrh	r2, [r7, #20]
 8000c0a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	8afa      	ldrh	r2, [r7, #22]
 8000c10:	841a      	strh	r2, [r3, #32]
}
 8000c12:	bf00      	nop
 8000c14:	371c      	adds	r7, #28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr
 8000c1c:	40012c00 	.word	0x40012c00
 8000c20:	40013400 	.word	0x40013400
 8000c24:	40000400 	.word	0x40000400
 8000c28:	40000800 	.word	0x40000800
 8000c2c:	40000c00 	.word	0x40000c00

08000c30 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b087      	sub	sp, #28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	4608      	mov	r0, r1
 8000c3a:	4611      	mov	r1, r2
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	4603      	mov	r3, r0
 8000c40:	817b      	strh	r3, [r7, #10]
 8000c42:	460b      	mov	r3, r1
 8000c44:	813b      	strh	r3, [r7, #8]
 8000c46:	4613      	mov	r3, r2
 8000c48:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	82bb      	strh	r3, [r7, #20]
 8000c4e:	2300      	movs	r3, #0
 8000c50:	82fb      	strh	r3, [r7, #22]
 8000c52:	2300      	movs	r3, #0
 8000c54:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	8c1b      	ldrh	r3, [r3, #32]
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	f023 0310 	bic.w	r3, r3, #16
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	8b1b      	ldrh	r3, [r3, #24]
 8000c6a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	8c1b      	ldrh	r3, [r3, #32]
 8000c70:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8000c72:	897b      	ldrh	r3, [r7, #10]
 8000c74:	011b      	lsls	r3, r3, #4
 8000c76:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8000c78:	8abb      	ldrh	r3, [r7, #20]
 8000c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c7e:	051b      	lsls	r3, r3, #20
 8000c80:	0d1b      	lsrs	r3, r3, #20
 8000c82:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	031b      	lsls	r3, r3, #12
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	8abb      	ldrh	r3, [r7, #20]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8000c90:	893b      	ldrh	r3, [r7, #8]
 8000c92:	021b      	lsls	r3, r3, #8
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	8abb      	ldrh	r3, [r7, #20]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4a1c      	ldr	r2, [pc, #112]	; (8000d10 <TI2_Config+0xe0>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d013      	beq.n	8000ccc <TI2_Config+0x9c>
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4a1b      	ldr	r2, [pc, #108]	; (8000d14 <TI2_Config+0xe4>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d00f      	beq.n	8000ccc <TI2_Config+0x9c>
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cb2:	d00b      	beq.n	8000ccc <TI2_Config+0x9c>
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	4a18      	ldr	r2, [pc, #96]	; (8000d18 <TI2_Config+0xe8>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d007      	beq.n	8000ccc <TI2_Config+0x9c>
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	4a17      	ldr	r2, [pc, #92]	; (8000d1c <TI2_Config+0xec>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d003      	beq.n	8000ccc <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	4a16      	ldr	r2, [pc, #88]	; (8000d20 <TI2_Config+0xf0>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d10b      	bne.n	8000ce4 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8000ccc:	8afb      	ldrh	r3, [r7, #22]
 8000cce:	f023 0320 	bic.w	r3, r3, #32
 8000cd2:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8000cd4:	8a7a      	ldrh	r2, [r7, #18]
 8000cd6:	8afb      	ldrh	r3, [r7, #22]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	f043 0310 	orr.w	r3, r3, #16
 8000ce0:	82fb      	strh	r3, [r7, #22]
 8000ce2:	e00a      	b.n	8000cfa <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8000ce4:	8afb      	ldrh	r3, [r7, #22]
 8000ce6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000cea:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8000cec:	897a      	ldrh	r2, [r7, #10]
 8000cee:	8afb      	ldrh	r3, [r7, #22]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	f043 0310 	orr.w	r3, r3, #16
 8000cf8:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	8aba      	ldrh	r2, [r7, #20]
 8000cfe:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	8afa      	ldrh	r2, [r7, #22]
 8000d04:	841a      	strh	r2, [r3, #32]
}
 8000d06:	bf00      	nop
 8000d08:	371c      	adds	r7, #28
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	40012c00 	.word	0x40012c00
 8000d14:	40013400 	.word	0x40013400
 8000d18:	40000400 	.word	0x40000400
 8000d1c:	40000800 	.word	0x40000800
 8000d20:	40000c00 	.word	0x40000c00

08000d24 <Initialize_Timer>:

volatile int numero = 0;
char palavra[4];

void Initialize_Timer()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
	/* TIM2 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	2001      	movs	r0, #1
 8000d2e:	f7ff fc09 	bl	8000544 <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 99;
 8000d32:	2363      	movs	r3, #99	; 0x63
 8000d34:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000d36:	2300      	movs	r3, #0
 8000d38:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 1000;
 8000d3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d3e:	813b      	strh	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000d40:	2300      	movs	r3, #0
 8000d42:	817b      	strh	r3, [r7, #10]
    timerInitStructure.TIM_RepetitionCounter = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	733b      	strb	r3, [r7, #12]
    TIM_TimeBaseInit(TIM2, &timerInitStructure);
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d50:	f7ff fc16 	bl	8000580 <TIM_TimeBaseInit>
}
 8000d54:	bf00      	nop
 8000d56:	3710      	adds	r7, #16
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <Initialize_PWM_Output>:

void Initialize_PWM_Output(int pulse1)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]

    TIM_OCInitTypeDef TIM_OCInitStructure;
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000d64:	2360      	movs	r3, #96	; 0x60
 8000d66:	813b      	strh	r3, [r7, #8]
    TIM_OCInitStructure.TIM_Pulse = pulse1;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	81fb      	strh	r3, [r7, #14]
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	817b      	strh	r3, [r7, #10]
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000d72:	2300      	movs	r3, #0
 8000d74:	823b      	strh	r3, [r7, #16]
    TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d80:	f7ff fd00 	bl	8000784 <TIM_OC4Init>
    TIM_OCInitStructure.TIM_Pulse = pulse1/2;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	0fda      	lsrs	r2, r3, #31
 8000d88:	4413      	add	r3, r2
 8000d8a:	105b      	asrs	r3, r3, #1
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	81fb      	strh	r3, [r7, #14]
    TIM_OC3Init(TIM2, &TIM_OCInitStructure);	//SELECIONA CANAL4 DO TIMER 2 (PA3, NESSE CASO)
 8000d90:	f107 0308 	add.w	r3, r7, #8
 8000d94:	4619      	mov	r1, r3
 8000d96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d9a:	f7ff fc6d 	bl	8000678 <TIM_OC3Init>

    TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000d9e:	2108      	movs	r1, #8
 8000da0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000da4:	f7ff fe2e 	bl	8000a04 <TIM_OC3PreloadConfig>
    TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000da8:	2108      	movs	r1, #8
 8000daa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dae:	f7ff fe44 	bl	8000a3a <TIM_OC4PreloadConfig>
    TIM_ARRPreloadConfig(TIM2, ENABLE);
 8000db2:	2101      	movs	r1, #1
 8000db4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000db8:	f7ff fe05 	bl	80009c6 <TIM_ARRPreloadConfig>
    TIM_Cmd(TIM2, ENABLE);
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dc2:	f7ff fda3 	bl	800090c <TIM_Cmd>
}
 8000dc6:	bf00      	nop
 8000dc8:	3718      	adds	r7, #24
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <Initialize_Input>:

void Initialize_Input()
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b084      	sub	sp, #16
 8000dd2:	af00      	add	r7, sp, #0
	//Initialize the TIM according to the following settings:
	TIM_ICInitTypeDef TIM_ICInitStructure;
	TIM_ICInitStructure.TIM_Channel = TIM_Channel_2; //SELECIONA O CANAL 2 (ISTO , TI2)
 8000dd4:	2304      	movs	r3, #4
 8000dd6:	80bb      	strh	r3, [r7, #4]
	TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising; //ESCOLHER A POLARIDADE DA BORDA A SER DETECTADA PELO TIM2.
 8000dd8:	2300      	movs	r3, #0
 8000dda:	80fb      	strh	r3, [r7, #6]
	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI; //MAPEIA O CCR2 NO CANAL 2 (TI2) - (selecionar TIM_ICSelection_IndirectTI significa que o CCR1 seria mapeado em TI2)
 8000ddc:	2301      	movs	r3, #1
 8000dde:	813b      	strh	r3, [r7, #8]
	TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1; //PRESCALER DO TIMER
 8000de0:	2300      	movs	r3, #0
 8000de2:	817b      	strh	r3, [r7, #10]
	TIM_ICInitStructure.TIM_ICFilter = 0x0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	81bb      	strh	r3, [r7, #12]
	//Configures the TIM peripheral in PWM Input mode according to the parameters specified in the TIM_ICInitStruct
	TIM_PWMIConfig(TIM2, &TIM_ICInitStructure); //INPLICITAMENTE, O CCR1 JA ESTA MAPEADO EM TI2, DEVIDO  PROPRIA FUNCAO. EH O CCR1 QUE DA O DUTY-CYCLE
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	4619      	mov	r1, r3
 8000dec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000df0:	f7ff fd30 	bl	8000854 <TIM_PWMIConfig>
}
 8000df4:	bf00      	nop
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <Initialize_Peripherics>:
//OBS.: O CCR2 DAR O PERIODO E O CCR1, O DUTY.
void Initialize_Peripherics()
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
	/* GPIOA clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000e02:	2101      	movs	r1, #1
 8000e04:	2004      	movs	r0, #4
 8000e06:	f7ff fb7f 	bl	8000508 <RCC_APB2PeriphClockCmd>
	/* GPIOC clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	2010      	movs	r0, #16
 8000e0e:	f7ff fb7b 	bl	8000508 <RCC_APB2PeriphClockCmd>

	//Config PA2 e PA3
    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8000e12:	230c      	movs	r3, #12
 8000e14:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000e16:	2318      	movs	r3, #24
 8000e18:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &gpioStructure);
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	4619      	mov	r1, r3
 8000e22:	480f      	ldr	r0, [pc, #60]	; (8000e60 <Initialize_Peripherics+0x64>)
 8000e24:	f7ff fa98 	bl	8000358 <GPIO_Init>

    //Config PC13
    gpioStructure.GPIO_Pin = GPIO_Pin_13;
 8000e28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e2c:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000e2e:	2310      	movs	r3, #16
 8000e30:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e32:	2303      	movs	r3, #3
 8000e34:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &gpioStructure);
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4619      	mov	r1, r3
 8000e3a:	480a      	ldr	r0, [pc, #40]	; (8000e64 <Initialize_Peripherics+0x68>)
 8000e3c:	f7ff fa8c 	bl	8000358 <GPIO_Init>

    //Config PA1
    gpioStructure.GPIO_Pin = GPIO_Pin_1;
 8000e40:	2302      	movs	r3, #2
 8000e42:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000e44:	2328      	movs	r3, #40	; 0x28
 8000e46:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &gpioStructure);
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4803      	ldr	r0, [pc, #12]	; (8000e60 <Initialize_Peripherics+0x64>)
 8000e52:	f7ff fa81 	bl	8000358 <GPIO_Init>
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40010800 	.word	0x40010800
 8000e64:	40011000 	.word	0x40011000

08000e68 <Config_Mode_Input>:

void Config_Mode_Input(){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
	//TIM_TIxExternalClockConfig(TIM2, TIM_TS_TI2FP2,TIM_ICPolarity_Rising, 0);
	TIM_SelectInputTrigger(TIM2, TIM_TS_TI2FP2); //SELECIONA O SINAL TI2FP2 COMO TRIG DO TIM2
 8000e6c:	2160      	movs	r1, #96	; 0x60
 8000e6e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e72:	f7ff fd8d 	bl	8000990 <TIM_SelectInputTrigger>
	TIM_ITConfig(TIM2, TIM_IT_CC2, ENABLE); //ATIVA A FONTE DE INTERRUPT: TIM2, CANAL 2
 8000e76:	2201      	movs	r2, #1
 8000e78:	2104      	movs	r1, #4
 8000e7a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e7e:	f7ff fd64 	bl	800094a <TIM_ITConfig>

	/* Select the slave Mode: Reset Mode */
	TIM_SelectSlaveMode(TIM2, TIM_SlaveMode_Reset); //reset the counter on rising edge of the trigger
 8000e82:	2104      	movs	r1, #4
 8000e84:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e88:	f7ff fdf4 	bl	8000a74 <TIM_SelectSlaveMode>
	TIM_SelectMasterSlaveMode(TIM2,TIM_MasterSlaveMode_Enable);
 8000e8c:	2180      	movs	r1, #128	; 0x80
 8000e8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e92:	f7ff fe0a 	bl	8000aaa <TIM_SelectMasterSlaveMode>
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <Interrupt_Configuration>:

void Interrupt_Configuration(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 8000ea2:	4a11      	ldr	r2, [pc, #68]	; (8000ee8 <Interrupt_Configuration+0x4c>)
 8000ea4:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <Interrupt_Configuration+0x4c>)
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	6193      	str	r3, [r2, #24]
    NVIC_InitTypeDef NVIC_InitStructure;

    // Enable the TIM2 global Interrupt
    NVIC_InitStructure.NVIC_IRQChannel = EXTI1_IRQn;
 8000eae:	2307      	movs	r3, #7
 8000eb0:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	73fb      	strb	r3, [r7, #15]
    NVIC_Init(&NVIC_InitStructure);
 8000ebe:	f107 030c 	add.w	r3, r7, #12
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff f942 	bl	800014c <NVIC_Init>

    EXTI_InitTypeDef EXTI_InitStructure;
    EXTI_InitStructure.EXTI_Line = EXTI_Line1;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	607b      	str	r3, [r7, #4]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	723b      	strb	r3, [r7, #8]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising; //CONFIGURAR "RISING" E "IPD" NO PINO GARANTEM QUE EM CASO DE MAL CONTATO, O DUTY-CYCLE NAO PASSAR DO VALOR DO DUTY DO PWM DE ENTRADA (QUESTAO DE SEGURANCA)
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	727b      	strb	r3, [r7, #9]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	72bb      	strb	r3, [r7, #10]
    EXTI_Init(&EXTI_InitStructure);
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff f998 	bl	8000210 <EXTI_Init>
}
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40021000 	.word	0x40021000

08000eec <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0

	if (EXTI_GetITStatus(EXTI_Line1) != RESET)
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	f7ff f9ff 	bl	80002f4 <EXTI_GetITStatus>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d00e      	beq.n	8000f1a <EXTI1_IRQHandler+0x2e>
		{
		    EXTI_ClearITPendingBit(EXTI_Line1);
 8000efc:	2002      	movs	r0, #2
 8000efe:	f7ff fa1d 	bl	800033c <EXTI_ClearITPendingBit>
		    GPIO_ResetBits(GPIOC, GPIO_Pin_13);
 8000f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f06:	4808      	ldr	r0, [pc, #32]	; (8000f28 <EXTI1_IRQHandler+0x3c>)
 8000f08:	f7ff faf0 	bl	80004ec <GPIO_ResetBits>
		    TIM2->CCR3 = TIM2->CCR1;
 8000f0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f14:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8000f16:	b292      	uxth	r2, r2
 8000f18:	879a      	strh	r2, [r3, #60]	; 0x3c
		    //numero = 200;
		    //itoa(numero, palavra, 10);
		       //USARTSend(palavra);
		       //USARTSend("\n");
		}
	GPIO_SetBits(GPIOC, GPIO_Pin_13);
 8000f1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1e:	4802      	ldr	r0, [pc, #8]	; (8000f28 <EXTI1_IRQHandler+0x3c>)
 8000f20:	f7ff fad6 	bl	80004d0 <GPIO_SetBits>
}
 8000f24:	bf00      	nop
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40011000 	.word	0x40011000

08000f2c <main>:

int main(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0

	Initialize_Timer();
 8000f30:	f7ff fef8 	bl	8000d24 <Initialize_Timer>
	Initialize_PWM_Output(300);
 8000f34:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f38:	f7ff ff10 	bl	8000d5c <Initialize_PWM_Output>
	Initialize_Input();
 8000f3c:	f7ff ff47 	bl	8000dce <Initialize_Input>
	Initialize_Peripherics();
 8000f40:	f7ff ff5c 	bl	8000dfc <Initialize_Peripherics>
	Config_Mode_Input();
 8000f44:	f7ff ff90 	bl	8000e68 <Config_Mode_Input>
	Interrupt_Configuration();
 8000f48:	f7ff ffa8 	bl	8000e9c <Interrupt_Configuration>

//	EXTI_Config();

  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <main+0x20>
	...

08000f50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f56:	e003      	b.n	8000f60 <LoopCopyDataInit>

08000f58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f58:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000f5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f5e:	3104      	adds	r1, #4

08000f60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f60:	480b      	ldr	r0, [pc, #44]	; (8000f90 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000f62:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000f64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f68:	d3f6      	bcc.n	8000f58 <CopyDataInit>
	ldr	r2, =_sbss
 8000f6a:	4a0b      	ldr	r2, [pc, #44]	; (8000f98 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000f6c:	e002      	b.n	8000f74 <LoopFillZerobss>

08000f6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f70:	f842 3b04 	str.w	r3, [r2], #4

08000f74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f74:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000f76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f78:	d3f9      	bcc.n	8000f6e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f7a:	f000 f83d 	bl	8000ff8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f7e:	f000 f8f5 	bl	800116c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f82:	f7ff ffd3 	bl	8000f2c <main>
	bx	lr
 8000f86:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f88:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000f8c:	080011d4 	.word	0x080011d4
	ldr	r0, =_sdata
 8000f90:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f94:	20000000 	.word	0x20000000
	ldr	r2, =_sbss
 8000f98:	20000000 	.word	0x20000000
	ldr	r3, = _ebss
 8000f9c:	2000001c 	.word	0x2000001c

08000fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fa0:	e7fe      	b.n	8000fa0 <ADC1_2_IRQHandler>

08000fa2 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr

08000fae <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <HardFault_Handler+0x4>

08000fb4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <MemManage_Handler+0x4>

08000fba <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000fbe:	e7fe      	b.n	8000fbe <BusFault_Handler+0x4>

08000fc0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <UsageFault_Handler+0x4>

08000fc6 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0
}
 8000fca:	bf00      	nop
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr

08000fde <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	af00      	add	r7, sp, #0
}
 8000fe2:	bf00      	nop
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bc80      	pop	{r7}
 8000fe8:	4770      	bx	lr

08000fea <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000fea:	b480      	push	{r7}
 8000fec:	af00      	add	r7, sp, #0
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
	...

08000ff8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000ffc:	4a15      	ldr	r2, [pc, #84]	; (8001054 <SystemInit+0x5c>)
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <SystemInit+0x5c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001008:	4912      	ldr	r1, [pc, #72]	; (8001054 <SystemInit+0x5c>)
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <SystemInit+0x5c>)
 800100c:	685a      	ldr	r2, [r3, #4]
 800100e:	4b12      	ldr	r3, [pc, #72]	; (8001058 <SystemInit+0x60>)
 8001010:	4013      	ands	r3, r2
 8001012:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001014:	4a0f      	ldr	r2, [pc, #60]	; (8001054 <SystemInit+0x5c>)
 8001016:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <SystemInit+0x5c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800101e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001022:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001024:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <SystemInit+0x5c>)
 8001026:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <SystemInit+0x5c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800102e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001030:	4a08      	ldr	r2, [pc, #32]	; (8001054 <SystemInit+0x5c>)
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <SystemInit+0x5c>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800103a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <SystemInit+0x5c>)
 800103e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001042:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001044:	f000 f80c 	bl	8001060 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001048:	4b04      	ldr	r3, [pc, #16]	; (800105c <SystemInit+0x64>)
 800104a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800104e:	609a      	str	r2, [r3, #8]
#endif 
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40021000 	.word	0x40021000
 8001058:	f8ff0000 	.word	0xf8ff0000
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001064:	f000 f802 	bl	800106c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001068:	bf00      	nop
 800106a:	bd80      	pop	{r7, pc}

0800106c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	2300      	movs	r3, #0
 8001078:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800107a:	4a3a      	ldr	r2, [pc, #232]	; (8001164 <SetSysClockTo72+0xf8>)
 800107c:	4b39      	ldr	r3, [pc, #228]	; (8001164 <SetSysClockTo72+0xf8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001084:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001086:	4b37      	ldr	r3, [pc, #220]	; (8001164 <SetSysClockTo72+0xf8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3301      	adds	r3, #1
 8001094:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d103      	bne.n	80010a4 <SetSysClockTo72+0x38>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80010a2:	d1f0      	bne.n	8001086 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80010a4:	4b2f      	ldr	r3, [pc, #188]	; (8001164 <SetSysClockTo72+0xf8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80010b0:	2301      	movs	r3, #1
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	e001      	b.n	80010ba <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80010b6:	2300      	movs	r3, #0
 80010b8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d14b      	bne.n	8001158 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80010c0:	4a29      	ldr	r2, [pc, #164]	; (8001168 <SetSysClockTo72+0xfc>)
 80010c2:	4b29      	ldr	r3, [pc, #164]	; (8001168 <SetSysClockTo72+0xfc>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f043 0310 	orr.w	r3, r3, #16
 80010ca:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80010cc:	4a26      	ldr	r2, [pc, #152]	; (8001168 <SetSysClockTo72+0xfc>)
 80010ce:	4b26      	ldr	r3, [pc, #152]	; (8001168 <SetSysClockTo72+0xfc>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f023 0303 	bic.w	r3, r3, #3
 80010d6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80010d8:	4a23      	ldr	r2, [pc, #140]	; (8001168 <SetSysClockTo72+0xfc>)
 80010da:	4b23      	ldr	r3, [pc, #140]	; (8001168 <SetSysClockTo72+0xfc>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f043 0302 	orr.w	r3, r3, #2
 80010e2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80010e4:	4a1f      	ldr	r2, [pc, #124]	; (8001164 <SetSysClockTo72+0xf8>)
 80010e6:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <SetSysClockTo72+0xf8>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80010ec:	4a1d      	ldr	r2, [pc, #116]	; (8001164 <SetSysClockTo72+0xf8>)
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <SetSysClockTo72+0xf8>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80010f4:	4a1b      	ldr	r2, [pc, #108]	; (8001164 <SetSysClockTo72+0xf8>)
 80010f6:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <SetSysClockTo72+0xf8>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010fe:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001100:	4a18      	ldr	r2, [pc, #96]	; (8001164 <SetSysClockTo72+0xf8>)
 8001102:	4b18      	ldr	r3, [pc, #96]	; (8001164 <SetSysClockTo72+0xf8>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800110a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 800110c:	4a15      	ldr	r2, [pc, #84]	; (8001164 <SetSysClockTo72+0xf8>)
 800110e:	4b15      	ldr	r3, [pc, #84]	; (8001164 <SetSysClockTo72+0xf8>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001116:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001118:	4a12      	ldr	r2, [pc, #72]	; (8001164 <SetSysClockTo72+0xf8>)
 800111a:	4b12      	ldr	r3, [pc, #72]	; (8001164 <SetSysClockTo72+0xf8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001122:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001124:	bf00      	nop
 8001126:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <SetSysClockTo72+0xf8>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d0f9      	beq.n	8001126 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001132:	4a0c      	ldr	r2, [pc, #48]	; (8001164 <SetSysClockTo72+0xf8>)
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <SetSysClockTo72+0xf8>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f023 0303 	bic.w	r3, r3, #3
 800113c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800113e:	4a09      	ldr	r2, [pc, #36]	; (8001164 <SetSysClockTo72+0xf8>)
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <SetSysClockTo72+0xf8>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800114a:	bf00      	nop
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <SetSysClockTo72+0xf8>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 030c 	and.w	r3, r3, #12
 8001154:	2b08      	cmp	r3, #8
 8001156:	d1f9      	bne.n	800114c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	40021000 	.word	0x40021000
 8001168:	40022000 	.word	0x40022000

0800116c <__libc_init_array>:
 800116c:	b570      	push	{r4, r5, r6, lr}
 800116e:	2500      	movs	r5, #0
 8001170:	4e0c      	ldr	r6, [pc, #48]	; (80011a4 <__libc_init_array+0x38>)
 8001172:	4c0d      	ldr	r4, [pc, #52]	; (80011a8 <__libc_init_array+0x3c>)
 8001174:	1ba4      	subs	r4, r4, r6
 8001176:	10a4      	asrs	r4, r4, #2
 8001178:	42a5      	cmp	r5, r4
 800117a:	d109      	bne.n	8001190 <__libc_init_array+0x24>
 800117c:	f000 f81a 	bl	80011b4 <_init>
 8001180:	2500      	movs	r5, #0
 8001182:	4e0a      	ldr	r6, [pc, #40]	; (80011ac <__libc_init_array+0x40>)
 8001184:	4c0a      	ldr	r4, [pc, #40]	; (80011b0 <__libc_init_array+0x44>)
 8001186:	1ba4      	subs	r4, r4, r6
 8001188:	10a4      	asrs	r4, r4, #2
 800118a:	42a5      	cmp	r5, r4
 800118c:	d105      	bne.n	800119a <__libc_init_array+0x2e>
 800118e:	bd70      	pop	{r4, r5, r6, pc}
 8001190:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001194:	4798      	blx	r3
 8001196:	3501      	adds	r5, #1
 8001198:	e7ee      	b.n	8001178 <__libc_init_array+0xc>
 800119a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800119e:	4798      	blx	r3
 80011a0:	3501      	adds	r5, #1
 80011a2:	e7f2      	b.n	800118a <__libc_init_array+0x1e>
 80011a4:	080011cc 	.word	0x080011cc
 80011a8:	080011cc 	.word	0x080011cc
 80011ac:	080011cc 	.word	0x080011cc
 80011b0:	080011d0 	.word	0x080011d0

080011b4 <_init>:
 80011b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011b6:	bf00      	nop
 80011b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ba:	bc08      	pop	{r3}
 80011bc:	469e      	mov	lr, r3
 80011be:	4770      	bx	lr

080011c0 <_fini>:
 80011c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011c2:	bf00      	nop
 80011c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011c6:	bc08      	pop	{r3}
 80011c8:	469e      	mov	lr, r3
 80011ca:	4770      	bx	lr
