###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18475   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12426   # Number of read row buffer hits
num_read_cmds                  =        18475   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6056   # Number of ACT commands
num_pre_cmds                   =         6045   # Number of PRE commands
num_ondemand_pres              =         1761   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2758052   # Cyles of rank active rank.0
rank_active_cycles.1           =      2232252   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7241948   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7767748   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16766   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          222   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           29   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           24   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1372   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5988   # Read request latency (cycles)
read_latency[40-59]            =         4396   # Read request latency (cycles)
read_latency[60-79]            =         2096   # Read request latency (cycles)
read_latency[80-99]            =          678   # Read request latency (cycles)
read_latency[100-119]          =          635   # Read request latency (cycles)
read_latency[120-139]          =          466   # Read request latency (cycles)
read_latency[140-159]          =          297   # Read request latency (cycles)
read_latency[160-179]          =          261   # Read request latency (cycles)
read_latency[180-199]          =          265   # Read request latency (cycles)
read_latency[200-]             =         3393   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.44912e+07   # Read energy
act_energy                     =  1.65692e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.47614e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.72852e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.72102e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.39293e+09   # Active standby energy rank.1
average_read_latency           =        148.9   # Average read request latency (cycles)
average_interarrival           =      541.164   # Average request interarrival latency (cycles)
total_energy                   =  1.11143e+10   # Total energy (pJ)
average_power                  =      1111.43   # Average power (mW)
average_bandwidth              =     0.157653   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16261   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11769   # Number of read row buffer hits
num_read_cmds                  =        16261   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4493   # Number of ACT commands
num_pre_cmds                   =         4482   # Number of PRE commands
num_ondemand_pres              =          119   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2393841   # Cyles of rank active rank.0
rank_active_cycles.1           =      2394282   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7606159   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7605718   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14544   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          240   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           64   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           22   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           18   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1320   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6560   # Read request latency (cycles)
read_latency[40-59]            =         4756   # Read request latency (cycles)
read_latency[60-79]            =         1368   # Read request latency (cycles)
read_latency[80-99]            =          596   # Read request latency (cycles)
read_latency[100-119]          =          433   # Read request latency (cycles)
read_latency[120-139]          =          277   # Read request latency (cycles)
read_latency[140-159]          =          243   # Read request latency (cycles)
read_latency[160-179]          =          233   # Read request latency (cycles)
read_latency[180-199]          =          161   # Read request latency (cycles)
read_latency[200-]             =         1634   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.55644e+07   # Read energy
act_energy                     =  1.22928e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.65096e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65074e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.49376e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.49403e+09   # Active standby energy rank.1
average_read_latency           =      84.3214   # Average read request latency (cycles)
average_interarrival           =      614.846   # Average request interarrival latency (cycles)
total_energy                   =   1.1072e+10   # Total energy (pJ)
average_power                  =       1107.2   # Average power (mW)
average_bandwidth              =     0.138761   # Average bandwidth
