-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pgconv64_1x1_1bit is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bottom_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    bottom_V_ce0 : OUT STD_LOGIC;
    bottom_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    top_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_0_V_ce0 : OUT STD_LOGIC;
    top_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_0_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_0_V_ce1 : OUT STD_LOGIC;
    top_0_V_we1 : OUT STD_LOGIC;
    top_0_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_1_V_ce0 : OUT STD_LOGIC;
    top_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_1_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_1_V_ce1 : OUT STD_LOGIC;
    top_1_V_we1 : OUT STD_LOGIC;
    top_1_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_2_V_ce0 : OUT STD_LOGIC;
    top_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_2_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_2_V_ce1 : OUT STD_LOGIC;
    top_2_V_we1 : OUT STD_LOGIC;
    top_2_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_3_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_3_V_ce0 : OUT STD_LOGIC;
    top_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_3_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_3_V_ce1 : OUT STD_LOGIC;
    top_3_V_we1 : OUT STD_LOGIC;
    top_3_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_4_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_4_V_ce0 : OUT STD_LOGIC;
    top_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_4_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_4_V_ce1 : OUT STD_LOGIC;
    top_4_V_we1 : OUT STD_LOGIC;
    top_4_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_5_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_5_V_ce0 : OUT STD_LOGIC;
    top_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_5_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_5_V_ce1 : OUT STD_LOGIC;
    top_5_V_we1 : OUT STD_LOGIC;
    top_5_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_6_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_6_V_ce0 : OUT STD_LOGIC;
    top_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_6_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_6_V_ce1 : OUT STD_LOGIC;
    top_6_V_we1 : OUT STD_LOGIC;
    top_6_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_7_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_7_V_ce0 : OUT STD_LOGIC;
    top_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_7_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_7_V_ce1 : OUT STD_LOGIC;
    top_7_V_we1 : OUT STD_LOGIC;
    top_7_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_8_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_8_V_ce0 : OUT STD_LOGIC;
    top_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_8_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_8_V_ce1 : OUT STD_LOGIC;
    top_8_V_we1 : OUT STD_LOGIC;
    top_8_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_9_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_9_V_ce0 : OUT STD_LOGIC;
    top_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_9_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_9_V_ce1 : OUT STD_LOGIC;
    top_9_V_we1 : OUT STD_LOGIC;
    top_9_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_10_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_10_V_ce0 : OUT STD_LOGIC;
    top_10_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_10_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_10_V_ce1 : OUT STD_LOGIC;
    top_10_V_we1 : OUT STD_LOGIC;
    top_10_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_11_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_11_V_ce0 : OUT STD_LOGIC;
    top_11_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_11_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_11_V_ce1 : OUT STD_LOGIC;
    top_11_V_we1 : OUT STD_LOGIC;
    top_11_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_12_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_12_V_ce0 : OUT STD_LOGIC;
    top_12_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_12_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_12_V_ce1 : OUT STD_LOGIC;
    top_12_V_we1 : OUT STD_LOGIC;
    top_12_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_13_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_13_V_ce0 : OUT STD_LOGIC;
    top_13_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_13_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_13_V_ce1 : OUT STD_LOGIC;
    top_13_V_we1 : OUT STD_LOGIC;
    top_13_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_14_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_14_V_ce0 : OUT STD_LOGIC;
    top_14_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_14_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_14_V_ce1 : OUT STD_LOGIC;
    top_14_V_we1 : OUT STD_LOGIC;
    top_14_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_15_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_15_V_ce0 : OUT STD_LOGIC;
    top_15_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_15_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_15_V_ce1 : OUT STD_LOGIC;
    top_15_V_we1 : OUT STD_LOGIC;
    top_15_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_16_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_16_V_ce0 : OUT STD_LOGIC;
    top_16_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_16_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_16_V_ce1 : OUT STD_LOGIC;
    top_16_V_we1 : OUT STD_LOGIC;
    top_16_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_17_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_17_V_ce0 : OUT STD_LOGIC;
    top_17_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_17_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_17_V_ce1 : OUT STD_LOGIC;
    top_17_V_we1 : OUT STD_LOGIC;
    top_17_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_18_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_18_V_ce0 : OUT STD_LOGIC;
    top_18_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_18_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_18_V_ce1 : OUT STD_LOGIC;
    top_18_V_we1 : OUT STD_LOGIC;
    top_18_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_19_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_19_V_ce0 : OUT STD_LOGIC;
    top_19_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_19_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_19_V_ce1 : OUT STD_LOGIC;
    top_19_V_we1 : OUT STD_LOGIC;
    top_19_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_20_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_20_V_ce0 : OUT STD_LOGIC;
    top_20_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_20_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_20_V_ce1 : OUT STD_LOGIC;
    top_20_V_we1 : OUT STD_LOGIC;
    top_20_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_21_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_21_V_ce0 : OUT STD_LOGIC;
    top_21_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_21_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_21_V_ce1 : OUT STD_LOGIC;
    top_21_V_we1 : OUT STD_LOGIC;
    top_21_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_22_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_22_V_ce0 : OUT STD_LOGIC;
    top_22_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_22_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_22_V_ce1 : OUT STD_LOGIC;
    top_22_V_we1 : OUT STD_LOGIC;
    top_22_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_23_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_23_V_ce0 : OUT STD_LOGIC;
    top_23_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_23_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_23_V_ce1 : OUT STD_LOGIC;
    top_23_V_we1 : OUT STD_LOGIC;
    top_23_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_24_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_24_V_ce0 : OUT STD_LOGIC;
    top_24_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_24_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_24_V_ce1 : OUT STD_LOGIC;
    top_24_V_we1 : OUT STD_LOGIC;
    top_24_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_25_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_25_V_ce0 : OUT STD_LOGIC;
    top_25_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_25_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_25_V_ce1 : OUT STD_LOGIC;
    top_25_V_we1 : OUT STD_LOGIC;
    top_25_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_26_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_26_V_ce0 : OUT STD_LOGIC;
    top_26_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_26_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_26_V_ce1 : OUT STD_LOGIC;
    top_26_V_we1 : OUT STD_LOGIC;
    top_26_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_27_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_27_V_ce0 : OUT STD_LOGIC;
    top_27_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_27_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_27_V_ce1 : OUT STD_LOGIC;
    top_27_V_we1 : OUT STD_LOGIC;
    top_27_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_28_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_28_V_ce0 : OUT STD_LOGIC;
    top_28_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_28_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_28_V_ce1 : OUT STD_LOGIC;
    top_28_V_we1 : OUT STD_LOGIC;
    top_28_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_29_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_29_V_ce0 : OUT STD_LOGIC;
    top_29_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_29_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_29_V_ce1 : OUT STD_LOGIC;
    top_29_V_we1 : OUT STD_LOGIC;
    top_29_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_30_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_30_V_ce0 : OUT STD_LOGIC;
    top_30_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_30_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_30_V_ce1 : OUT STD_LOGIC;
    top_30_V_we1 : OUT STD_LOGIC;
    top_30_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    top_31_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_31_V_ce0 : OUT STD_LOGIC;
    top_31_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    top_31_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    top_31_V_ce1 : OUT STD_LOGIC;
    top_31_V_we1 : OUT STD_LOGIC;
    top_31_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    tile_row : IN STD_LOGIC_VECTOR (4 downto 0);
    tile_col : IN STD_LOGIC_VECTOR (4 downto 0);
    ch_col : IN STD_LOGIC_VECTOR (4 downto 0);
    map_dim : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_buf_1x1_V_0_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_0_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_0_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_1_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_1_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_2_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_2_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_3_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_3_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_4_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_4_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_5_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_5_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_5_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_6_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_6_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_6_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_7_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_7_ce1 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_7_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of pgconv64_1x1_1bit is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_C4 : STD_LOGIC_VECTOR (7 downto 0) := "11000100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv14_1FFF : STD_LOGIC_VECTOR (13 downto 0) := "01111111111111";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv15_72 : STD_LOGIC_VECTOR (14 downto 0) := "000000001110010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten21_reg_881 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_factor_0_reg_892 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_904 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_0_reg_915 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_0_reg_926 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln211_fu_1049_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln211_reg_3643 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln217_1_fu_1093_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln217_1_reg_3648 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln213_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3653 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln213_reg_3653_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3653_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3653_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3653_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3653_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3653_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3653_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln213_fu_1102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln214_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln214_reg_3662 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln214_fu_1152_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_reg_3667 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_reg_3667_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_reg_3667_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_reg_3667_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_reg_3667_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_reg_3667_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_1_fu_1160_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_1_reg_3673 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_fu_1168_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln214_2_fu_1180_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln213_1_fu_1194_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln213_1_reg_3690 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal trunc_ln213_fu_1201_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln213_reg_3695 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln213_reg_3695_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln213_reg_3695_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln213_reg_3695_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln213_reg_3695_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln213_reg_3695_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln213_reg_3695_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln214_1_fu_1224_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln214_1_reg_3715 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_fu_1232_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_reg_3720 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_reg_3720_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_reg_3720_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_reg_3720_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_reg_3720_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3635_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln217_2_reg_3726 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal bot1_WB_V_reg_3736 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_0_1_reg_3756 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal weight_buf_1x1_V_0_1_1_reg_3761 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_2_1_reg_3766 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_3_1_reg_3771 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_4_1_reg_3776 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_5_1_reg_3781 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_6_1_reg_3786 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_7_1_reg_3791 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_0_2_reg_3796 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_1_2_reg_3801 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_2_2_reg_3806 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_3_2_reg_3811 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_4_2_reg_3816 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_5_2_reg_3821 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_6_2_reg_3826 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf_1x1_V_0_7_2_reg_3831 : STD_LOGIC_VECTOR (63 downto 0);
    signal top_0_V_addr_reg_3836 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_0_V_addr_reg_3836_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_1_V_addr_reg_3842 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_1_V_addr_reg_3842_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_2_V_addr_reg_3848 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_2_V_addr_reg_3848_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_3_V_addr_reg_3854 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_3_V_addr_reg_3854_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_4_V_addr_reg_3860 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_4_V_addr_reg_3860_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_5_V_addr_reg_3866 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_5_V_addr_reg_3866_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_6_V_addr_reg_3872 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_6_V_addr_reg_3872_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_7_V_addr_reg_3878 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_7_V_addr_reg_3878_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_8_V_addr_reg_3884 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_8_V_addr_reg_3884_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_9_V_addr_reg_3890 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_9_V_addr_reg_3890_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_10_V_addr_reg_3896 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_10_V_addr_reg_3896_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_11_V_addr_reg_3902 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_11_V_addr_reg_3902_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_12_V_addr_reg_3908 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_12_V_addr_reg_3908_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_13_V_addr_reg_3914 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_13_V_addr_reg_3914_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_14_V_addr_reg_3920 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_14_V_addr_reg_3920_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_15_V_addr_reg_3926 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_15_V_addr_reg_3926_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_16_V_addr_reg_3932 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_16_V_addr_reg_3932_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_17_V_addr_reg_3938 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_17_V_addr_reg_3938_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_18_V_addr_reg_3944 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_18_V_addr_reg_3944_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_19_V_addr_reg_3950 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_19_V_addr_reg_3950_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_20_V_addr_reg_3956 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_20_V_addr_reg_3956_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_21_V_addr_reg_3962 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_21_V_addr_reg_3962_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_22_V_addr_reg_3968 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_22_V_addr_reg_3968_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_23_V_addr_reg_3974 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_23_V_addr_reg_3974_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_24_V_addr_reg_3980 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_24_V_addr_reg_3980_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_25_V_addr_reg_3986 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_25_V_addr_reg_3986_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_26_V_addr_reg_3992 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_26_V_addr_reg_3992_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_27_V_addr_reg_3998 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_27_V_addr_reg_3998_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_28_V_addr_reg_4004 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_28_V_addr_reg_4004_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_29_V_addr_reg_4010 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_29_V_addr_reg_4010_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_30_V_addr_reg_4016 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_30_V_addr_reg_4016_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal top_31_V_addr_reg_4022 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_31_V_addr_reg_4022_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_engine_64_fu_937_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_reg_4028 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_943_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_1_reg_4033 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_949_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_2_reg_4038 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_955_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_3_reg_4043 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_961_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_4_reg_4048 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_967_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_5_reg_4053 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_973_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_6_reg_4058 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_979_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_7_reg_4063 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_985_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_8_reg_4068 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_991_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_9_reg_4073 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_997_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_s_reg_4078 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_1003_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_10_reg_4083 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_1009_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_11_reg_4088 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_1015_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_12_reg_4093 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_1021_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_13_reg_4098 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_engine_64_fu_1027_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal op_V_assign_0_14_reg_4103 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_164_reg_4108 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_0_V_1_fu_1463_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_0_V_1_reg_4114 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_165_reg_4120 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4126 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_166_reg_4132 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_1_V_1_fu_1516_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_1_V_1_reg_4138 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_167_reg_4144 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4150 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_168_reg_4156 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_2_V_1_fu_1569_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_2_V_1_reg_4162 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_169_reg_4168 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4174 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_170_reg_4180 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_3_V_1_fu_1622_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_3_V_1_reg_4186 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_171_reg_4192 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_4198 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_172_reg_4204 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_4_V_1_fu_1675_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_4_V_1_reg_4210 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_173_reg_4216 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_4222 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_174_reg_4228 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_5_V_1_fu_1728_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_5_V_1_reg_4234 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_175_reg_4240 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_4246 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_176_reg_4252 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_6_V_1_fu_1781_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_6_V_1_reg_4258 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_177_reg_4264 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_4270 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_178_reg_4276 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_7_V_1_fu_1834_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_7_V_1_reg_4282 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_179_reg_4288 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_4294 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_180_reg_4300 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_8_V_1_fu_1887_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_8_V_1_reg_4306 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_181_reg_4312 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_4318 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_182_reg_4324 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_9_V_1_fu_1940_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_9_V_1_reg_4330 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_183_reg_4336 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_4342 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_184_reg_4348 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_10_V_1_fu_1993_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_10_V_1_reg_4354 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_185_reg_4360 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_4366 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_186_reg_4372 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_11_V_1_fu_2046_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_11_V_1_reg_4378 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_187_reg_4384 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_4390 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_188_reg_4396 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_12_V_1_fu_2099_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_12_V_1_reg_4402 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_189_reg_4408 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_4414 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_190_reg_4420 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_13_V_1_fu_2152_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_13_V_1_reg_4426 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_191_reg_4432 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_4438 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_192_reg_4444 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_14_V_1_fu_2205_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_14_V_1_reg_4450 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_193_reg_4456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_4462 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_194_reg_4468 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_buf_15_V_1_fu_2258_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_15_V_1_reg_4474 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_195_reg_4480 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_phi_mux_ch_factor_0_phi_fu_896_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_row_0_phi_fu_919_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln217_fu_1252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_3_fu_1286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln340_65_fu_2356_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_66_fu_2440_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_67_fu_2524_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_68_fu_2608_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_69_fu_2692_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_70_fu_2776_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_71_fu_2860_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_72_fu_2944_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_73_fu_3028_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_74_fu_3112_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_75_fu_3196_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_76_fu_3280_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_77_fu_3364_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_78_fu_3448_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_79_fu_3532_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln340_80_fu_3616_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_1033_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln211_fu_1041_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln211_1_fu_1045_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln211_fu_1063_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln211_1_fu_1067_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln211_4_fu_1075_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln211_5_fu_1079_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln211_1_fu_1083_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3626_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln215_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln213_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln213_fu_1114_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln213_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln214_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_fu_1140_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln214_2_fu_1174_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ch_factor_fu_1188_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1205_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_fu_1221_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln214_1_fu_1229_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln203_fu_1213_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln217_2_fu_1244_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln217_1_fu_1247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_163_fu_1260_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_1_fu_1267_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_fu_1257_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_2_fu_1277_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_1_fu_1271_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_2_fu_1280_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal top_buf_0_V_fu_1322_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln5_fu_1438_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_fu_1434_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_fu_1445_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_fu_1449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_1_V_fu_1329_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_s_fu_1491_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_1_fu_1487_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_1_fu_1498_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_34_fu_1502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_2_V_fu_1336_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_31_fu_1544_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_2_fu_1540_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_2_fu_1551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_35_fu_1555_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_3_V_fu_1343_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_32_fu_1597_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_3_fu_1593_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_3_fu_1604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_36_fu_1608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_4_V_fu_1350_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_33_fu_1650_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_4_fu_1646_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_4_fu_1657_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_37_fu_1661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_5_V_fu_1357_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_34_fu_1703_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_5_fu_1699_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_5_fu_1710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_38_fu_1714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_6_V_fu_1364_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_35_fu_1756_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_6_fu_1752_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_6_fu_1763_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_39_fu_1767_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_7_V_fu_1371_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_36_fu_1809_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_7_fu_1805_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_7_fu_1816_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_40_fu_1820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_8_V_fu_1378_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_37_fu_1862_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_8_fu_1858_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_8_fu_1869_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_41_fu_1873_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_9_V_fu_1385_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_38_fu_1915_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_9_fu_1911_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_9_fu_1922_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_42_fu_1926_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_10_V_fu_1392_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_39_fu_1968_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_10_fu_1964_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_10_fu_1975_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_43_fu_1979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_11_V_fu_1399_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_40_fu_2021_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_11_fu_2017_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_11_fu_2028_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_44_fu_2032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_12_V_fu_1406_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_41_fu_2074_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_12_fu_2070_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_12_fu_2081_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_45_fu_2085_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_13_V_fu_1413_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_42_fu_2127_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_13_fu_2123_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_13_fu_2134_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_46_fu_2138_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_14_V_fu_1420_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_43_fu_2180_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_14_fu_2176_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_14_fu_2187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_47_fu_2191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_buf_15_V_fu_1427_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_44_fu_2233_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_15_fu_2229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_15_fu_2240_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_48_fu_2244_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln785_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_2292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_2313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_32_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_2342_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_0_V_2_fu_2349_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_1_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_33_fu_2403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_1_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_32_fu_2414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_2408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_33_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_32_fu_2426_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_1_V_2_fu_2433_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_2_fu_2450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_2_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_2_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_2_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_34_fu_2487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_2_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_33_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_2492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_34_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_33_fu_2510_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_2_V_2_fu_2517_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_3_fu_2534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_3_fu_2539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_3_fu_2560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_3_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_35_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_3_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_34_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_35_fu_2588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_34_fu_2594_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_3_V_2_fu_2601_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_4_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_4_fu_2623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_4_fu_2644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_4_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_36_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_4_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_35_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_36_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_35_fu_2678_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_4_V_2_fu_2685_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_5_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_5_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_5_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_5_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_37_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_5_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_36_fu_2750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_37_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_36_fu_2762_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_5_V_2_fu_2769_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_6_fu_2786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_6_fu_2791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_6_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_2807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_6_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_38_fu_2823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_6_fu_2801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_37_fu_2834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_38_fu_2840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_37_fu_2846_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_6_V_2_fu_2853_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_7_fu_2870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_7_fu_2875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_7_fu_2896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_7_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_39_fu_2907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_7_fu_2885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_38_fu_2918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_2912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_39_fu_2924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_38_fu_2930_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_7_V_2_fu_2937_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_8_fu_2954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_8_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_8_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_2975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_8_fu_2985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_40_fu_2991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_8_fu_2969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_39_fu_3002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_40_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_39_fu_3014_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_8_V_2_fu_3021_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_9_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_9_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_9_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_3059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_9_fu_3069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_41_fu_3075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_9_fu_3053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_40_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_41_fu_3092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_40_fu_3098_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_9_V_2_fu_3105_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_10_fu_3122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_10_fu_3127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_3132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_10_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_3143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_10_fu_3153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_42_fu_3159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_10_fu_3137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_41_fu_3170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_42_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_41_fu_3182_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_10_V_2_fu_3189_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_11_fu_3206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_11_fu_3211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_3216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_11_fu_3232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_11_fu_3227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_11_fu_3237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_43_fu_3243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_11_fu_3221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_42_fu_3254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_3248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_43_fu_3260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_42_fu_3266_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_11_V_2_fu_3273_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_12_fu_3290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_12_fu_3295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_3300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_12_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_12_fu_3311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_12_fu_3321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_44_fu_3327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_12_fu_3305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_43_fu_3338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_3332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_44_fu_3344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_43_fu_3350_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_12_V_2_fu_3357_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_13_fu_3374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_13_fu_3379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_3384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_13_fu_3400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_13_fu_3395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_13_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_45_fu_3411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_13_fu_3389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_44_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_45_fu_3428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_44_fu_3434_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_13_V_2_fu_3441_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_14_fu_3458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_14_fu_3463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_3468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_14_fu_3484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_14_fu_3479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_14_fu_3489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_46_fu_3495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_14_fu_3473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_45_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_14_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_46_fu_3512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_45_fu_3518_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_14_V_2_fu_3525_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln785_15_fu_3542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_15_fu_3547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_3552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_15_fu_3568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_15_fu_3563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_15_fu_3573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_47_fu_3579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_15_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_46_fu_3590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_3584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_47_fu_3596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_46_fu_3602_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_buf_15_V_2_fu_3609_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3626_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3626_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3635_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3635_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_3626_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3626_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3635_p20 : STD_LOGIC_VECTOR (14 downto 0);

    component compute_engine_64 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        b_V : IN STD_LOGIC_VECTOR (63 downto 0);
        w_V : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component FracNet_mac_muladpcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component FracNet_mac_muladqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    grp_compute_engine_64_fu_937 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_0_1_reg_3756,
        ap_return => grp_compute_engine_64_fu_937_ap_return);

    grp_compute_engine_64_fu_943 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_1_1_reg_3761,
        ap_return => grp_compute_engine_64_fu_943_ap_return);

    grp_compute_engine_64_fu_949 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_2_1_reg_3766,
        ap_return => grp_compute_engine_64_fu_949_ap_return);

    grp_compute_engine_64_fu_955 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_3_1_reg_3771,
        ap_return => grp_compute_engine_64_fu_955_ap_return);

    grp_compute_engine_64_fu_961 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_4_1_reg_3776,
        ap_return => grp_compute_engine_64_fu_961_ap_return);

    grp_compute_engine_64_fu_967 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_5_1_reg_3781,
        ap_return => grp_compute_engine_64_fu_967_ap_return);

    grp_compute_engine_64_fu_973 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_6_1_reg_3786,
        ap_return => grp_compute_engine_64_fu_973_ap_return);

    grp_compute_engine_64_fu_979 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_7_1_reg_3791,
        ap_return => grp_compute_engine_64_fu_979_ap_return);

    grp_compute_engine_64_fu_985 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_0_2_reg_3796,
        ap_return => grp_compute_engine_64_fu_985_ap_return);

    grp_compute_engine_64_fu_991 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_1_2_reg_3801,
        ap_return => grp_compute_engine_64_fu_991_ap_return);

    grp_compute_engine_64_fu_997 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_2_2_reg_3806,
        ap_return => grp_compute_engine_64_fu_997_ap_return);

    grp_compute_engine_64_fu_1003 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_3_2_reg_3811,
        ap_return => grp_compute_engine_64_fu_1003_ap_return);

    grp_compute_engine_64_fu_1009 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_4_2_reg_3816,
        ap_return => grp_compute_engine_64_fu_1009_ap_return);

    grp_compute_engine_64_fu_1015 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_5_2_reg_3821,
        ap_return => grp_compute_engine_64_fu_1015_ap_return);

    grp_compute_engine_64_fu_1021 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_6_2_reg_3826,
        ap_return => grp_compute_engine_64_fu_1021_ap_return);

    grp_compute_engine_64_fu_1027 : component compute_engine_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        b_V => bot1_WB_V_reg_3736,
        w_V => weight_buf_1x1_V_0_7_2_reg_3831,
        ap_return => grp_compute_engine_64_fu_1027_ap_return);

    FracNet_mac_muladpcA_U733 : component FracNet_mac_muladpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 8,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_3626_p0,
        din1 => grp_fu_3626_p1,
        din2 => sub_ln211_1_fu_1083_p2,
        dout => grp_fu_3626_p3);

    FracNet_mac_muladqcK_U734 : component FracNet_mac_muladqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        din2_WIDTH => 4,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_3635_p0,
        din1 => add_ln214_1_reg_3715,
        din2 => grp_fu_3635_p2,
        dout => grp_fu_3635_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ch_factor_0_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln213_reg_3653_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ch_factor_0_reg_892 <= select_ln213_1_reg_3690;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ch_factor_0_reg_892 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    col_0_reg_926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_fu_1096_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                col_0_reg_926 <= col_fu_1168_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_0_reg_926 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    indvar_flatten21_reg_881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_fu_1096_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten21_reg_881 <= add_ln213_fu_1102_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten21_reg_881 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_fu_1096_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_904 <= select_ln214_2_fu_1180_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_904 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    row_0_reg_915_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_reg_3653 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                row_0_reg_915 <= select_ln214_1_reg_3673;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_0_reg_915 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_reg_3653 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln203_reg_3720 <= add_ln203_fu_1232_p2;
                add_ln214_1_reg_3715 <= add_ln214_1_fu_1224_p2;
                trunc_ln213_reg_3695 <= trunc_ln213_fu_1201_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln203_reg_3720_pp0_iter2_reg <= add_ln203_reg_3720;
                add_ln203_reg_3720_pp0_iter3_reg <= add_ln203_reg_3720_pp0_iter2_reg;
                add_ln203_reg_3720_pp0_iter4_reg <= add_ln203_reg_3720_pp0_iter3_reg;
                add_ln203_reg_3720_pp0_iter5_reg <= add_ln203_reg_3720_pp0_iter4_reg;
                icmp_ln213_reg_3653_pp0_iter2_reg <= icmp_ln213_reg_3653_pp0_iter1_reg;
                icmp_ln213_reg_3653_pp0_iter3_reg <= icmp_ln213_reg_3653_pp0_iter2_reg;
                icmp_ln213_reg_3653_pp0_iter4_reg <= icmp_ln213_reg_3653_pp0_iter3_reg;
                icmp_ln213_reg_3653_pp0_iter5_reg <= icmp_ln213_reg_3653_pp0_iter4_reg;
                icmp_ln213_reg_3653_pp0_iter6_reg <= icmp_ln213_reg_3653_pp0_iter5_reg;
                icmp_ln213_reg_3653_pp0_iter7_reg <= icmp_ln213_reg_3653_pp0_iter6_reg;
                select_ln214_reg_3667_pp0_iter2_reg <= select_ln214_reg_3667_pp0_iter1_reg;
                select_ln214_reg_3667_pp0_iter3_reg <= select_ln214_reg_3667_pp0_iter2_reg;
                select_ln214_reg_3667_pp0_iter4_reg <= select_ln214_reg_3667_pp0_iter3_reg;
                select_ln214_reg_3667_pp0_iter5_reg <= select_ln214_reg_3667_pp0_iter4_reg;
                top_0_V_addr_reg_3836_pp0_iter7_reg <= top_0_V_addr_reg_3836;
                top_10_V_addr_reg_3896_pp0_iter7_reg <= top_10_V_addr_reg_3896;
                top_11_V_addr_reg_3902_pp0_iter7_reg <= top_11_V_addr_reg_3902;
                top_12_V_addr_reg_3908_pp0_iter7_reg <= top_12_V_addr_reg_3908;
                top_13_V_addr_reg_3914_pp0_iter7_reg <= top_13_V_addr_reg_3914;
                top_14_V_addr_reg_3920_pp0_iter7_reg <= top_14_V_addr_reg_3920;
                top_15_V_addr_reg_3926_pp0_iter7_reg <= top_15_V_addr_reg_3926;
                top_16_V_addr_reg_3932_pp0_iter7_reg <= top_16_V_addr_reg_3932;
                top_17_V_addr_reg_3938_pp0_iter7_reg <= top_17_V_addr_reg_3938;
                top_18_V_addr_reg_3944_pp0_iter7_reg <= top_18_V_addr_reg_3944;
                top_19_V_addr_reg_3950_pp0_iter7_reg <= top_19_V_addr_reg_3950;
                top_1_V_addr_reg_3842_pp0_iter7_reg <= top_1_V_addr_reg_3842;
                top_20_V_addr_reg_3956_pp0_iter7_reg <= top_20_V_addr_reg_3956;
                top_21_V_addr_reg_3962_pp0_iter7_reg <= top_21_V_addr_reg_3962;
                top_22_V_addr_reg_3968_pp0_iter7_reg <= top_22_V_addr_reg_3968;
                top_23_V_addr_reg_3974_pp0_iter7_reg <= top_23_V_addr_reg_3974;
                top_24_V_addr_reg_3980_pp0_iter7_reg <= top_24_V_addr_reg_3980;
                top_25_V_addr_reg_3986_pp0_iter7_reg <= top_25_V_addr_reg_3986;
                top_26_V_addr_reg_3992_pp0_iter7_reg <= top_26_V_addr_reg_3992;
                top_27_V_addr_reg_3998_pp0_iter7_reg <= top_27_V_addr_reg_3998;
                top_28_V_addr_reg_4004_pp0_iter7_reg <= top_28_V_addr_reg_4004;
                top_29_V_addr_reg_4010_pp0_iter7_reg <= top_29_V_addr_reg_4010;
                top_2_V_addr_reg_3848_pp0_iter7_reg <= top_2_V_addr_reg_3848;
                top_30_V_addr_reg_4016_pp0_iter7_reg <= top_30_V_addr_reg_4016;
                top_31_V_addr_reg_4022_pp0_iter7_reg <= top_31_V_addr_reg_4022;
                top_3_V_addr_reg_3854_pp0_iter7_reg <= top_3_V_addr_reg_3854;
                top_4_V_addr_reg_3860_pp0_iter7_reg <= top_4_V_addr_reg_3860;
                top_5_V_addr_reg_3866_pp0_iter7_reg <= top_5_V_addr_reg_3866;
                top_6_V_addr_reg_3872_pp0_iter7_reg <= top_6_V_addr_reg_3872;
                top_7_V_addr_reg_3878_pp0_iter7_reg <= top_7_V_addr_reg_3878;
                top_8_V_addr_reg_3884_pp0_iter7_reg <= top_8_V_addr_reg_3884;
                top_9_V_addr_reg_3890_pp0_iter7_reg <= top_9_V_addr_reg_3890;
                trunc_ln213_reg_3695_pp0_iter2_reg <= trunc_ln213_reg_3695;
                trunc_ln213_reg_3695_pp0_iter3_reg <= trunc_ln213_reg_3695_pp0_iter2_reg;
                trunc_ln213_reg_3695_pp0_iter4_reg <= trunc_ln213_reg_3695_pp0_iter3_reg;
                trunc_ln213_reg_3695_pp0_iter5_reg <= trunc_ln213_reg_3695_pp0_iter4_reg;
                trunc_ln213_reg_3695_pp0_iter6_reg <= trunc_ln213_reg_3695_pp0_iter5_reg;
                trunc_ln213_reg_3695_pp0_iter7_reg <= trunc_ln213_reg_3695_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln213_reg_3653_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                add_ln217_2_reg_3726 <= grp_fu_3635_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln213_reg_3653_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bot1_WB_V_reg_3736 <= bottom_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln213_reg_3653 <= icmp_ln213_fu_1096_p2;
                icmp_ln213_reg_3653_pp0_iter1_reg <= icmp_ln213_reg_3653;
                select_ln214_reg_3667_pp0_iter1_reg <= select_ln214_reg_3667;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_fu_1096_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln214_reg_3662 <= icmp_ln214_fu_1108_p2;
                select_ln214_reg_3667 <= select_ln214_fu_1152_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln213_reg_3653_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                op_V_assign_0_10_reg_4083 <= grp_compute_engine_64_fu_1003_ap_return;
                op_V_assign_0_11_reg_4088 <= grp_compute_engine_64_fu_1009_ap_return;
                op_V_assign_0_12_reg_4093 <= grp_compute_engine_64_fu_1015_ap_return;
                op_V_assign_0_13_reg_4098 <= grp_compute_engine_64_fu_1021_ap_return;
                op_V_assign_0_14_reg_4103 <= grp_compute_engine_64_fu_1027_ap_return;
                op_V_assign_0_1_reg_4033 <= grp_compute_engine_64_fu_943_ap_return;
                op_V_assign_0_2_reg_4038 <= grp_compute_engine_64_fu_949_ap_return;
                op_V_assign_0_3_reg_4043 <= grp_compute_engine_64_fu_955_ap_return;
                op_V_assign_0_4_reg_4048 <= grp_compute_engine_64_fu_961_ap_return;
                op_V_assign_0_5_reg_4053 <= grp_compute_engine_64_fu_967_ap_return;
                op_V_assign_0_6_reg_4058 <= grp_compute_engine_64_fu_973_ap_return;
                op_V_assign_0_7_reg_4063 <= grp_compute_engine_64_fu_979_ap_return;
                op_V_assign_0_8_reg_4068 <= grp_compute_engine_64_fu_985_ap_return;
                op_V_assign_0_9_reg_4073 <= grp_compute_engine_64_fu_991_ap_return;
                op_V_assign_0_s_reg_4078 <= grp_compute_engine_64_fu_997_ap_return;
                op_V_assign_reg_4028 <= grp_compute_engine_64_fu_937_ap_return;
                top_0_V_addr_reg_3836 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_10_V_addr_reg_3896 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_11_V_addr_reg_3902 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_12_V_addr_reg_3908 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_13_V_addr_reg_3914 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_14_V_addr_reg_3920 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_15_V_addr_reg_3926 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_16_V_addr_reg_3932 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_17_V_addr_reg_3938 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_18_V_addr_reg_3944 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_19_V_addr_reg_3950 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_1_V_addr_reg_3842 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_20_V_addr_reg_3956 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_21_V_addr_reg_3962 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_22_V_addr_reg_3968 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_23_V_addr_reg_3974 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_24_V_addr_reg_3980 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_25_V_addr_reg_3986 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_26_V_addr_reg_3992 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_27_V_addr_reg_3998 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_28_V_addr_reg_4004 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_29_V_addr_reg_4010 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_2_V_addr_reg_3848 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_30_V_addr_reg_4016 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_31_V_addr_reg_4022 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_3_V_addr_reg_3854 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_4_V_addr_reg_3860 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_5_V_addr_reg_3866 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_6_V_addr_reg_3872 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_7_V_addr_reg_3878 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_8_V_addr_reg_3884 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
                top_9_V_addr_reg_3890 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_reg_3653 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln213_1_reg_3690 <= select_ln213_1_fu_1194_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln213_fu_1096_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln214_1_reg_3673 <= select_ln214_1_fu_1160_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                sext_ln217_1_reg_3648 <= sext_ln217_1_fu_1093_p1;
                sub_ln211_reg_3643 <= sub_ln211_fu_1049_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln213_reg_3653_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_10_reg_4342 <= add_ln1192_42_fu_1926_p2(15 downto 14);
                tmp_11_reg_4366 <= add_ln1192_43_fu_1979_p2(15 downto 14);
                tmp_12_reg_4390 <= add_ln1192_44_fu_2032_p2(15 downto 14);
                tmp_13_reg_4414 <= add_ln1192_45_fu_2085_p2(15 downto 14);
                tmp_14_reg_4438 <= add_ln1192_46_fu_2138_p2(15 downto 14);
                tmp_15_reg_4462 <= add_ln1192_47_fu_2191_p2(15 downto 14);
                tmp_164_reg_4108 <= add_ln1192_fu_1449_p2(15 downto 15);
                tmp_165_reg_4120 <= top_buf_0_V_1_fu_1463_p2(13 downto 13);
                tmp_166_reg_4132 <= add_ln1192_34_fu_1502_p2(15 downto 15);
                tmp_167_reg_4144 <= top_buf_1_V_1_fu_1516_p2(13 downto 13);
                tmp_168_reg_4156 <= add_ln1192_35_fu_1555_p2(15 downto 15);
                tmp_169_reg_4168 <= top_buf_2_V_1_fu_1569_p2(13 downto 13);
                tmp_16_reg_4486 <= add_ln1192_48_fu_2244_p2(15 downto 14);
                tmp_170_reg_4180 <= add_ln1192_36_fu_1608_p2(15 downto 15);
                tmp_171_reg_4192 <= top_buf_3_V_1_fu_1622_p2(13 downto 13);
                tmp_172_reg_4204 <= add_ln1192_37_fu_1661_p2(15 downto 15);
                tmp_173_reg_4216 <= top_buf_4_V_1_fu_1675_p2(13 downto 13);
                tmp_174_reg_4228 <= add_ln1192_38_fu_1714_p2(15 downto 15);
                tmp_175_reg_4240 <= top_buf_5_V_1_fu_1728_p2(13 downto 13);
                tmp_176_reg_4252 <= add_ln1192_39_fu_1767_p2(15 downto 15);
                tmp_177_reg_4264 <= top_buf_6_V_1_fu_1781_p2(13 downto 13);
                tmp_178_reg_4276 <= add_ln1192_40_fu_1820_p2(15 downto 15);
                tmp_179_reg_4288 <= top_buf_7_V_1_fu_1834_p2(13 downto 13);
                tmp_180_reg_4300 <= add_ln1192_41_fu_1873_p2(15 downto 15);
                tmp_181_reg_4312 <= top_buf_8_V_1_fu_1887_p2(13 downto 13);
                tmp_182_reg_4324 <= add_ln1192_42_fu_1926_p2(15 downto 15);
                tmp_183_reg_4336 <= top_buf_9_V_1_fu_1940_p2(13 downto 13);
                tmp_184_reg_4348 <= add_ln1192_43_fu_1979_p2(15 downto 15);
                tmp_185_reg_4360 <= top_buf_10_V_1_fu_1993_p2(13 downto 13);
                tmp_186_reg_4372 <= add_ln1192_44_fu_2032_p2(15 downto 15);
                tmp_187_reg_4384 <= top_buf_11_V_1_fu_2046_p2(13 downto 13);
                tmp_188_reg_4396 <= add_ln1192_45_fu_2085_p2(15 downto 15);
                tmp_189_reg_4408 <= top_buf_12_V_1_fu_2099_p2(13 downto 13);
                tmp_190_reg_4420 <= add_ln1192_46_fu_2138_p2(15 downto 15);
                tmp_191_reg_4432 <= top_buf_13_V_1_fu_2152_p2(13 downto 13);
                tmp_192_reg_4444 <= add_ln1192_47_fu_2191_p2(15 downto 15);
                tmp_193_reg_4456 <= top_buf_14_V_1_fu_2205_p2(13 downto 13);
                tmp_194_reg_4468 <= add_ln1192_48_fu_2244_p2(15 downto 15);
                tmp_195_reg_4480 <= top_buf_15_V_1_fu_2258_p2(13 downto 13);
                tmp_1_reg_4294 <= add_ln1192_40_fu_1820_p2(15 downto 14);
                tmp_2_reg_4318 <= add_ln1192_41_fu_1873_p2(15 downto 14);
                tmp_4_reg_4126 <= add_ln1192_fu_1449_p2(15 downto 14);
                tmp_5_reg_4150 <= add_ln1192_34_fu_1502_p2(15 downto 14);
                tmp_6_reg_4174 <= add_ln1192_35_fu_1555_p2(15 downto 14);
                tmp_7_reg_4198 <= add_ln1192_36_fu_1608_p2(15 downto 14);
                tmp_8_reg_4222 <= add_ln1192_37_fu_1661_p2(15 downto 14);
                tmp_9_reg_4246 <= add_ln1192_38_fu_1714_p2(15 downto 14);
                tmp_s_reg_4270 <= add_ln1192_39_fu_1767_p2(15 downto 14);
                top_buf_0_V_1_reg_4114 <= top_buf_0_V_1_fu_1463_p2;
                top_buf_10_V_1_reg_4354 <= top_buf_10_V_1_fu_1993_p2;
                top_buf_11_V_1_reg_4378 <= top_buf_11_V_1_fu_2046_p2;
                top_buf_12_V_1_reg_4402 <= top_buf_12_V_1_fu_2099_p2;
                top_buf_13_V_1_reg_4426 <= top_buf_13_V_1_fu_2152_p2;
                top_buf_14_V_1_reg_4450 <= top_buf_14_V_1_fu_2205_p2;
                top_buf_15_V_1_reg_4474 <= top_buf_15_V_1_fu_2258_p2;
                top_buf_1_V_1_reg_4138 <= top_buf_1_V_1_fu_1516_p2;
                top_buf_2_V_1_reg_4162 <= top_buf_2_V_1_fu_1569_p2;
                top_buf_3_V_1_reg_4186 <= top_buf_3_V_1_fu_1622_p2;
                top_buf_4_V_1_reg_4210 <= top_buf_4_V_1_fu_1675_p2;
                top_buf_5_V_1_reg_4234 <= top_buf_5_V_1_fu_1728_p2;
                top_buf_6_V_1_reg_4258 <= top_buf_6_V_1_fu_1781_p2;
                top_buf_7_V_1_reg_4282 <= top_buf_7_V_1_fu_1834_p2;
                top_buf_8_V_1_reg_4306 <= top_buf_8_V_1_fu_1887_p2;
                top_buf_9_V_1_reg_4330 <= top_buf_9_V_1_fu_1940_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln213_reg_3653_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                weight_buf_1x1_V_0_0_1_reg_3756 <= weight_buf_1x1_V_0_0_q0;
                weight_buf_1x1_V_0_0_2_reg_3796 <= weight_buf_1x1_V_0_0_q1;
                weight_buf_1x1_V_0_1_1_reg_3761 <= weight_buf_1x1_V_0_1_q0;
                weight_buf_1x1_V_0_1_2_reg_3801 <= weight_buf_1x1_V_0_1_q1;
                weight_buf_1x1_V_0_2_1_reg_3766 <= weight_buf_1x1_V_0_2_q0;
                weight_buf_1x1_V_0_2_2_reg_3806 <= weight_buf_1x1_V_0_2_q1;
                weight_buf_1x1_V_0_3_1_reg_3771 <= weight_buf_1x1_V_0_3_q0;
                weight_buf_1x1_V_0_3_2_reg_3811 <= weight_buf_1x1_V_0_3_q1;
                weight_buf_1x1_V_0_4_1_reg_3776 <= weight_buf_1x1_V_0_4_q0;
                weight_buf_1x1_V_0_4_2_reg_3816 <= weight_buf_1x1_V_0_4_q1;
                weight_buf_1x1_V_0_5_1_reg_3781 <= weight_buf_1x1_V_0_5_q0;
                weight_buf_1x1_V_0_5_2_reg_3821 <= weight_buf_1x1_V_0_5_q1;
                weight_buf_1x1_V_0_6_1_reg_3786 <= weight_buf_1x1_V_0_6_q0;
                weight_buf_1x1_V_0_6_2_reg_3826 <= weight_buf_1x1_V_0_6_q1;
                weight_buf_1x1_V_0_7_1_reg_3791 <= weight_buf_1x1_V_0_7_q0;
                weight_buf_1x1_V_0_7_2_reg_3831 <= weight_buf_1x1_V_0_7_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln213_fu_1096_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln213_fu_1096_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln213_fu_1096_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln1192_34_fu_1502_p2 <= std_logic_vector(signed(sext_ln727_1_fu_1487_p1) + signed(zext_ln728_1_fu_1498_p1));
    add_ln1192_35_fu_1555_p2 <= std_logic_vector(signed(sext_ln727_2_fu_1540_p1) + signed(zext_ln728_2_fu_1551_p1));
    add_ln1192_36_fu_1608_p2 <= std_logic_vector(signed(sext_ln727_3_fu_1593_p1) + signed(zext_ln728_3_fu_1604_p1));
    add_ln1192_37_fu_1661_p2 <= std_logic_vector(signed(sext_ln727_4_fu_1646_p1) + signed(zext_ln728_4_fu_1657_p1));
    add_ln1192_38_fu_1714_p2 <= std_logic_vector(signed(sext_ln727_5_fu_1699_p1) + signed(zext_ln728_5_fu_1710_p1));
    add_ln1192_39_fu_1767_p2 <= std_logic_vector(signed(sext_ln727_6_fu_1752_p1) + signed(zext_ln728_6_fu_1763_p1));
    add_ln1192_40_fu_1820_p2 <= std_logic_vector(signed(sext_ln727_7_fu_1805_p1) + signed(zext_ln728_7_fu_1816_p1));
    add_ln1192_41_fu_1873_p2 <= std_logic_vector(signed(sext_ln727_8_fu_1858_p1) + signed(zext_ln728_8_fu_1869_p1));
    add_ln1192_42_fu_1926_p2 <= std_logic_vector(signed(sext_ln727_9_fu_1911_p1) + signed(zext_ln728_9_fu_1922_p1));
    add_ln1192_43_fu_1979_p2 <= std_logic_vector(signed(sext_ln727_10_fu_1964_p1) + signed(zext_ln728_10_fu_1975_p1));
    add_ln1192_44_fu_2032_p2 <= std_logic_vector(signed(sext_ln727_11_fu_2017_p1) + signed(zext_ln728_11_fu_2028_p1));
    add_ln1192_45_fu_2085_p2 <= std_logic_vector(signed(sext_ln727_12_fu_2070_p1) + signed(zext_ln728_12_fu_2081_p1));
    add_ln1192_46_fu_2138_p2 <= std_logic_vector(signed(sext_ln727_13_fu_2123_p1) + signed(zext_ln728_13_fu_2134_p1));
    add_ln1192_47_fu_2191_p2 <= std_logic_vector(signed(sext_ln727_14_fu_2176_p1) + signed(zext_ln728_14_fu_2187_p1));
    add_ln1192_48_fu_2244_p2 <= std_logic_vector(signed(sext_ln727_15_fu_2229_p1) + signed(zext_ln728_15_fu_2240_p1));
    add_ln1192_fu_1449_p2 <= std_logic_vector(signed(sext_ln727_fu_1434_p1) + signed(zext_ln728_fu_1445_p1));
    add_ln203_1_fu_1271_p2 <= std_logic_vector(unsigned(zext_ln203_1_fu_1267_p1) + unsigned(zext_ln203_fu_1257_p1));
    add_ln203_2_fu_1280_p2 <= std_logic_vector(unsigned(zext_ln203_2_fu_1277_p1) + unsigned(add_ln203_1_fu_1271_p2));
    add_ln203_fu_1232_p2 <= std_logic_vector(unsigned(zext_ln214_1_fu_1229_p1) + unsigned(select_ln203_fu_1213_p3));
    add_ln213_fu_1102_p2 <= std_logic_vector(unsigned(indvar_flatten21_reg_881) + unsigned(ap_const_lv8_1));
    add_ln214_1_fu_1224_p2 <= std_logic_vector(unsigned(zext_ln214_fu_1221_p1) + unsigned(sub_ln211_reg_3643));
    add_ln214_2_fu_1174_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_904) + unsigned(ap_const_lv6_1));
    add_ln217_1_fu_1247_p2 <= std_logic_vector(signed(sext_ln217_1_reg_3648) + signed(sext_ln217_2_fu_1244_p1));
    and_ln213_fu_1134_p2 <= (xor_ln213_fu_1122_p2 and icmp_ln215_fu_1128_p2);
    and_ln785_10_fu_3137_p2 <= (xor_ln785_10_fu_3132_p2 and or_ln785_10_fu_3127_p2);
    and_ln785_11_fu_3221_p2 <= (xor_ln785_11_fu_3216_p2 and or_ln785_11_fu_3211_p2);
    and_ln785_12_fu_3305_p2 <= (xor_ln785_12_fu_3300_p2 and or_ln785_12_fu_3295_p2);
    and_ln785_13_fu_3389_p2 <= (xor_ln785_13_fu_3384_p2 and or_ln785_13_fu_3379_p2);
    and_ln785_14_fu_3473_p2 <= (xor_ln785_14_fu_3468_p2 and or_ln785_14_fu_3463_p2);
    and_ln785_15_fu_3557_p2 <= (xor_ln785_15_fu_3552_p2 and or_ln785_15_fu_3547_p2);
    and_ln785_1_fu_2381_p2 <= (xor_ln785_1_fu_2376_p2 and or_ln785_1_fu_2371_p2);
    and_ln785_2_fu_2465_p2 <= (xor_ln785_2_fu_2460_p2 and or_ln785_2_fu_2455_p2);
    and_ln785_3_fu_2549_p2 <= (xor_ln785_3_fu_2544_p2 and or_ln785_3_fu_2539_p2);
    and_ln785_4_fu_2633_p2 <= (xor_ln785_4_fu_2628_p2 and or_ln785_4_fu_2623_p2);
    and_ln785_5_fu_2717_p2 <= (xor_ln785_5_fu_2712_p2 and or_ln785_5_fu_2707_p2);
    and_ln785_6_fu_2801_p2 <= (xor_ln785_6_fu_2796_p2 and or_ln785_6_fu_2791_p2);
    and_ln785_7_fu_2885_p2 <= (xor_ln785_7_fu_2880_p2 and or_ln785_7_fu_2875_p2);
    and_ln785_8_fu_2969_p2 <= (xor_ln785_8_fu_2964_p2 and or_ln785_8_fu_2959_p2);
    and_ln785_9_fu_3053_p2 <= (xor_ln785_9_fu_3048_p2 and or_ln785_9_fu_3043_p2);
    and_ln785_fu_2297_p2 <= (xor_ln785_fu_2292_p2 and or_ln785_fu_2287_p2);
    and_ln786_33_fu_2403_p2 <= (tmp_166_reg_4132 and or_ln786_1_fu_2397_p2);
    and_ln786_34_fu_2487_p2 <= (tmp_168_reg_4156 and or_ln786_2_fu_2481_p2);
    and_ln786_35_fu_2571_p2 <= (tmp_170_reg_4180 and or_ln786_3_fu_2565_p2);
    and_ln786_36_fu_2655_p2 <= (tmp_172_reg_4204 and or_ln786_4_fu_2649_p2);
    and_ln786_37_fu_2739_p2 <= (tmp_174_reg_4228 and or_ln786_5_fu_2733_p2);
    and_ln786_38_fu_2823_p2 <= (tmp_176_reg_4252 and or_ln786_6_fu_2817_p2);
    and_ln786_39_fu_2907_p2 <= (tmp_178_reg_4276 and or_ln786_7_fu_2901_p2);
    and_ln786_40_fu_2991_p2 <= (tmp_180_reg_4300 and or_ln786_8_fu_2985_p2);
    and_ln786_41_fu_3075_p2 <= (tmp_182_reg_4324 and or_ln786_9_fu_3069_p2);
    and_ln786_42_fu_3159_p2 <= (tmp_184_reg_4348 and or_ln786_10_fu_3153_p2);
    and_ln786_43_fu_3243_p2 <= (tmp_186_reg_4372 and or_ln786_11_fu_3237_p2);
    and_ln786_44_fu_3327_p2 <= (tmp_188_reg_4396 and or_ln786_12_fu_3321_p2);
    and_ln786_45_fu_3411_p2 <= (tmp_190_reg_4420 and or_ln786_13_fu_3405_p2);
    and_ln786_46_fu_3495_p2 <= (tmp_192_reg_4444 and or_ln786_14_fu_3489_p2);
    and_ln786_47_fu_3579_p2 <= (tmp_194_reg_4468 and or_ln786_15_fu_3573_p2);
    and_ln786_fu_2319_p2 <= (tmp_164_reg_4108 and or_ln786_fu_2313_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln213_fu_1096_p2)
    begin
        if ((icmp_ln213_fu_1096_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ch_factor_0_phi_fu_896_p4_assign_proc : process(ch_factor_0_reg_892, icmp_ln213_reg_3653_pp0_iter1_reg, select_ln213_1_reg_3690, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln213_reg_3653_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_ch_factor_0_phi_fu_896_p4 <= select_ln213_1_reg_3690;
        else 
            ap_phi_mux_ch_factor_0_phi_fu_896_p4 <= ch_factor_0_reg_892;
        end if; 
    end process;


    ap_phi_mux_row_0_phi_fu_919_p4_assign_proc : process(row_0_reg_915, icmp_ln213_reg_3653, ap_CS_fsm_pp0_stage0, select_ln214_1_reg_3673, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln213_reg_3653 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_row_0_phi_fu_919_p4 <= select_ln214_1_reg_3673;
        else 
            ap_phi_mux_row_0_phi_fu_919_p4 <= row_0_reg_915;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bottom_V_address0 <= sext_ln217_fu_1252_p1(14 - 1 downto 0);

    bottom_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            bottom_V_ce0 <= ap_const_logic_1;
        else 
            bottom_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ch_factor_fu_1188_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(ap_phi_mux_ch_factor_0_phi_fu_896_p4));
    col_fu_1168_p2 <= std_logic_vector(unsigned(select_ln214_fu_1152_p3) + unsigned(ap_const_lv4_1));
    grp_fu_3626_p0 <= grp_fu_3626_p00(8 - 1 downto 0);
    grp_fu_3626_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_dim),12));
    grp_fu_3626_p1 <= grp_fu_3626_p10(5 - 1 downto 0);
    grp_fu_3626_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ch_col),12));
    grp_fu_3635_p0 <= ap_const_lv15_72(8 - 1 downto 0);
    grp_fu_3635_p2 <= grp_fu_3635_p20(4 - 1 downto 0);
    grp_fu_3635_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln214_reg_3667_pp0_iter1_reg),15));
    icmp_ln213_fu_1096_p2 <= "1" when (indvar_flatten21_reg_881 = ap_const_lv8_C4) else "0";
    icmp_ln214_fu_1108_p2 <= "1" when (indvar_flatten_reg_904 = ap_const_lv6_31) else "0";
    icmp_ln215_fu_1128_p2 <= "1" when (col_0_reg_926 = ap_const_lv4_8) else "0";
    icmp_ln785_10_fu_3122_p2 <= "0" when (tmp_11_reg_4366 = ap_const_lv2_0) else "1";
    icmp_ln785_11_fu_3206_p2 <= "0" when (tmp_12_reg_4390 = ap_const_lv2_0) else "1";
    icmp_ln785_12_fu_3290_p2 <= "0" when (tmp_13_reg_4414 = ap_const_lv2_0) else "1";
    icmp_ln785_13_fu_3374_p2 <= "0" when (tmp_14_reg_4438 = ap_const_lv2_0) else "1";
    icmp_ln785_14_fu_3458_p2 <= "0" when (tmp_15_reg_4462 = ap_const_lv2_0) else "1";
    icmp_ln785_15_fu_3542_p2 <= "0" when (tmp_16_reg_4486 = ap_const_lv2_0) else "1";
    icmp_ln785_1_fu_2366_p2 <= "0" when (tmp_5_reg_4150 = ap_const_lv2_0) else "1";
    icmp_ln785_2_fu_2450_p2 <= "0" when (tmp_6_reg_4174 = ap_const_lv2_0) else "1";
    icmp_ln785_3_fu_2534_p2 <= "0" when (tmp_7_reg_4198 = ap_const_lv2_0) else "1";
    icmp_ln785_4_fu_2618_p2 <= "0" when (tmp_8_reg_4222 = ap_const_lv2_0) else "1";
    icmp_ln785_5_fu_2702_p2 <= "0" when (tmp_9_reg_4246 = ap_const_lv2_0) else "1";
    icmp_ln785_6_fu_2786_p2 <= "0" when (tmp_s_reg_4270 = ap_const_lv2_0) else "1";
    icmp_ln785_7_fu_2870_p2 <= "0" when (tmp_1_reg_4294 = ap_const_lv2_0) else "1";
    icmp_ln785_8_fu_2954_p2 <= "0" when (tmp_2_reg_4318 = ap_const_lv2_0) else "1";
    icmp_ln785_9_fu_3038_p2 <= "0" when (tmp_10_reg_4342 = ap_const_lv2_0) else "1";
    icmp_ln785_fu_2282_p2 <= "0" when (tmp_4_reg_4126 = ap_const_lv2_0) else "1";
    icmp_ln786_10_fu_3148_p2 <= "0" when (tmp_11_reg_4366 = ap_const_lv2_3) else "1";
    icmp_ln786_11_fu_3232_p2 <= "0" when (tmp_12_reg_4390 = ap_const_lv2_3) else "1";
    icmp_ln786_12_fu_3316_p2 <= "0" when (tmp_13_reg_4414 = ap_const_lv2_3) else "1";
    icmp_ln786_13_fu_3400_p2 <= "0" when (tmp_14_reg_4438 = ap_const_lv2_3) else "1";
    icmp_ln786_14_fu_3484_p2 <= "0" when (tmp_15_reg_4462 = ap_const_lv2_3) else "1";
    icmp_ln786_15_fu_3568_p2 <= "0" when (tmp_16_reg_4486 = ap_const_lv2_3) else "1";
    icmp_ln786_1_fu_2392_p2 <= "0" when (tmp_5_reg_4150 = ap_const_lv2_3) else "1";
    icmp_ln786_2_fu_2476_p2 <= "0" when (tmp_6_reg_4174 = ap_const_lv2_3) else "1";
    icmp_ln786_3_fu_2560_p2 <= "0" when (tmp_7_reg_4198 = ap_const_lv2_3) else "1";
    icmp_ln786_4_fu_2644_p2 <= "0" when (tmp_8_reg_4222 = ap_const_lv2_3) else "1";
    icmp_ln786_5_fu_2728_p2 <= "0" when (tmp_9_reg_4246 = ap_const_lv2_3) else "1";
    icmp_ln786_6_fu_2812_p2 <= "0" when (tmp_s_reg_4270 = ap_const_lv2_3) else "1";
    icmp_ln786_7_fu_2896_p2 <= "0" when (tmp_1_reg_4294 = ap_const_lv2_3) else "1";
    icmp_ln786_8_fu_2980_p2 <= "0" when (tmp_2_reg_4318 = ap_const_lv2_3) else "1";
    icmp_ln786_9_fu_3064_p2 <= "0" when (tmp_10_reg_4342 = ap_const_lv2_3) else "1";
    icmp_ln786_fu_2308_p2 <= "0" when (tmp_4_reg_4126 = ap_const_lv2_3) else "1";
    or_ln214_fu_1146_p2 <= (icmp_ln214_fu_1108_p2 or and_ln213_fu_1134_p2);
    or_ln340_10_fu_3164_p2 <= (and_ln786_42_fu_3159_p2 or and_ln785_10_fu_3137_p2);
    or_ln340_11_fu_3248_p2 <= (and_ln786_43_fu_3243_p2 or and_ln785_11_fu_3221_p2);
    or_ln340_12_fu_3332_p2 <= (and_ln786_44_fu_3327_p2 or and_ln785_12_fu_3305_p2);
    or_ln340_13_fu_3416_p2 <= (and_ln786_45_fu_3411_p2 or and_ln785_13_fu_3389_p2);
    or_ln340_14_fu_3500_p2 <= (and_ln786_46_fu_3495_p2 or and_ln785_14_fu_3473_p2);
    or_ln340_15_fu_3584_p2 <= (and_ln786_47_fu_3579_p2 or and_ln785_15_fu_3557_p2);
    or_ln340_1_fu_2408_p2 <= (and_ln786_33_fu_2403_p2 or and_ln785_1_fu_2381_p2);
    or_ln340_2_fu_2492_p2 <= (and_ln786_34_fu_2487_p2 or and_ln785_2_fu_2465_p2);
    or_ln340_32_fu_2336_p2 <= (xor_ln340_fu_2330_p2 or and_ln785_fu_2297_p2);
    or_ln340_33_fu_2420_p2 <= (xor_ln340_32_fu_2414_p2 or and_ln785_1_fu_2381_p2);
    or_ln340_34_fu_2504_p2 <= (xor_ln340_33_fu_2498_p2 or and_ln785_2_fu_2465_p2);
    or_ln340_35_fu_2588_p2 <= (xor_ln340_34_fu_2582_p2 or and_ln785_3_fu_2549_p2);
    or_ln340_36_fu_2672_p2 <= (xor_ln340_35_fu_2666_p2 or and_ln785_4_fu_2633_p2);
    or_ln340_37_fu_2756_p2 <= (xor_ln340_36_fu_2750_p2 or and_ln785_5_fu_2717_p2);
    or_ln340_38_fu_2840_p2 <= (xor_ln340_37_fu_2834_p2 or and_ln785_6_fu_2801_p2);
    or_ln340_39_fu_2924_p2 <= (xor_ln340_38_fu_2918_p2 or and_ln785_7_fu_2885_p2);
    or_ln340_3_fu_2576_p2 <= (and_ln786_35_fu_2571_p2 or and_ln785_3_fu_2549_p2);
    or_ln340_40_fu_3008_p2 <= (xor_ln340_39_fu_3002_p2 or and_ln785_8_fu_2969_p2);
    or_ln340_41_fu_3092_p2 <= (xor_ln340_40_fu_3086_p2 or and_ln785_9_fu_3053_p2);
    or_ln340_42_fu_3176_p2 <= (xor_ln340_41_fu_3170_p2 or and_ln785_10_fu_3137_p2);
    or_ln340_43_fu_3260_p2 <= (xor_ln340_42_fu_3254_p2 or and_ln785_11_fu_3221_p2);
    or_ln340_44_fu_3344_p2 <= (xor_ln340_43_fu_3338_p2 or and_ln785_12_fu_3305_p2);
    or_ln340_45_fu_3428_p2 <= (xor_ln340_44_fu_3422_p2 or and_ln785_13_fu_3389_p2);
    or_ln340_46_fu_3512_p2 <= (xor_ln340_45_fu_3506_p2 or and_ln785_14_fu_3473_p2);
    or_ln340_47_fu_3596_p2 <= (xor_ln340_46_fu_3590_p2 or and_ln785_15_fu_3557_p2);
    or_ln340_4_fu_2660_p2 <= (and_ln786_36_fu_2655_p2 or and_ln785_4_fu_2633_p2);
    or_ln340_5_fu_2744_p2 <= (and_ln786_37_fu_2739_p2 or and_ln785_5_fu_2717_p2);
    or_ln340_6_fu_2828_p2 <= (and_ln786_38_fu_2823_p2 or and_ln785_6_fu_2801_p2);
    or_ln340_7_fu_2912_p2 <= (and_ln786_39_fu_2907_p2 or and_ln785_7_fu_2885_p2);
    or_ln340_8_fu_2996_p2 <= (and_ln786_40_fu_2991_p2 or and_ln785_8_fu_2969_p2);
    or_ln340_9_fu_3080_p2 <= (and_ln786_41_fu_3075_p2 or and_ln785_9_fu_3053_p2);
    or_ln340_fu_2324_p2 <= (and_ln786_fu_2319_p2 or and_ln785_fu_2297_p2);
    or_ln785_10_fu_3127_p2 <= (tmp_185_reg_4360 or icmp_ln785_10_fu_3122_p2);
    or_ln785_11_fu_3211_p2 <= (tmp_187_reg_4384 or icmp_ln785_11_fu_3206_p2);
    or_ln785_12_fu_3295_p2 <= (tmp_189_reg_4408 or icmp_ln785_12_fu_3290_p2);
    or_ln785_13_fu_3379_p2 <= (tmp_191_reg_4432 or icmp_ln785_13_fu_3374_p2);
    or_ln785_14_fu_3463_p2 <= (tmp_193_reg_4456 or icmp_ln785_14_fu_3458_p2);
    or_ln785_15_fu_3547_p2 <= (tmp_195_reg_4480 or icmp_ln785_15_fu_3542_p2);
    or_ln785_1_fu_2371_p2 <= (tmp_167_reg_4144 or icmp_ln785_1_fu_2366_p2);
    or_ln785_2_fu_2455_p2 <= (tmp_169_reg_4168 or icmp_ln785_2_fu_2450_p2);
    or_ln785_3_fu_2539_p2 <= (tmp_171_reg_4192 or icmp_ln785_3_fu_2534_p2);
    or_ln785_4_fu_2623_p2 <= (tmp_173_reg_4216 or icmp_ln785_4_fu_2618_p2);
    or_ln785_5_fu_2707_p2 <= (tmp_175_reg_4240 or icmp_ln785_5_fu_2702_p2);
    or_ln785_6_fu_2791_p2 <= (tmp_177_reg_4264 or icmp_ln785_6_fu_2786_p2);
    or_ln785_7_fu_2875_p2 <= (tmp_179_reg_4288 or icmp_ln785_7_fu_2870_p2);
    or_ln785_8_fu_2959_p2 <= (tmp_181_reg_4312 or icmp_ln785_8_fu_2954_p2);
    or_ln785_9_fu_3043_p2 <= (tmp_183_reg_4336 or icmp_ln785_9_fu_3038_p2);
    or_ln785_fu_2287_p2 <= (tmp_165_reg_4120 or icmp_ln785_fu_2282_p2);
    or_ln786_10_fu_3153_p2 <= (xor_ln786_10_fu_3143_p2 or icmp_ln786_10_fu_3148_p2);
    or_ln786_11_fu_3237_p2 <= (xor_ln786_11_fu_3227_p2 or icmp_ln786_11_fu_3232_p2);
    or_ln786_12_fu_3321_p2 <= (xor_ln786_12_fu_3311_p2 or icmp_ln786_12_fu_3316_p2);
    or_ln786_13_fu_3405_p2 <= (xor_ln786_13_fu_3395_p2 or icmp_ln786_13_fu_3400_p2);
    or_ln786_14_fu_3489_p2 <= (xor_ln786_14_fu_3479_p2 or icmp_ln786_14_fu_3484_p2);
    or_ln786_15_fu_3573_p2 <= (xor_ln786_15_fu_3563_p2 or icmp_ln786_15_fu_3568_p2);
    or_ln786_1_fu_2397_p2 <= (xor_ln786_1_fu_2387_p2 or icmp_ln786_1_fu_2392_p2);
    or_ln786_2_fu_2481_p2 <= (xor_ln786_2_fu_2471_p2 or icmp_ln786_2_fu_2476_p2);
    or_ln786_3_fu_2565_p2 <= (xor_ln786_3_fu_2555_p2 or icmp_ln786_3_fu_2560_p2);
    or_ln786_4_fu_2649_p2 <= (xor_ln786_4_fu_2639_p2 or icmp_ln786_4_fu_2644_p2);
    or_ln786_5_fu_2733_p2 <= (xor_ln786_5_fu_2723_p2 or icmp_ln786_5_fu_2728_p2);
    or_ln786_6_fu_2817_p2 <= (xor_ln786_6_fu_2807_p2 or icmp_ln786_6_fu_2812_p2);
    or_ln786_7_fu_2901_p2 <= (xor_ln786_7_fu_2891_p2 or icmp_ln786_7_fu_2896_p2);
    or_ln786_8_fu_2985_p2 <= (xor_ln786_8_fu_2975_p2 or icmp_ln786_8_fu_2980_p2);
    or_ln786_9_fu_3069_p2 <= (xor_ln786_9_fu_3059_p2 or icmp_ln786_9_fu_3064_p2);
    or_ln786_fu_2313_p2 <= (xor_ln786_fu_2303_p2 or icmp_ln786_fu_2308_p2);
    row_fu_1140_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln213_fu_1114_p3));
    select_ln203_fu_1213_p3 <= 
        ap_const_lv5_9 when (tmp_fu_1205_p3(0) = '1') else 
        ap_const_lv5_0;
    select_ln213_1_fu_1194_p3 <= 
        ch_factor_fu_1188_p2 when (icmp_ln214_reg_3662(0) = '1') else 
        ap_phi_mux_ch_factor_0_phi_fu_896_p4;
    select_ln213_fu_1114_p3 <= 
        ap_const_lv4_1 when (icmp_ln214_fu_1108_p2(0) = '1') else 
        ap_phi_mux_row_0_phi_fu_919_p4;
    select_ln214_1_fu_1160_p3 <= 
        row_fu_1140_p2 when (and_ln213_fu_1134_p2(0) = '1') else 
        select_ln213_fu_1114_p3;
    select_ln214_2_fu_1180_p3 <= 
        ap_const_lv6_1 when (icmp_ln214_fu_1108_p2(0) = '1') else 
        add_ln214_2_fu_1174_p2;
    select_ln214_fu_1152_p3 <= 
        ap_const_lv4_1 when (or_ln214_fu_1146_p2(0) = '1') else 
        col_0_reg_926;
    select_ln340_32_fu_2426_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_1_fu_2408_p2(0) = '1') else 
        top_buf_1_V_1_reg_4138;
    select_ln340_33_fu_2510_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_2_fu_2492_p2(0) = '1') else 
        top_buf_2_V_1_reg_4162;
    select_ln340_34_fu_2594_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_3_fu_2576_p2(0) = '1') else 
        top_buf_3_V_1_reg_4186;
    select_ln340_35_fu_2678_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_4_fu_2660_p2(0) = '1') else 
        top_buf_4_V_1_reg_4210;
    select_ln340_36_fu_2762_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_5_fu_2744_p2(0) = '1') else 
        top_buf_5_V_1_reg_4234;
    select_ln340_37_fu_2846_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_6_fu_2828_p2(0) = '1') else 
        top_buf_6_V_1_reg_4258;
    select_ln340_38_fu_2930_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_7_fu_2912_p2(0) = '1') else 
        top_buf_7_V_1_reg_4282;
    select_ln340_39_fu_3014_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_8_fu_2996_p2(0) = '1') else 
        top_buf_8_V_1_reg_4306;
    select_ln340_40_fu_3098_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_9_fu_3080_p2(0) = '1') else 
        top_buf_9_V_1_reg_4330;
    select_ln340_41_fu_3182_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_10_fu_3164_p2(0) = '1') else 
        top_buf_10_V_1_reg_4354;
    select_ln340_42_fu_3266_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_11_fu_3248_p2(0) = '1') else 
        top_buf_11_V_1_reg_4378;
    select_ln340_43_fu_3350_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_12_fu_3332_p2(0) = '1') else 
        top_buf_12_V_1_reg_4402;
    select_ln340_44_fu_3434_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_13_fu_3416_p2(0) = '1') else 
        top_buf_13_V_1_reg_4426;
    select_ln340_45_fu_3518_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_14_fu_3500_p2(0) = '1') else 
        top_buf_14_V_1_reg_4450;
    select_ln340_46_fu_3602_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_15_fu_3584_p2(0) = '1') else 
        top_buf_15_V_1_reg_4474;
    select_ln340_65_fu_2356_p3 <= 
        select_ln340_fu_2342_p3 when (or_ln340_32_fu_2336_p2(0) = '1') else 
        top_buf_0_V_2_fu_2349_p3;
    select_ln340_66_fu_2440_p3 <= 
        select_ln340_32_fu_2426_p3 when (or_ln340_33_fu_2420_p2(0) = '1') else 
        top_buf_1_V_2_fu_2433_p3;
    select_ln340_67_fu_2524_p3 <= 
        select_ln340_33_fu_2510_p3 when (or_ln340_34_fu_2504_p2(0) = '1') else 
        top_buf_2_V_2_fu_2517_p3;
    select_ln340_68_fu_2608_p3 <= 
        select_ln340_34_fu_2594_p3 when (or_ln340_35_fu_2588_p2(0) = '1') else 
        top_buf_3_V_2_fu_2601_p3;
    select_ln340_69_fu_2692_p3 <= 
        select_ln340_35_fu_2678_p3 when (or_ln340_36_fu_2672_p2(0) = '1') else 
        top_buf_4_V_2_fu_2685_p3;
    select_ln340_70_fu_2776_p3 <= 
        select_ln340_36_fu_2762_p3 when (or_ln340_37_fu_2756_p2(0) = '1') else 
        top_buf_5_V_2_fu_2769_p3;
    select_ln340_71_fu_2860_p3 <= 
        select_ln340_37_fu_2846_p3 when (or_ln340_38_fu_2840_p2(0) = '1') else 
        top_buf_6_V_2_fu_2853_p3;
    select_ln340_72_fu_2944_p3 <= 
        select_ln340_38_fu_2930_p3 when (or_ln340_39_fu_2924_p2(0) = '1') else 
        top_buf_7_V_2_fu_2937_p3;
    select_ln340_73_fu_3028_p3 <= 
        select_ln340_39_fu_3014_p3 when (or_ln340_40_fu_3008_p2(0) = '1') else 
        top_buf_8_V_2_fu_3021_p3;
    select_ln340_74_fu_3112_p3 <= 
        select_ln340_40_fu_3098_p3 when (or_ln340_41_fu_3092_p2(0) = '1') else 
        top_buf_9_V_2_fu_3105_p3;
    select_ln340_75_fu_3196_p3 <= 
        select_ln340_41_fu_3182_p3 when (or_ln340_42_fu_3176_p2(0) = '1') else 
        top_buf_10_V_2_fu_3189_p3;
    select_ln340_76_fu_3280_p3 <= 
        select_ln340_42_fu_3266_p3 when (or_ln340_43_fu_3260_p2(0) = '1') else 
        top_buf_11_V_2_fu_3273_p3;
    select_ln340_77_fu_3364_p3 <= 
        select_ln340_43_fu_3350_p3 when (or_ln340_44_fu_3344_p2(0) = '1') else 
        top_buf_12_V_2_fu_3357_p3;
    select_ln340_78_fu_3448_p3 <= 
        select_ln340_44_fu_3434_p3 when (or_ln340_45_fu_3428_p2(0) = '1') else 
        top_buf_13_V_2_fu_3441_p3;
    select_ln340_79_fu_3532_p3 <= 
        select_ln340_45_fu_3518_p3 when (or_ln340_46_fu_3512_p2(0) = '1') else 
        top_buf_14_V_2_fu_3525_p3;
    select_ln340_80_fu_3616_p3 <= 
        select_ln340_46_fu_3602_p3 when (or_ln340_47_fu_3596_p2(0) = '1') else 
        top_buf_15_V_2_fu_3609_p3;
    select_ln340_fu_2342_p3 <= 
        ap_const_lv14_1FFF when (or_ln340_fu_2324_p2(0) = '1') else 
        top_buf_0_V_1_reg_4114;
        sext_ln217_1_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3626_p3),16));

        sext_ln217_2_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln217_2_reg_3726),16));

        sext_ln217_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln217_1_fu_1247_p2),64));

        sext_ln727_10_fu_1964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_10_V_fu_1392_p3),16));

        sext_ln727_11_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_11_V_fu_1399_p3),16));

        sext_ln727_12_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_12_V_fu_1406_p3),16));

        sext_ln727_13_fu_2123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_13_V_fu_1413_p3),16));

        sext_ln727_14_fu_2176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_14_V_fu_1420_p3),16));

        sext_ln727_15_fu_2229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_15_V_fu_1427_p3),16));

        sext_ln727_1_fu_1487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_1_V_fu_1329_p3),16));

        sext_ln727_2_fu_1540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_2_V_fu_1336_p3),16));

        sext_ln727_3_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_3_V_fu_1343_p3),16));

        sext_ln727_4_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_4_V_fu_1350_p3),16));

        sext_ln727_5_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_5_V_fu_1357_p3),16));

        sext_ln727_6_fu_1752_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_6_V_fu_1364_p3),16));

        sext_ln727_7_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_7_V_fu_1371_p3),16));

        sext_ln727_8_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_8_V_fu_1378_p3),16));

        sext_ln727_9_fu_1911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_9_V_fu_1385_p3),16));

        sext_ln727_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_buf_0_V_fu_1322_p3),16));

    shl_ln211_1_fu_1067_p3 <= (trunc_ln211_fu_1063_p1 & ap_const_lv3_0);
    shl_ln5_fu_1438_p3 <= (op_V_assign_reg_4028 & ap_const_lv8_0);
    shl_ln728_31_fu_1544_p3 <= (op_V_assign_0_2_reg_4038 & ap_const_lv8_0);
    shl_ln728_32_fu_1597_p3 <= (op_V_assign_0_3_reg_4043 & ap_const_lv8_0);
    shl_ln728_33_fu_1650_p3 <= (op_V_assign_0_4_reg_4048 & ap_const_lv8_0);
    shl_ln728_34_fu_1703_p3 <= (op_V_assign_0_5_reg_4053 & ap_const_lv8_0);
    shl_ln728_35_fu_1756_p3 <= (op_V_assign_0_6_reg_4058 & ap_const_lv8_0);
    shl_ln728_36_fu_1809_p3 <= (op_V_assign_0_7_reg_4063 & ap_const_lv8_0);
    shl_ln728_37_fu_1862_p3 <= (op_V_assign_0_8_reg_4068 & ap_const_lv8_0);
    shl_ln728_38_fu_1915_p3 <= (op_V_assign_0_9_reg_4073 & ap_const_lv8_0);
    shl_ln728_39_fu_1968_p3 <= (op_V_assign_0_s_reg_4078 & ap_const_lv8_0);
    shl_ln728_40_fu_2021_p3 <= (op_V_assign_0_10_reg_4083 & ap_const_lv8_0);
    shl_ln728_41_fu_2074_p3 <= (op_V_assign_0_11_reg_4088 & ap_const_lv8_0);
    shl_ln728_42_fu_2127_p3 <= (op_V_assign_0_12_reg_4093 & ap_const_lv8_0);
    shl_ln728_43_fu_2180_p3 <= (op_V_assign_0_13_reg_4098 & ap_const_lv8_0);
    shl_ln728_44_fu_2233_p3 <= (op_V_assign_0_14_reg_4103 & ap_const_lv8_0);
    shl_ln728_s_fu_1491_p3 <= (op_V_assign_0_1_reg_4033 & ap_const_lv8_0);
    shl_ln_fu_1033_p3 <= (tile_row & ap_const_lv3_0);
    sub_ln211_1_fu_1083_p2 <= std_logic_vector(unsigned(zext_ln211_4_fu_1075_p1) - unsigned(zext_ln211_5_fu_1079_p1));
    sub_ln211_fu_1049_p2 <= std_logic_vector(unsigned(zext_ln211_fu_1041_p1) - unsigned(zext_ln211_1_fu_1045_p1));
    tmp_163_fu_1260_p3 <= (add_ln203_reg_3720_pp0_iter5_reg & ap_const_lv3_0);
    tmp_fu_1205_p3 <= select_ln213_1_fu_1194_p3(1 downto 1);
    top_0_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_0_V_address1 <= top_0_V_addr_reg_3836_pp0_iter7_reg;

    top_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_0_V_ce0 <= ap_const_logic_1;
        else 
            top_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_0_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_0_V_ce1 <= ap_const_logic_1;
        else 
            top_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_0_V_d1 <= select_ln340_65_fu_2356_p3;

    top_0_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_0_V_we1 <= ap_const_logic_1;
        else 
            top_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_10_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_10_V_address1 <= top_10_V_addr_reg_3896_pp0_iter7_reg;

    top_10_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_10_V_ce0 <= ap_const_logic_1;
        else 
            top_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_10_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_10_V_ce1 <= ap_const_logic_1;
        else 
            top_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_10_V_d1 <= select_ln340_75_fu_3196_p3;

    top_10_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_10_V_we1 <= ap_const_logic_1;
        else 
            top_10_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_11_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_11_V_address1 <= top_11_V_addr_reg_3902_pp0_iter7_reg;

    top_11_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_11_V_ce0 <= ap_const_logic_1;
        else 
            top_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_11_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_11_V_ce1 <= ap_const_logic_1;
        else 
            top_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_11_V_d1 <= select_ln340_76_fu_3280_p3;

    top_11_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_11_V_we1 <= ap_const_logic_1;
        else 
            top_11_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_12_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_12_V_address1 <= top_12_V_addr_reg_3908_pp0_iter7_reg;

    top_12_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_12_V_ce0 <= ap_const_logic_1;
        else 
            top_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_12_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_12_V_ce1 <= ap_const_logic_1;
        else 
            top_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_12_V_d1 <= select_ln340_77_fu_3364_p3;

    top_12_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_12_V_we1 <= ap_const_logic_1;
        else 
            top_12_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_13_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_13_V_address1 <= top_13_V_addr_reg_3914_pp0_iter7_reg;

    top_13_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_13_V_ce0 <= ap_const_logic_1;
        else 
            top_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_13_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_13_V_ce1 <= ap_const_logic_1;
        else 
            top_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_13_V_d1 <= select_ln340_78_fu_3448_p3;

    top_13_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_13_V_we1 <= ap_const_logic_1;
        else 
            top_13_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_14_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_14_V_address1 <= top_14_V_addr_reg_3920_pp0_iter7_reg;

    top_14_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_14_V_ce0 <= ap_const_logic_1;
        else 
            top_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_14_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_14_V_ce1 <= ap_const_logic_1;
        else 
            top_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_14_V_d1 <= select_ln340_79_fu_3532_p3;

    top_14_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_14_V_we1 <= ap_const_logic_1;
        else 
            top_14_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_15_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_15_V_address1 <= top_15_V_addr_reg_3926_pp0_iter7_reg;

    top_15_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_15_V_ce0 <= ap_const_logic_1;
        else 
            top_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_15_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_15_V_ce1 <= ap_const_logic_1;
        else 
            top_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_15_V_d1 <= select_ln340_80_fu_3616_p3;

    top_15_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_15_V_we1 <= ap_const_logic_1;
        else 
            top_15_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_16_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_16_V_address1 <= top_16_V_addr_reg_3932_pp0_iter7_reg;

    top_16_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_16_V_ce0 <= ap_const_logic_1;
        else 
            top_16_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_16_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_16_V_ce1 <= ap_const_logic_1;
        else 
            top_16_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_16_V_d1 <= select_ln340_65_fu_2356_p3;

    top_16_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_16_V_we1 <= ap_const_logic_1;
        else 
            top_16_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_17_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_17_V_address1 <= top_17_V_addr_reg_3938_pp0_iter7_reg;

    top_17_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_17_V_ce0 <= ap_const_logic_1;
        else 
            top_17_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_17_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_17_V_ce1 <= ap_const_logic_1;
        else 
            top_17_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_17_V_d1 <= select_ln340_66_fu_2440_p3;

    top_17_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_17_V_we1 <= ap_const_logic_1;
        else 
            top_17_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_18_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_18_V_address1 <= top_18_V_addr_reg_3944_pp0_iter7_reg;

    top_18_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_18_V_ce0 <= ap_const_logic_1;
        else 
            top_18_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_18_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_18_V_ce1 <= ap_const_logic_1;
        else 
            top_18_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_18_V_d1 <= select_ln340_67_fu_2524_p3;

    top_18_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_18_V_we1 <= ap_const_logic_1;
        else 
            top_18_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_19_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_19_V_address1 <= top_19_V_addr_reg_3950_pp0_iter7_reg;

    top_19_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_19_V_ce0 <= ap_const_logic_1;
        else 
            top_19_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_19_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_19_V_ce1 <= ap_const_logic_1;
        else 
            top_19_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_19_V_d1 <= select_ln340_68_fu_2608_p3;

    top_19_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_19_V_we1 <= ap_const_logic_1;
        else 
            top_19_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_1_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_1_V_address1 <= top_1_V_addr_reg_3842_pp0_iter7_reg;

    top_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_1_V_ce0 <= ap_const_logic_1;
        else 
            top_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_1_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_1_V_ce1 <= ap_const_logic_1;
        else 
            top_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_1_V_d1 <= select_ln340_66_fu_2440_p3;

    top_1_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_1_V_we1 <= ap_const_logic_1;
        else 
            top_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_20_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_20_V_address1 <= top_20_V_addr_reg_3956_pp0_iter7_reg;

    top_20_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_20_V_ce0 <= ap_const_logic_1;
        else 
            top_20_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_20_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_20_V_ce1 <= ap_const_logic_1;
        else 
            top_20_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_20_V_d1 <= select_ln340_69_fu_2692_p3;

    top_20_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_20_V_we1 <= ap_const_logic_1;
        else 
            top_20_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_21_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_21_V_address1 <= top_21_V_addr_reg_3962_pp0_iter7_reg;

    top_21_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_21_V_ce0 <= ap_const_logic_1;
        else 
            top_21_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_21_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_21_V_ce1 <= ap_const_logic_1;
        else 
            top_21_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_21_V_d1 <= select_ln340_70_fu_2776_p3;

    top_21_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_21_V_we1 <= ap_const_logic_1;
        else 
            top_21_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_22_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_22_V_address1 <= top_22_V_addr_reg_3968_pp0_iter7_reg;

    top_22_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_22_V_ce0 <= ap_const_logic_1;
        else 
            top_22_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_22_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_22_V_ce1 <= ap_const_logic_1;
        else 
            top_22_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_22_V_d1 <= select_ln340_71_fu_2860_p3;

    top_22_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_22_V_we1 <= ap_const_logic_1;
        else 
            top_22_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_23_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_23_V_address1 <= top_23_V_addr_reg_3974_pp0_iter7_reg;

    top_23_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_23_V_ce0 <= ap_const_logic_1;
        else 
            top_23_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_23_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_23_V_ce1 <= ap_const_logic_1;
        else 
            top_23_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_23_V_d1 <= select_ln340_72_fu_2944_p3;

    top_23_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_23_V_we1 <= ap_const_logic_1;
        else 
            top_23_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_24_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_24_V_address1 <= top_24_V_addr_reg_3980_pp0_iter7_reg;

    top_24_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_24_V_ce0 <= ap_const_logic_1;
        else 
            top_24_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_24_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_24_V_ce1 <= ap_const_logic_1;
        else 
            top_24_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_24_V_d1 <= select_ln340_73_fu_3028_p3;

    top_24_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_24_V_we1 <= ap_const_logic_1;
        else 
            top_24_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_25_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_25_V_address1 <= top_25_V_addr_reg_3986_pp0_iter7_reg;

    top_25_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_25_V_ce0 <= ap_const_logic_1;
        else 
            top_25_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_25_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_25_V_ce1 <= ap_const_logic_1;
        else 
            top_25_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_25_V_d1 <= select_ln340_74_fu_3112_p3;

    top_25_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_25_V_we1 <= ap_const_logic_1;
        else 
            top_25_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_26_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_26_V_address1 <= top_26_V_addr_reg_3992_pp0_iter7_reg;

    top_26_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_26_V_ce0 <= ap_const_logic_1;
        else 
            top_26_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_26_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_26_V_ce1 <= ap_const_logic_1;
        else 
            top_26_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_26_V_d1 <= select_ln340_75_fu_3196_p3;

    top_26_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_26_V_we1 <= ap_const_logic_1;
        else 
            top_26_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_27_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_27_V_address1 <= top_27_V_addr_reg_3998_pp0_iter7_reg;

    top_27_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_27_V_ce0 <= ap_const_logic_1;
        else 
            top_27_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_27_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_27_V_ce1 <= ap_const_logic_1;
        else 
            top_27_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_27_V_d1 <= select_ln340_76_fu_3280_p3;

    top_27_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_27_V_we1 <= ap_const_logic_1;
        else 
            top_27_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_28_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_28_V_address1 <= top_28_V_addr_reg_4004_pp0_iter7_reg;

    top_28_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_28_V_ce0 <= ap_const_logic_1;
        else 
            top_28_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_28_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_28_V_ce1 <= ap_const_logic_1;
        else 
            top_28_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_28_V_d1 <= select_ln340_77_fu_3364_p3;

    top_28_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_28_V_we1 <= ap_const_logic_1;
        else 
            top_28_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_29_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_29_V_address1 <= top_29_V_addr_reg_4010_pp0_iter7_reg;

    top_29_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_29_V_ce0 <= ap_const_logic_1;
        else 
            top_29_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_29_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_29_V_ce1 <= ap_const_logic_1;
        else 
            top_29_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_29_V_d1 <= select_ln340_78_fu_3448_p3;

    top_29_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_29_V_we1 <= ap_const_logic_1;
        else 
            top_29_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_2_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_2_V_address1 <= top_2_V_addr_reg_3848_pp0_iter7_reg;

    top_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_2_V_ce0 <= ap_const_logic_1;
        else 
            top_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_2_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_2_V_ce1 <= ap_const_logic_1;
        else 
            top_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_2_V_d1 <= select_ln340_67_fu_2524_p3;

    top_2_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_2_V_we1 <= ap_const_logic_1;
        else 
            top_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_30_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_30_V_address1 <= top_30_V_addr_reg_4016_pp0_iter7_reg;

    top_30_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_30_V_ce0 <= ap_const_logic_1;
        else 
            top_30_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_30_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_30_V_ce1 <= ap_const_logic_1;
        else 
            top_30_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_30_V_d1 <= select_ln340_79_fu_3532_p3;

    top_30_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_30_V_we1 <= ap_const_logic_1;
        else 
            top_30_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_31_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_31_V_address1 <= top_31_V_addr_reg_4022_pp0_iter7_reg;

    top_31_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_31_V_ce0 <= ap_const_logic_1;
        else 
            top_31_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_31_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_31_V_ce1 <= ap_const_logic_1;
        else 
            top_31_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_31_V_d1 <= select_ln340_80_fu_3616_p3;

    top_31_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_31_V_we1 <= ap_const_logic_1;
        else 
            top_31_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_3_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_3_V_address1 <= top_3_V_addr_reg_3854_pp0_iter7_reg;

    top_3_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_3_V_ce0 <= ap_const_logic_1;
        else 
            top_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_3_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_3_V_ce1 <= ap_const_logic_1;
        else 
            top_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_3_V_d1 <= select_ln340_68_fu_2608_p3;

    top_3_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_3_V_we1 <= ap_const_logic_1;
        else 
            top_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_4_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_4_V_address1 <= top_4_V_addr_reg_3860_pp0_iter7_reg;

    top_4_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_4_V_ce0 <= ap_const_logic_1;
        else 
            top_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_4_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_4_V_ce1 <= ap_const_logic_1;
        else 
            top_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_4_V_d1 <= select_ln340_69_fu_2692_p3;

    top_4_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_4_V_we1 <= ap_const_logic_1;
        else 
            top_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_5_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_5_V_address1 <= top_5_V_addr_reg_3866_pp0_iter7_reg;

    top_5_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_5_V_ce0 <= ap_const_logic_1;
        else 
            top_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_5_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_5_V_ce1 <= ap_const_logic_1;
        else 
            top_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_5_V_d1 <= select_ln340_70_fu_2776_p3;

    top_5_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_5_V_we1 <= ap_const_logic_1;
        else 
            top_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_6_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_6_V_address1 <= top_6_V_addr_reg_3872_pp0_iter7_reg;

    top_6_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_6_V_ce0 <= ap_const_logic_1;
        else 
            top_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_6_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_6_V_ce1 <= ap_const_logic_1;
        else 
            top_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_6_V_d1 <= select_ln340_71_fu_2860_p3;

    top_6_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_6_V_we1 <= ap_const_logic_1;
        else 
            top_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_7_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_7_V_address1 <= top_7_V_addr_reg_3878_pp0_iter7_reg;

    top_7_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_7_V_ce0 <= ap_const_logic_1;
        else 
            top_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_7_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_7_V_ce1 <= ap_const_logic_1;
        else 
            top_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_7_V_d1 <= select_ln340_72_fu_2944_p3;

    top_7_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_7_V_we1 <= ap_const_logic_1;
        else 
            top_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_8_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_8_V_address1 <= top_8_V_addr_reg_3884_pp0_iter7_reg;

    top_8_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_8_V_ce0 <= ap_const_logic_1;
        else 
            top_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_8_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_8_V_ce1 <= ap_const_logic_1;
        else 
            top_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_8_V_d1 <= select_ln340_73_fu_3028_p3;

    top_8_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_8_V_we1 <= ap_const_logic_1;
        else 
            top_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_9_V_address0 <= zext_ln203_3_fu_1286_p1(8 - 1 downto 0);
    top_9_V_address1 <= top_9_V_addr_reg_3890_pp0_iter7_reg;

    top_9_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            top_9_V_ce0 <= ap_const_logic_1;
        else 
            top_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_9_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_9_V_ce1 <= ap_const_logic_1;
        else 
            top_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    top_9_V_d1 <= select_ln340_74_fu_3112_p3;

    top_9_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln213_reg_3695_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((trunc_ln213_reg_3695_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            top_9_V_we1 <= ap_const_logic_1;
        else 
            top_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    top_buf_0_V_1_fu_1463_p2 <= std_logic_vector(signed(top_buf_0_V_fu_1322_p3) + signed(shl_ln5_fu_1438_p3));
    top_buf_0_V_2_fu_2349_p3 <= 
        ap_const_lv14_2000 when (and_ln786_fu_2319_p2(0) = '1') else 
        top_buf_0_V_1_reg_4114;
    top_buf_0_V_fu_1322_p3 <= 
        top_16_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_0_V_q0;
    top_buf_10_V_1_fu_1993_p2 <= std_logic_vector(signed(top_buf_10_V_fu_1392_p3) + signed(shl_ln728_39_fu_1968_p3));
    top_buf_10_V_2_fu_3189_p3 <= 
        ap_const_lv14_2000 when (and_ln786_42_fu_3159_p2(0) = '1') else 
        top_buf_10_V_1_reg_4354;
    top_buf_10_V_fu_1392_p3 <= 
        top_26_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_10_V_q0;
    top_buf_11_V_1_fu_2046_p2 <= std_logic_vector(signed(top_buf_11_V_fu_1399_p3) + signed(shl_ln728_40_fu_2021_p3));
    top_buf_11_V_2_fu_3273_p3 <= 
        ap_const_lv14_2000 when (and_ln786_43_fu_3243_p2(0) = '1') else 
        top_buf_11_V_1_reg_4378;
    top_buf_11_V_fu_1399_p3 <= 
        top_27_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_11_V_q0;
    top_buf_12_V_1_fu_2099_p2 <= std_logic_vector(signed(top_buf_12_V_fu_1406_p3) + signed(shl_ln728_41_fu_2074_p3));
    top_buf_12_V_2_fu_3357_p3 <= 
        ap_const_lv14_2000 when (and_ln786_44_fu_3327_p2(0) = '1') else 
        top_buf_12_V_1_reg_4402;
    top_buf_12_V_fu_1406_p3 <= 
        top_28_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_12_V_q0;
    top_buf_13_V_1_fu_2152_p2 <= std_logic_vector(signed(top_buf_13_V_fu_1413_p3) + signed(shl_ln728_42_fu_2127_p3));
    top_buf_13_V_2_fu_3441_p3 <= 
        ap_const_lv14_2000 when (and_ln786_45_fu_3411_p2(0) = '1') else 
        top_buf_13_V_1_reg_4426;
    top_buf_13_V_fu_1413_p3 <= 
        top_29_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_13_V_q0;
    top_buf_14_V_1_fu_2205_p2 <= std_logic_vector(signed(top_buf_14_V_fu_1420_p3) + signed(shl_ln728_43_fu_2180_p3));
    top_buf_14_V_2_fu_3525_p3 <= 
        ap_const_lv14_2000 when (and_ln786_46_fu_3495_p2(0) = '1') else 
        top_buf_14_V_1_reg_4450;
    top_buf_14_V_fu_1420_p3 <= 
        top_30_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_14_V_q0;
    top_buf_15_V_1_fu_2258_p2 <= std_logic_vector(signed(top_buf_15_V_fu_1427_p3) + signed(shl_ln728_44_fu_2233_p3));
    top_buf_15_V_2_fu_3609_p3 <= 
        ap_const_lv14_2000 when (and_ln786_47_fu_3579_p2(0) = '1') else 
        top_buf_15_V_1_reg_4474;
    top_buf_15_V_fu_1427_p3 <= 
        top_31_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_15_V_q0;
    top_buf_1_V_1_fu_1516_p2 <= std_logic_vector(signed(top_buf_1_V_fu_1329_p3) + signed(shl_ln728_s_fu_1491_p3));
    top_buf_1_V_2_fu_2433_p3 <= 
        ap_const_lv14_2000 when (and_ln786_33_fu_2403_p2(0) = '1') else 
        top_buf_1_V_1_reg_4138;
    top_buf_1_V_fu_1329_p3 <= 
        top_17_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_1_V_q0;
    top_buf_2_V_1_fu_1569_p2 <= std_logic_vector(signed(top_buf_2_V_fu_1336_p3) + signed(shl_ln728_31_fu_1544_p3));
    top_buf_2_V_2_fu_2517_p3 <= 
        ap_const_lv14_2000 when (and_ln786_34_fu_2487_p2(0) = '1') else 
        top_buf_2_V_1_reg_4162;
    top_buf_2_V_fu_1336_p3 <= 
        top_18_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_2_V_q0;
    top_buf_3_V_1_fu_1622_p2 <= std_logic_vector(signed(top_buf_3_V_fu_1343_p3) + signed(shl_ln728_32_fu_1597_p3));
    top_buf_3_V_2_fu_2601_p3 <= 
        ap_const_lv14_2000 when (and_ln786_35_fu_2571_p2(0) = '1') else 
        top_buf_3_V_1_reg_4186;
    top_buf_3_V_fu_1343_p3 <= 
        top_19_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_3_V_q0;
    top_buf_4_V_1_fu_1675_p2 <= std_logic_vector(signed(top_buf_4_V_fu_1350_p3) + signed(shl_ln728_33_fu_1650_p3));
    top_buf_4_V_2_fu_2685_p3 <= 
        ap_const_lv14_2000 when (and_ln786_36_fu_2655_p2(0) = '1') else 
        top_buf_4_V_1_reg_4210;
    top_buf_4_V_fu_1350_p3 <= 
        top_20_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_4_V_q0;
    top_buf_5_V_1_fu_1728_p2 <= std_logic_vector(signed(top_buf_5_V_fu_1357_p3) + signed(shl_ln728_34_fu_1703_p3));
    top_buf_5_V_2_fu_2769_p3 <= 
        ap_const_lv14_2000 when (and_ln786_37_fu_2739_p2(0) = '1') else 
        top_buf_5_V_1_reg_4234;
    top_buf_5_V_fu_1357_p3 <= 
        top_21_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_5_V_q0;
    top_buf_6_V_1_fu_1781_p2 <= std_logic_vector(signed(top_buf_6_V_fu_1364_p3) + signed(shl_ln728_35_fu_1756_p3));
    top_buf_6_V_2_fu_2853_p3 <= 
        ap_const_lv14_2000 when (and_ln786_38_fu_2823_p2(0) = '1') else 
        top_buf_6_V_1_reg_4258;
    top_buf_6_V_fu_1364_p3 <= 
        top_22_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_6_V_q0;
    top_buf_7_V_1_fu_1834_p2 <= std_logic_vector(signed(top_buf_7_V_fu_1371_p3) + signed(shl_ln728_36_fu_1809_p3));
    top_buf_7_V_2_fu_2937_p3 <= 
        ap_const_lv14_2000 when (and_ln786_39_fu_2907_p2(0) = '1') else 
        top_buf_7_V_1_reg_4282;
    top_buf_7_V_fu_1371_p3 <= 
        top_23_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_7_V_q0;
    top_buf_8_V_1_fu_1887_p2 <= std_logic_vector(signed(top_buf_8_V_fu_1378_p3) + signed(shl_ln728_37_fu_1862_p3));
    top_buf_8_V_2_fu_3021_p3 <= 
        ap_const_lv14_2000 when (and_ln786_40_fu_2991_p2(0) = '1') else 
        top_buf_8_V_1_reg_4306;
    top_buf_8_V_fu_1378_p3 <= 
        top_24_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_8_V_q0;
    top_buf_9_V_1_fu_1940_p2 <= std_logic_vector(signed(top_buf_9_V_fu_1385_p3) + signed(shl_ln728_38_fu_1915_p3));
    top_buf_9_V_2_fu_3105_p3 <= 
        ap_const_lv14_2000 when (and_ln786_41_fu_3075_p2(0) = '1') else 
        top_buf_9_V_1_reg_4330;
    top_buf_9_V_fu_1385_p3 <= 
        top_25_V_q0 when (trunc_ln213_reg_3695_pp0_iter6_reg(0) = '1') else 
        top_9_V_q0;
    trunc_ln211_fu_1063_p1 <= tile_col(4 - 1 downto 0);
    trunc_ln213_fu_1201_p1 <= select_ln213_1_fu_1194_p3(1 - 1 downto 0);
    weight_buf_1x1_V_0_0_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_0_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_0_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_0_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_1x1_V_0_1_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_1_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_1_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_1_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_1_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_1x1_V_0_2_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_2_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_2_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_2_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_2_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_1x1_V_0_3_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_3_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_3_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_3_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_3_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_3_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_1x1_V_0_4_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_4_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_4_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_4_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_4_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_4_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_1x1_V_0_5_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_5_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_5_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_5_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_5_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_5_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_1x1_V_0_6_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_6_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_6_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_6_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_6_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_6_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_1x1_V_0_7_address0 <= ap_const_lv3_0;
    weight_buf_1x1_V_0_7_address1 <= ap_const_lv3_1;

    weight_buf_1x1_V_0_7_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_7_ce0 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf_1x1_V_0_7_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weight_buf_1x1_V_0_7_ce1 <= ap_const_logic_1;
        else 
            weight_buf_1x1_V_0_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln213_fu_1122_p2 <= (icmp_ln214_fu_1108_p2 xor ap_const_lv1_1);
    xor_ln340_32_fu_2414_p2 <= (ap_const_lv1_1 xor and_ln786_33_fu_2403_p2);
    xor_ln340_33_fu_2498_p2 <= (ap_const_lv1_1 xor and_ln786_34_fu_2487_p2);
    xor_ln340_34_fu_2582_p2 <= (ap_const_lv1_1 xor and_ln786_35_fu_2571_p2);
    xor_ln340_35_fu_2666_p2 <= (ap_const_lv1_1 xor and_ln786_36_fu_2655_p2);
    xor_ln340_36_fu_2750_p2 <= (ap_const_lv1_1 xor and_ln786_37_fu_2739_p2);
    xor_ln340_37_fu_2834_p2 <= (ap_const_lv1_1 xor and_ln786_38_fu_2823_p2);
    xor_ln340_38_fu_2918_p2 <= (ap_const_lv1_1 xor and_ln786_39_fu_2907_p2);
    xor_ln340_39_fu_3002_p2 <= (ap_const_lv1_1 xor and_ln786_40_fu_2991_p2);
    xor_ln340_40_fu_3086_p2 <= (ap_const_lv1_1 xor and_ln786_41_fu_3075_p2);
    xor_ln340_41_fu_3170_p2 <= (ap_const_lv1_1 xor and_ln786_42_fu_3159_p2);
    xor_ln340_42_fu_3254_p2 <= (ap_const_lv1_1 xor and_ln786_43_fu_3243_p2);
    xor_ln340_43_fu_3338_p2 <= (ap_const_lv1_1 xor and_ln786_44_fu_3327_p2);
    xor_ln340_44_fu_3422_p2 <= (ap_const_lv1_1 xor and_ln786_45_fu_3411_p2);
    xor_ln340_45_fu_3506_p2 <= (ap_const_lv1_1 xor and_ln786_46_fu_3495_p2);
    xor_ln340_46_fu_3590_p2 <= (ap_const_lv1_1 xor and_ln786_47_fu_3579_p2);
    xor_ln340_fu_2330_p2 <= (ap_const_lv1_1 xor and_ln786_fu_2319_p2);
    xor_ln785_10_fu_3132_p2 <= (tmp_184_reg_4348 xor ap_const_lv1_1);
    xor_ln785_11_fu_3216_p2 <= (tmp_186_reg_4372 xor ap_const_lv1_1);
    xor_ln785_12_fu_3300_p2 <= (tmp_188_reg_4396 xor ap_const_lv1_1);
    xor_ln785_13_fu_3384_p2 <= (tmp_190_reg_4420 xor ap_const_lv1_1);
    xor_ln785_14_fu_3468_p2 <= (tmp_192_reg_4444 xor ap_const_lv1_1);
    xor_ln785_15_fu_3552_p2 <= (tmp_194_reg_4468 xor ap_const_lv1_1);
    xor_ln785_1_fu_2376_p2 <= (tmp_166_reg_4132 xor ap_const_lv1_1);
    xor_ln785_2_fu_2460_p2 <= (tmp_168_reg_4156 xor ap_const_lv1_1);
    xor_ln785_3_fu_2544_p2 <= (tmp_170_reg_4180 xor ap_const_lv1_1);
    xor_ln785_4_fu_2628_p2 <= (tmp_172_reg_4204 xor ap_const_lv1_1);
    xor_ln785_5_fu_2712_p2 <= (tmp_174_reg_4228 xor ap_const_lv1_1);
    xor_ln785_6_fu_2796_p2 <= (tmp_176_reg_4252 xor ap_const_lv1_1);
    xor_ln785_7_fu_2880_p2 <= (tmp_178_reg_4276 xor ap_const_lv1_1);
    xor_ln785_8_fu_2964_p2 <= (tmp_180_reg_4300 xor ap_const_lv1_1);
    xor_ln785_9_fu_3048_p2 <= (tmp_182_reg_4324 xor ap_const_lv1_1);
    xor_ln785_fu_2292_p2 <= (tmp_164_reg_4108 xor ap_const_lv1_1);
    xor_ln786_10_fu_3143_p2 <= (tmp_185_reg_4360 xor ap_const_lv1_1);
    xor_ln786_11_fu_3227_p2 <= (tmp_187_reg_4384 xor ap_const_lv1_1);
    xor_ln786_12_fu_3311_p2 <= (tmp_189_reg_4408 xor ap_const_lv1_1);
    xor_ln786_13_fu_3395_p2 <= (tmp_191_reg_4432 xor ap_const_lv1_1);
    xor_ln786_14_fu_3479_p2 <= (tmp_193_reg_4456 xor ap_const_lv1_1);
    xor_ln786_15_fu_3563_p2 <= (tmp_195_reg_4480 xor ap_const_lv1_1);
    xor_ln786_1_fu_2387_p2 <= (tmp_167_reg_4144 xor ap_const_lv1_1);
    xor_ln786_2_fu_2471_p2 <= (tmp_169_reg_4168 xor ap_const_lv1_1);
    xor_ln786_3_fu_2555_p2 <= (tmp_171_reg_4192 xor ap_const_lv1_1);
    xor_ln786_4_fu_2639_p2 <= (tmp_173_reg_4216 xor ap_const_lv1_1);
    xor_ln786_5_fu_2723_p2 <= (tmp_175_reg_4240 xor ap_const_lv1_1);
    xor_ln786_6_fu_2807_p2 <= (tmp_177_reg_4264 xor ap_const_lv1_1);
    xor_ln786_7_fu_2891_p2 <= (tmp_179_reg_4288 xor ap_const_lv1_1);
    xor_ln786_8_fu_2975_p2 <= (tmp_181_reg_4312 xor ap_const_lv1_1);
    xor_ln786_9_fu_3059_p2 <= (tmp_183_reg_4336 xor ap_const_lv1_1);
    xor_ln786_fu_2303_p2 <= (tmp_165_reg_4120 xor ap_const_lv1_1);
    zext_ln203_1_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_163_fu_1260_p3),9));
    zext_ln203_2_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln214_reg_3667_pp0_iter5_reg),9));
    zext_ln203_3_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_2_fu_1280_p2),64));
    zext_ln203_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_reg_3720_pp0_iter5_reg),9));
    zext_ln211_1_fu_1045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tile_row),9));
    zext_ln211_4_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln211_1_fu_1067_p3),8));
    zext_ln211_5_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tile_col),8));
    zext_ln211_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1033_p3),9));
    zext_ln214_1_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln214_1_reg_3673),5));
    zext_ln214_fu_1221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln214_1_reg_3673),9));
    zext_ln728_10_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_39_fu_1968_p3),16));
    zext_ln728_11_fu_2028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_40_fu_2021_p3),16));
    zext_ln728_12_fu_2081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_41_fu_2074_p3),16));
    zext_ln728_13_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_42_fu_2127_p3),16));
    zext_ln728_14_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_43_fu_2180_p3),16));
    zext_ln728_15_fu_2240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_44_fu_2233_p3),16));
    zext_ln728_1_fu_1498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_s_fu_1491_p3),16));
    zext_ln728_2_fu_1551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_31_fu_1544_p3),16));
    zext_ln728_3_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_32_fu_1597_p3),16));
    zext_ln728_4_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_33_fu_1650_p3),16));
    zext_ln728_5_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_34_fu_1703_p3),16));
    zext_ln728_6_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_35_fu_1756_p3),16));
    zext_ln728_7_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_36_fu_1809_p3),16));
    zext_ln728_8_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_37_fu_1862_p3),16));
    zext_ln728_9_fu_1922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln728_38_fu_1915_p3),16));
    zext_ln728_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_1438_p3),16));
end behav;
