Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/forever/Vivado/Vivado2018_3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d7a09bacdb44fc1954b95229dc32f5d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mycpu_top_behav xil_defaultlib.mycpu_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'debug_wb_rf_wdata' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:66]
ERROR: [VRFC 10-3180] cannot find port 'debug_wb_rf_wnum' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:65]
ERROR: [VRFC 10-3180] cannot find port 'debug_wb_rf_wen' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:64]
ERROR: [VRFC 10-3180] cannot find port 'debug_wb_pc' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:63]
ERROR: [VRFC 10-3180] cannot find port 'data_sram_rdata' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:61]
ERROR: [VRFC 10-3180] cannot find port 'data_sram_wdata' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:60]
ERROR: [VRFC 10-3180] cannot find port 'data_sram_addr' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:59]
ERROR: [VRFC 10-3180] cannot find port 'data_sram_wen' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:58]
ERROR: [VRFC 10-3180] cannot find port 'data_sram_en' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:57]
ERROR: [VRFC 10-3180] cannot find port 'inst_sram_rdata' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:55]
ERROR: [VRFC 10-3180] cannot find port 'inst_sram_wdata' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:54]
ERROR: [VRFC 10-3180] cannot find port 'inst_sram_addr' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:53]
ERROR: [VRFC 10-3180] cannot find port 'inst_sram_wen' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:52]
ERROR: [VRFC 10-3180] cannot find port 'inst_sram_en' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:51]
ERROR: [VRFC 10-3180] cannot find port 'int' on this module [/home/forever/Desktop/myGit/Code/my_cpu/my_cpu.srcs/sources_1/new/mycpu_top.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
