Version 4
SHEET 1 880 680
WIRE 192 32 -272 32
WIRE 192 64 192 32
WIRE 192 128 192 64
WIRE 80 144 -32 144
WIRE 160 144 80 144
WIRE 400 144 240 144
WIRE 480 144 400 144
WIRE -272 224 -272 32
WIRE -32 224 -32 144
WIRE 480 224 480 144
WIRE -272 384 -272 304
WIRE -112 384 -272 384
WIRE -32 384 -32 304
WIRE -32 384 -112 384
WIRE 192 384 192 160
WIRE 192 384 -32 384
WIRE 480 384 480 288
WIRE 480 384 192 384
WIRE -112 416 -112 384
FLAG -112 416 0
FLAG 80 144 in
FLAG 192 64 vdd
FLAG 400 144 out
SYMBOL inv1x 208 144 R0
SYMATTR InstName X1
SYMBOL voltage -32 208 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(0 {vdd} {tclk/2} 100p 100p {tclk/2} {tclk} 4)
SYMBOL voltage -272 208 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value 1.8
SYMBOL cap 464 224 R0
SYMATTR InstName C1
SYMATTR Value 200f
TEXT 288 -8 Left 2 ;.op
TEXT 16 -104 Left 2 !.param vdd=1.8  fclk=1Meg tclk=1/fclk TRAN_STOP=4*tclk
TEXT 16 -72 Left 2 !*.STEP param vin list 0 1.8
TEXT 288 24 Left 2 ;.dc V1 0 1.8 0.01
TEXT 288 56 Left 2 !.tran {TRAN_STOP}
