<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ScheduleDAGInstrs.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ScheduleDAGInstrs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ScheduleDAGInstrs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ScheduleDAGInstrs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- ScheduleDAGInstrs.h - MachineInstr Scheduling --------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file implements the ScheduleDAGInstrs class, which implements</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// scheduling for a MachineInstr-based dependency graph.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseSet_8h.html">llvm/ADT/SparseSet.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseMultiSet_8h.html">llvm/ADT/SparseMultiSet.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">class </span>MachineFrameInfo;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>MachineLoopInfo;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">class </span>MachineDominatorTree;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">class </span>LiveIntervals;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">class </span>RegPressureTracker;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">class </span>PressureDiffs;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// An individual mapping from virtual register number to SUnit.</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html">   34</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> {</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">   35</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">VirtReg</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">   36</a></span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#ae059bbf3cf99bd7c6ce60344d9e66ee0">   38</a></span>&#160;    <a class="code" href="structllvm_1_1VReg2SUnit.html#ae059bbf3cf99bd7c6ce60344d9e66ee0">VReg2SUnit</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *su): VirtReg(reg), SU(su) {}</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#ab5f749243df16c2d399b84f4de4d3eec">   40</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VReg2SUnit.html#ab5f749243df16c2d399b84f4de4d3eec">getSparseSetIndex</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">TargetRegisterInfo::virtReg2Index</a>(VirtReg);</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    }</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  };</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// Record a physical register access.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// For non data-dependent uses, OpIdx == -1.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html">   47</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a> {</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">   48</a></span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">SU</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">   49</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">OpIdx</a>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">   50</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">Reg</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">   52</a></span>&#160;    <a class="code" href="structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">PhysRegSUOper</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *su, <span class="keywordtype">int</span> op, <span class="keywordtype">unsigned</span> R): SU(su), OpIdx(op), Reg(R) {}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#a8e1076225a797c30cfa2d67b66a3ef15">   54</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1PhysRegSUOper.html#a8e1076225a797c30cfa2d67b66a3ef15">getSparseSetIndex</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>; }</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  };</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// Use a SparseMultiSet to track physical registers. Storage is only</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// allocated once for the pass. It can be cleared in constant time and reused</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// without any frees.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1SparseMultiSet.html">SparseMultiSet&lt;PhysRegSUOper, llvm::identity&lt;unsigned&gt;</a>, uint16_t&gt;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">   61</a></span>&#160;  <a class="code" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// Use SparseSet as a SparseMap by relying on the fact that it never</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// compares ValueT&#39;s, only unsigned keys. This allows the set to be cleared</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// between scheduling regions in constant time as long as ValueT does not</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// require a destructor.</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">   67</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1SparseSet.html">SparseSet&lt;VReg2SUnit, VirtReg2IndexFunctor&gt;</a> <a class="code" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">VReg2SUnitMap</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// Track local uses of virtual registers. These uses are gathered by the DAG</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// builder and may be consulted by the scheduler to avoid iterating an entire</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// vreg use list.</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">   72</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1SparseMultiSet.html">SparseMultiSet&lt;VReg2SUnit, VirtReg2IndexFunctor&gt;</a> <a class="code" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">VReg2UseMap</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// MachineInstrs.</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html">   76</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">   78</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">MLI</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">   79</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">MDT</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">   80</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">    /// Live Intervals provides reaching defs in preRA scheduling.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">   83</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    /// TargetSchedModel provides an interface to the machine model.</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">   86</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    /// isPostRA flag indicates vregs cannot be present.</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">   89</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    /// The standard DAG builder does not normally include terminators as DAG</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    /// nodes because it does not create the necessary dependencies to prevent</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    /// reordering. A specialized scheduler can overide</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    /// TargetInstrInfo::isSchedulingBoundary then enable this flag to indicate</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    /// it has taken responsibility for scheduling the terminator correctly.</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">   96</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    /// State specific to the current scheduling region.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    /// ------------------------------------------------</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    /// The block in which to insert instructions</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">  102</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    /// The beginning of the range to be scheduled.</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">  105</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">    /// The end of the range to be scheduled.</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">  108</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    /// Instructions in this region (distance(RegionBegin, RegionEnd)).</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">  111</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">    /// After calling BuildSchedGraph, each machine instruction in the current</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    /// scheduling region is mapped to an SUnit.</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">  115</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr*, SUnit*&gt;</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    /// After calling BuildSchedGraph, each vreg used in the scheduling region</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    /// is mapped to a set of SUnits. These include all local vreg uses, not</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">    /// just the uses for a singly defined vreg.</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">  120</a></span>&#160;<span class="comment"></span>    VReg2UseMap <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    /// State internal to DAG building.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">    /// -------------------------------</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    /// Defs, Uses - Remember where defs and uses of each register are as we</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    /// iterate upward through the instructions. This is allocated here instead</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    /// of inside BuildSchedGraph to avoid the need for it to be initialized and</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    /// destructed for each block.</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">  129</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SparseMultiSet.html">Reg2SUnitsMap</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">  130</a></span>&#160;    <a class="code" href="classllvm_1_1SparseMultiSet.html">Reg2SUnitsMap</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    /// Track the last instruction in this region defining each virtual register.</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">  133</a></span>&#160;<span class="comment"></span>    VReg2SUnitMap <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">    /// PendingLoads - Remember where unknown loads are after the most recent</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    /// unknown store, as we iterate. As with Defs and Uses, this is here</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">    /// to minimize construction/destruction.</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">  138</a></span>&#160;<span class="comment"></span>    std::vector&lt;SUnit *&gt; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    /// DbgValues - Remember instruction that precedes DBG_VALUE.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    /// These are generated by buildSchedGraph but persist so they can be</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">    /// referenced when emitting the final schedule.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span>    <span class="keyword">typedef</span> std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">  144</a></span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">  145</a></span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">  146</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;mli,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;mdt,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                               <span class="keywordtype">bool</span> IsPostRAFlag,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                               <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = 0);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">  155</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">~ScheduleDAGInstrs</a>() {}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">    /// \brief Expose LiveIntervals for use in DAG mutators and such.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">  158</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">getLIS</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> LIS; }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">    /// \brief Get the machine model for instruction scheduling.</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">  161</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">getSchedModel</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> &amp;SchedModel; }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">    /// \brief Resolve and cache a resolved scheduling class for an SUnit.</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">  164</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a> &amp;&amp; SchedModel.<a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>())</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a> = SchedModel.<a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>());</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">return</span> SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">    /// begin - Return an iterator to the top of the current scheduling region.</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">  171</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegionBegin; }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">    /// end - Return an iterator to the bottom of the current scheduling region.</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">  174</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegionEnd; }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">    /// newSUnit - Creates a new SUnit and return a ptr to it.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *newSUnit(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">    /// getSUnit - Return an existing SUnit for this MI, or NULL.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *getSUnit(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">    /// startBlock - Prepare to perform scheduling in the given block.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> startBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">    /// finishBlock - Clean up after scheduling in the given block.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> finishBlock();</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">    /// Initialize the scheduler state for the next scheduling region.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> enterRegion(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">begin</a>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                             <span class="keywordtype">unsigned</span> regioninstrs);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">    /// Notify that the scheduler has finished scheduling the current region.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> exitRegion();</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    /// buildSchedGraph - Build SUnits from the MachineBasicBlock that we are</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">    /// input.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> buildSchedGraph(<a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker = 0,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                         <a class="code" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs = 0);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">    /// addSchedBarrierDeps - Add dependencies from instructions in the current</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">    /// list of instructions being scheduled to scheduling barrier. We want to</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">    /// make sure instructions which define registers that are either used by</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    /// the terminator or are live-out are properly scheduled. This is</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// especially important when the definition latency of the return value(s)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">    /// are too high to be hidden by the branch or when the liveout registers</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">    /// used by instructions in the fallthrough block.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> addSchedBarrierDeps();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">    /// schedule - Order nodes according to selected style, filling</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">    /// in the Sequence member.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">    /// Typically, a scheduling algorithm will implement schedule() without</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">    /// overriding enterRegion() or exitRegion().</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> schedule() = 0;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">    /// finalizeSchedule - Allow targets to perform final scheduling actions at</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    /// the level of the whole MachineFunction. By default does nothing.</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">  220</a></span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a>() {}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> dumpNode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">    /// Return a label for a DAG node that points to an instruction.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> std::string getGraphNodeLabel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">    /// Return a label for the region of code covered by the DAG.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> std::string getDAGName() <span class="keyword">const</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordtype">void</span> initSUnits();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordtype">void</span> addPhysRegDataDeps(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordtype">void</span> addPhysRegDeps(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordtype">void</span> addVRegDefDeps(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordtype">void</span> addVRegUseDeps(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  };</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// newSUnit - Creates a new SUnit and return a ptr to it.</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">  239</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">ScheduleDAGInstrs::newSUnit</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Addr = SUnits.empty() ? 0 : &amp;SUnits[0];</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    SUnits.push_back(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>(MI, (<span class="keywordtype">unsigned</span>)SUnits.size()));</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    assert((Addr == 0 || Addr == &amp;SUnits[0]) &amp;&amp;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;           <span class="stringliteral">&quot;SUnits std::vector reallocated on the fly!&quot;</span>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    SUnits.back().OrigNode = &amp;SUnits.back();</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">return</span> &amp;SUnits.back();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// getSUnit - Return an existing SUnit for this MI, or NULL.</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">  251</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">ScheduleDAGInstrs::getSUnit</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="classllvm_1_1DenseMapIterator.html">DenseMap&lt;MachineInstr*, SUnit*&gt;::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MISUnitMap.find(MI);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">if</span> (I == MISUnitMap.end())</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> I-&gt;second;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00538">ScheduleDAG.h:538</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00181">Path.cpp:181</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00103">TargetSchedule.cpp:103</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_ab5f749243df16c2d399b84f4de4d3eec"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#ab5f749243df16c2d399b84f4de4d3eec">llvm::VReg2SUnit::getSparseSetIndex</a></div><div class="ttdeci">unsigned getSparseSetIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00040">ScheduleDAGInstrs.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa0f7275b32d79810c71102ca390273f3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">llvm::TargetRegisterInfo::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html">llvm::PhysRegSUOper</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00047">ScheduleDAGInstrs.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_ac9423a63151469d95755528cceb322fb"><div class="ttname"><a href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a></div><div class="ttdeci">&lt; i1 &gt; br i1 label label bb bb</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l01139">Target/X86/README.txt:1139</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00534">DenseMap.h:534</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00386">ScheduleDAG.h:386</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2ad332011e2040d133de24f33cf3f4cd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">llvm::ScheduleDAGInstrs::CanHandleTerminators</a></div><div class="ttdeci">bool CanHandleTerminators</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00096">ScheduleDAGInstrs.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aeb9c314de586393b2cb695733eeafc6c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const </div><div class="ttdoc">begin - Return an iterator to the top of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00171">ScheduleDAGInstrs.h:171</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a33706aab89e700b8f79e1fa6f4f0e3ee"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00173">Path.cpp:173</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6717374178b6677be5b2f5d227d312cf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">llvm::ScheduleDAGInstrs::getSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClass(SUnit *SU) const </div><div class="ttdoc">Resolve and cache a resolved scheduling class for an SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00164">ScheduleDAGInstrs.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af1c8be2ff5fd8eab8091e6ffa40ded8d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a></div><div class="ttdeci">unsigned NumRegionInstrs</div><div class="ttdoc">Instructions in this region (distance(RegionBegin, RegionEnd)). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00111">ScheduleDAGInstrs.h:111</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a6dfd880a5892988854fec42bc66a9b85"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">llvm::PhysRegSUOper::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00050">ScheduleDAGInstrs.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab077d62392fe288ad041b43622d93346"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">llvm::ScheduleDAGInstrs::getSchedModel</a></div><div class="ttdeci">const TargetSchedModel * getSchedModel() const </div><div class="ttdoc">Get the machine model for instruction scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00161">ScheduleDAGInstrs.h:161</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_a419258ce1004e465d7ac330fa721ab77"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">llvm::VReg2SUnit::VirtReg</a></div><div class="ttdeci">unsigned VirtReg</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00035">ScheduleDAGInstrs.h:35</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalAnalysis_8h_source.html#l00049">LiveIntervalAnalysis.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a4afc086f7471b060731e7fbf248958f4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">llvm::ScheduleDAGInstrs::PendingLoads</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt; PendingLoads</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00138">ScheduleDAGInstrs.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00108">ScheduleDAGInstrs.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a077eef2c61ca462db1800cc506092d38"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, SUnit * &gt; MISUnitMap</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00115">ScheduleDAGInstrs.h:115</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_ae059bbf3cf99bd7c6ce60344d9e66ee0"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#ae059bbf3cf99bd7c6ce60344d9e66ee0">llvm::VReg2SUnit::VReg2SUnit</a></div><div class="ttdeci">VReg2SUnit(unsigned reg, SUnit *su)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00038">ScheduleDAGInstrs.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00032">TargetSchedule.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html">llvm::VReg2SUnit</a></div><div class="ttdoc">An individual mapping from virtual register number to SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00034">ScheduleDAGInstrs.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6837fb2c08f4c8c986a4689a37ca93cf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">llvm::ScheduleDAGInstrs::DbgValues</a></div><div class="ttdeci">DbgValueVector DbgValues</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00145">ScheduleDAGInstrs.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a48dac2c15614f61bd7cb73fe322099fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">llvm::ScheduleDAGInstrs::MFI</a></div><div class="ttdeci">const MachineFrameInfo * MFI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00080">ScheduleDAGInstrs.h:80</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a36313119b2c51cd23a72a56123e20bba"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">llvm::PhysRegSUOper::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00048">ScheduleDAGInstrs.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00105">ScheduleDAGInstrs.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1a23f5e657727a730e585ad461d914d8"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">llvm::ScheduleDAGInstrs::MLI</a></div><div class="ttdeci">const MachineLoopInfo &amp; MLI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00078">ScheduleDAGInstrs.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aecc4d170587e25346f72971969bef3f9"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">llvm::ScheduleDAGInstrs::VRegUses</a></div><div class="ttdeci">VReg2UseMap VRegUses</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00120">ScheduleDAGInstrs.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a73edb004de8911374552b25481e9e9c3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a></div><div class="ttdeci">bool IsPostRA</div><div class="ttdoc">isPostRA flag indicates vregs cannot be present. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00089">ScheduleDAGInstrs.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a315b06a83e904cae88da78235abfb78a"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">llvm::PhysRegSUOper::OpIdx</a></div><div class="ttdeci">int OpIdx</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00049">ScheduleDAGInstrs.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiffs_html"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00156">RegisterPressure.h:156</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00096">MCSchedule.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae5699f6d46c8153c84b71e21a9259e9e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs</a></div><div class="ttdeci">virtual ~ScheduleDAGInstrs()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00155">ScheduleDAGInstrs.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00250">RegisterPressure.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a5b7f785c0a719640a922fece8a550100"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">llvm::ScheduleDAGInstrs::VRegDefs</a></div><div class="ttdeci">VReg2SUnitMap VRegDefs</div><div class="ttdoc">Track the last instruction in this region defining each virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00133">ScheduleDAGInstrs.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a2b2c6049e5141829267f4f9193b475d4"><div class="ttname"><a href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">llvm::SUnit::SchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * SchedClass</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00260">ScheduleDAG.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2cd25ceae77621ea3d813a2afdab127b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">llvm::ScheduleDAGInstrs::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS() const </div><div class="ttdoc">Expose LiveIntervals for use in DAG mutators and such. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00158">ScheduleDAGInstrs.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab805a4eee0a4f76e28dd11bcc86b1083"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">llvm::ScheduleDAGInstrs::MDT</a></div><div class="ttdeci">const MachineDominatorTree &amp; MDT</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00079">ScheduleDAGInstrs.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_aede5b97ee71acf0e3d68847f2a433039"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">llvm::PhysRegSUOper::PhysRegSUOper</a></div><div class="ttdeci">PhysRegSUOper(SUnit *su, int op, unsigned R)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00052">ScheduleDAGInstrs.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae384109023f32441ff89f13b79be6b89"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">llvm::ScheduleDAGInstrs::Defs</a></div><div class="ttdeci">Reg2SUnitsMap Defs</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00129">ScheduleDAGInstrs.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a7c30ee6cdef3f4784c192654dcb9bab0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">llvm::ScheduleDAGInstrs::finalizeSchedule</a></div><div class="ttdeci">virtual void finalizeSchedule()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00220">ScheduleDAGInstrs.h:220</a></div></div>
<div class="ttc" id="SparseMultiSet_8h_html"><div class="ttname"><a href="SparseMultiSet_8h.html">SparseMultiSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aa1a4554243ad6d8f52e7d12a74f0cded"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const </div><div class="ttdoc">end - Return an iterator to the bottom of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00174">ScheduleDAGInstrs.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6cf6c94d54730c618ac5f86d2140d032"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">llvm::ScheduleDAGInstrs::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit(MachineInstr *MI) const </div><div class="ttdoc">getSUnit - Return an existing SUnit for this MI, or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00251">ScheduleDAGInstrs.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00076">ScheduleDAGInstrs.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="SparseSet_8h_html"><div class="ttname"><a href="SparseSet_8h.html">SparseSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html"><div class="ttname"><a href="classllvm_1_1SparseSet.html">llvm::SparseSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00130">ScheduleDAGInstrs.h:130</a></div></div>
<div class="ttc" id="namespacellvm_html_a566994d85113b94f2e8308e3453e91ef"><div class="ttname"><a href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">llvm::VReg2UseMap</a></div><div class="ttdeci">SparseMultiSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt; VReg2UseMap</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00072">ScheduleDAGInstrs.h:72</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a8e1076225a797c30cfa2d67b66a3ef15"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#a8e1076225a797c30cfa2d67b66a3ef15">llvm::PhysRegSUOper::getSparseSetIndex</a></div><div class="ttdeci">unsigned getSparseSetIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00054">ScheduleDAGInstrs.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6c497ec4b863f7d59aa3678740331c8e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">llvm::ScheduleDAGInstrs::newSUnit</a></div><div class="ttdeci">SUnit * newSUnit(MachineInstr *MI)</div><div class="ttdoc">newSUnit - Creates a new SUnit and return a ptr to it. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00239">ScheduleDAGInstrs.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapIterator_html"><div class="ttname"><a href="classllvm_1_1DenseMapIterator.html">llvm::DenseMapIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00037">DenseMap.h:37</a></div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_html_af1236ab2574debb281ea6e38b2ee5a3a"><div class="ttname"><a href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">llvm::VReg2SUnitMap</a></div><div class="ttdeci">SparseSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt; VReg2SUnitMap</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00067">ScheduleDAGInstrs.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html">llvm::SparseMultiSet</a></div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00078">SparseMultiSet.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_html_a8fe67d559de495d1e6e98719f839dca8"><div class="ttname"><a href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">llvm::Reg2SUnitsMap</a></div><div class="ttdeci">SparseMultiSet&lt; PhysRegSUOper, llvm::identity&lt; unsigned &gt;, uint16_t &gt; Reg2SUnitsMap</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00061">ScheduleDAGInstrs.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a25ae020b571d18d34d03097d91ca0f40"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">llvm::ScheduleDAGInstrs::FirstDbgValue</a></div><div class="ttdeci">MachineInstr * FirstDbgValue</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00146">ScheduleDAGInstrs.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00102">ScheduleDAGInstrs.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00072">MachineLoopInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00040">MachineDominators.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a81f901b06e024f4f2f50e1831c0d4b9e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">llvm::ScheduleDAGInstrs::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdoc">Live Intervals provides reaching defs in preRA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00083">ScheduleDAGInstrs.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_a62cea84ba15a90f1f6c497f16d8eeda3"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">llvm::VReg2SUnit::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00036">ScheduleDAGInstrs.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a5c8f93623f55c06341ca6b954a3dbebe"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">llvm::ScheduleDAGInstrs::DbgValueVector</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; MachineInstr *, MachineInstr * &gt; &gt; DbgValueVector</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00144">ScheduleDAGInstrs.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00249">ScheduleDAG.h:249</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:01:37 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
