/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  reg [6:0] _03_;
  wire [18:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [32:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [7:0] celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [13:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [12:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire [22:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_58z;
  wire [24:0] celloutsig_0_59z;
  wire [9:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire [7:0] celloutsig_0_68z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_82z;
  wire [12:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_87z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [23:0] celloutsig_1_17z;
  wire [24:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [39:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_70z = ~(celloutsig_0_33z[9] | celloutsig_0_28z);
  assign celloutsig_0_17z = ~(celloutsig_0_5z[0] | celloutsig_0_16z);
  assign celloutsig_1_9z = ~celloutsig_1_4z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[116]) & celloutsig_1_0z);
  assign celloutsig_0_35z = _01_ ^ celloutsig_0_24z;
  assign celloutsig_0_4z = { in_data[37:16], celloutsig_0_1z } + { in_data[31:21], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_47z = { celloutsig_0_8z[2], celloutsig_0_16z, celloutsig_0_29z } + { celloutsig_0_32z[30:26], celloutsig_0_45z };
  assign celloutsig_1_8z = { celloutsig_1_7z[14:6], celloutsig_1_4z } + { celloutsig_1_7z[14:6], celloutsig_1_0z };
  always_ff @(posedge clkin_data[192], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= celloutsig_1_7z[16:13];
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= celloutsig_0_15z[6:0];
  reg [18:0] _15_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 19'h00000;
    else _15_ <= { celloutsig_0_13z[9:2], celloutsig_0_23z, celloutsig_0_17z, _03_, celloutsig_0_12z, celloutsig_0_2z };
  assign { _04_[18:10], _00_, _04_[8:5], _01_, _04_[3:0] } = _15_;
  assign celloutsig_0_0z = in_data[42:39] & in_data[48:45];
  assign celloutsig_0_44z = { celloutsig_0_30z[15:3], celloutsig_0_31z } & { celloutsig_0_6z[6:3], celloutsig_0_24z, celloutsig_0_20z };
  assign celloutsig_0_83z = { celloutsig_0_68z[4:0], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_35z } & celloutsig_0_82z[12:0];
  assign celloutsig_0_11z = celloutsig_0_5z[9:4] & { celloutsig_0_10z[0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[131:130], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } & { celloutsig_1_6z[24:18], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_25z = { celloutsig_0_9z[10:0], celloutsig_0_7z, celloutsig_0_24z } & { celloutsig_0_15z[7:5], celloutsig_0_5z };
  assign celloutsig_0_5z = { celloutsig_0_4z[7:3], celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_6z = in_data[88:78] / { 1'h1, in_data[47:39], celloutsig_0_3z };
  assign celloutsig_0_61z = { celloutsig_0_42z[2:1], celloutsig_0_37z, celloutsig_0_11z } / { 1'h1, celloutsig_0_34z[5], celloutsig_0_31z, celloutsig_0_47z };
  assign celloutsig_0_9z = in_data[91:78] / { 1'h1, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_9z[13:10] / { 1'h1, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_11z[4:1] / { 1'h1, celloutsig_0_22z[8:6] };
  assign celloutsig_0_37z = { _04_[14:10], _00_, celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_33z } == { celloutsig_0_22z[16:1], celloutsig_0_9z };
  assign celloutsig_0_45z = in_data[74:67] == { celloutsig_0_4z[7:6], celloutsig_0_11z };
  assign celloutsig_0_97z = { celloutsig_0_15z[3:1], celloutsig_0_10z } == { celloutsig_0_83z[6:1], celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[73:56], celloutsig_0_0z, celloutsig_0_1z } == { in_data[71:59], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_20z[0], celloutsig_0_20z } == in_data[61:52];
  assign celloutsig_0_66z = celloutsig_0_61z[6:3] > celloutsig_0_59z[21:18];
  assign celloutsig_0_98z = { celloutsig_0_82z[2], celloutsig_0_87z, celloutsig_0_84z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_58z } > _03_[5:0];
  assign celloutsig_0_58z = { celloutsig_0_22z[8:1], celloutsig_0_4z } && { celloutsig_0_9z[13:3], celloutsig_0_36z, celloutsig_0_30z };
  assign celloutsig_1_2z = { in_data[131:130], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } && { in_data[103:99], celloutsig_1_0z };
  assign celloutsig_0_87z = ! { celloutsig_0_8z[4:1], celloutsig_0_46z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_19z = ! celloutsig_1_13z;
  assign celloutsig_0_28z = ! { celloutsig_0_22z[14:10], celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_11z[4:1] || celloutsig_0_4z[3:0];
  assign celloutsig_0_51z = celloutsig_0_32z[14:9] % { 1'h1, celloutsig_0_44z[4:1], celloutsig_0_24z };
  assign celloutsig_1_6z = { in_data[159:136], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[163:129], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_17z = in_data[168:145] % { 1'h1, celloutsig_1_7z[10:9], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_14z, _02_, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_15z = { celloutsig_0_13z[6:0], celloutsig_0_12z } % { 1'h1, celloutsig_0_8z[6:0] };
  assign celloutsig_0_36z = { celloutsig_0_9z[3:2], celloutsig_0_3z } != { celloutsig_0_15z[7:6], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } != { in_data[106:102], celloutsig_1_2z };
  assign celloutsig_0_16z = in_data[45:39] !== { celloutsig_0_8z[2:0], celloutsig_0_10z };
  assign celloutsig_0_34z = celloutsig_0_32z[19:12] | { celloutsig_0_6z[6:0], celloutsig_0_23z };
  assign celloutsig_1_10z = celloutsig_1_8z[9:4] | celloutsig_1_8z[7:2];
  assign celloutsig_1_18z = { celloutsig_1_17z[15:1], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_3z } | { celloutsig_1_17z[19:11], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[93] & celloutsig_0_4z[2];
  assign celloutsig_1_0z = in_data[115] & in_data[117];
  assign celloutsig_1_14z = celloutsig_1_12z[8] & celloutsig_1_7z[17];
  assign celloutsig_0_12z = celloutsig_0_2z & celloutsig_0_11z[2];
  assign celloutsig_0_14z = celloutsig_0_9z[10] & celloutsig_0_3z;
  assign celloutsig_0_84z = ~^ { celloutsig_0_47z, celloutsig_0_42z };
  assign celloutsig_1_3z = ~^ { in_data[163:159], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_7z[6:5], celloutsig_1_3z };
  assign celloutsig_0_1z = ~^ in_data[22:16];
  assign celloutsig_0_19z = ~^ celloutsig_0_13z[6:4];
  assign celloutsig_0_23z = ~^ { celloutsig_0_8z[5:4], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z[2:1], celloutsig_0_0z };
  assign celloutsig_0_42z = celloutsig_0_15z[2:0] >> celloutsig_0_38z[6:4];
  assign celloutsig_1_12z = { in_data[170:154], celloutsig_1_4z } >> { celloutsig_1_6z[14:5], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_19z } >> { celloutsig_0_13z[2:1], celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_13z[4:2], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z } >> { celloutsig_0_25z[11:2], celloutsig_0_4z };
  assign celloutsig_1_13z = celloutsig_1_7z[14:10] << { in_data[137], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_41z = { in_data[38:35], celloutsig_0_24z } >> { celloutsig_0_32z[24:21], celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_5z[7:1], celloutsig_0_7z, celloutsig_0_8z } >> { in_data[81:80], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_0_33z = celloutsig_0_25z[12:2] <<< { _04_[14:10], _00_, _04_[8:5], celloutsig_0_14z };
  assign celloutsig_0_59z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_35z } <<< { celloutsig_0_33z[9:2], celloutsig_0_1z, celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_0_8z = { in_data[17:14], celloutsig_0_2z, celloutsig_0_0z } <<< { in_data[15:10], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_82z = { celloutsig_0_59z[24:6], celloutsig_0_66z } <<< { celloutsig_0_39z[11:4], celloutsig_0_51z, celloutsig_0_70z, celloutsig_0_58z, celloutsig_0_45z, celloutsig_0_21z };
  assign celloutsig_0_20z = { celloutsig_0_13z[6:0], celloutsig_0_1z, celloutsig_0_7z } <<< celloutsig_0_13z[8:0];
  assign celloutsig_0_30z = { celloutsig_0_10z[2:1], celloutsig_0_22z } <<< { _03_[4:0], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_46z = { celloutsig_0_5z[5:3], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_7z } - { _04_[16:12], celloutsig_0_38z };
  assign celloutsig_0_39z = { celloutsig_0_9z[13:3], celloutsig_0_35z, celloutsig_0_28z } ~^ { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_31z };
  assign celloutsig_0_68z = celloutsig_0_15z ~^ { celloutsig_0_9z[12:6], celloutsig_0_37z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_38z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_38z = celloutsig_0_20z[8:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_15z = ~((celloutsig_1_14z & celloutsig_1_12z[15]) | (celloutsig_1_4z & celloutsig_1_3z));
  assign { _04_[9], _04_[4] } = { _00_, _01_ };
  assign { out_data[152:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
