$date
  Thu Jul 30 00:49:03 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module msxinterface_tb $end
$comment spi_state is not handled $end
$comment next_state is not handled $end
$var reg 8 ! a_s[7:0] $end
$var reg 8 " d_s[7:0] $end
$var reg 1 # iorq_n_s $end
$var reg 1 $ rd_n_s $end
$var reg 1 % wr_n_s $end
$var reg 1 & wait_n_s $end
$var reg 1 ' spi_cs_s $end
$var reg 1 ( spi_clk_s $end
$var reg 1 ) spi_mosi_s $end
$var reg 1 * spi_miso_s $end
$var reg 1 + rpi_rdy_s $end
$var reg 1 , led_s $end
$scope module msxpi_instance $end
$var reg 8 - d[7:0] $end
$var reg 8 . a[7:0] $end
$var reg 1 / iorq_n $end
$var reg 1 0 rd_n $end
$var reg 1 1 wr_n $end
$var reg 1 2 wait_n $end
$var reg 1 3 spi_cs $end
$var reg 1 4 spi_sclk $end
$var reg 1 5 spi_mosi $end
$var reg 1 6 spi_miso $end
$var reg 1 7 spi_rdy $end
$var reg 1 8 led $end
$comment state is not handled $end
$var reg 1 9 readoper_s $end
$var reg 1 : writeoper_s $end
$var reg 1 ; rpi_en_s $end
$var reg 8 < d_buff_msx_s[7:0] $end
$var reg 8 = d_buff_pi_s[7:0] $end
$var reg 1 > wait_n_s $end
$var reg 1 ? rpi_enabled_s $end
$var reg 8 @ d_buff_pi_debug_s[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
bUUUUUUUU "
U#
U$
U%
Z&
1'
U(
U)
U*
0+
0,
bUUUUUUUU -
bUUUUUUUU .
U/
U0
U1
Z2
13
U4
U5
U6
07
08
U9
U:
0;
bUUUUUUUU <
bUUUUUUUU =
Z>
0?
bUUUUUUUU @
#10
0*
1+
06
17
#20
b01011010 !
b10111100 "
0#
1$
0%
0&
0'
1,
b10111100 -
b01011010 .
0/
10
01
02
03
18
09
1:
1;
0>
1?
#30
1*
16
#40
1(
14
b10111100 <
#50
0(
04
#60
1(
14
#70
0(
04
#80
1(
14
U5
b01111000 <
bUUUUUUU1 =
bUUUUUUU1 @
#90
0(
0*
04
06
#100
1(
14
U5
b11110000 <
bUUUUUU10 =
bUUUUUU10 @
#110
0(
1*
04
16
#120
1(
14
U5
b11100000 <
bUUUUU101 =
bUUUUU101 @
#130
0(
0*
04
06
#140
1(
14
U5
b11000000 <
bUUUU1010 =
bUUUU1011 @
#150
0(
1*
04
16
#160
1(
14
U5
b10000000 <
bUUU10101 =
bUUU10111 @
#170
0(
0*
04
06
#180
1(
14
U5
b00000000 <
bUU101010 =
bUU101111 @
#190
0(
1*
04
16
#200
1(
14
U5
bU1010101 =
bU1011110 @
#210
0(
0*
04
06
#220
Z&
1'
0+
0,
Z2
13
07
08
Z>
0?
#230
1+
17
#240
1#
1%
1/
11
0:
0;
#290
#300
bUXX1X10X "
0#
0$
0&
0'
1(
X)
1,
bUXX1X10X -
0/
00
02
03
14
X5
18
19
1;
b10111100 <
0>
1?
#310
0(
04
bUXX1X10X <
#320
1(
0)
14
05
#330
0(
04
#340
b101X1XX0 "
1(
U)
b101X1XX0 -
14
U5
bXX1X10XX <
b10101010 =
b1011110U @
#350
0(
04
#360
bXXX1X100 "
1(
X)
bXXX1X100 -
14
X5
bX1X10XXX <
b01010100 =
b011110UX @
#370
0(
04
#380
b101X1X00 "
1(
b101X1X00 -
14
X5
b1X10XXXX <
b10101000 =
b11110UXX @
#390
0(
04
#400
bXXX1XX00 "
1(
bXXX1XX00 -
14
X5
bX10XXXXX <
b01010000 =
b1110UXX1 @
#410
0(
04
#420
b101XXX00 "
1(
X)
b101XXX00 -
14
X5
b10XXXXXX <
b10100000 =
b110UXX1X @
#430
0(
04
#440
bXXXXXX00 "
1(
bXXXXXX00 -
14
X5
b0XXXXXXX <
b01000000 =
b10UXX1X1 @
#450
0(
04
#460
Z&
1'
0+
0,
Z2
13
07
08
Z>
0?
#470
1+
17
#480
b10111100 "
1#
1$
b10111100 -
1/
10
09
0;
#530
