

================================================================
== Vivado HLS Report for 'batch_align2D'
================================================================
* Date:           Wed Oct 16 14:22:15 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.062|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  1970|  475739|  1970|  475739|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                                 |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                            Loop Name                            |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy..pyr_data_ptr                                           |  473761|  473761|         3|          1|          1|  473760|    yes   |
        |- memcpy..ref_patch_with_border_ptr                              |     400|     400|         2|          1|          1|     400|    yes   |
        |- memcpy.batch_align2D.cur_px_estimate.gep2.cur_px_estimate_ptr  |       8|       8|         2|          1|          1|       8|    yes   |
        |- batch_loop                                                     |    1488|    1488|       372|          -|          -|       4|    no    |
        | + compute_hessian                                               |     263|     263|        12|          4|          1|      64|    yes   |
        |- memcpy.inv_out.                                                |      36|      36|         2|          1|          1|      36|    yes   |
        |- memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep   |       8|       8|         2|          1|          1|       8|    yes   |
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|     979|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        8|     16|    4144|    6362|    -|
|Memory           |      232|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|    1583|    -|
|Register         |        0|      -|    6438|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      240|     16|   10582|    8956|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       13|   ~0  |       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |batch_align2D_ctrl_s_axi_U                           |batch_align2D_ctrl_s_axi                          |        0|      0|  316|  552|
    |batch_align2D_debug_m_axi_U                          |batch_align2D_debug_m_axi                         |        2|      0|  512|  580|
    |batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1  |batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2  |batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |batch_align2D_fdiv_32ns_32ns_32_8_1_U7               |batch_align2D_fdiv_32ns_32ns_32_8_1               |        0|      0|  363|  802|
    |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U3       |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U4       |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U5       |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6       |batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |batch_align2D_mux_366_32_1_1_U13                     |batch_align2D_mux_366_32_1_1                      |        0|      0|    0|  165|
    |batch_align2D_mux_4009_8_1_1_U9                      |batch_align2D_mux_4009_8_1_1                      |        0|      0|    0|  165|
    |batch_align2D_mux_4009_8_1_1_U10                     |batch_align2D_mux_4009_8_1_1                      |        0|      0|    0|  165|
    |batch_align2D_mux_4009_8_1_1_U11                     |batch_align2D_mux_4009_8_1_1                      |        0|      0|    0|  165|
    |batch_align2D_mux_4009_8_1_1_U12                     |batch_align2D_mux_4009_8_1_1                      |        0|      0|    0|  165|
    |batch_align2D_param_s_axi_U                          |batch_align2D_param_s_axi                         |        0|      0|  323|  554|
    |batch_align2D_patches_m_axi_U                        |batch_align2D_patches_m_axi                       |        2|      0|  512|  580|
    |batch_align2D_pos_r_m_axi_U                          |batch_align2D_pos_r_m_axi                         |        2|      0|  512|  580|
    |batch_align2D_pyr_m_axi_U                            |batch_align2D_pyr_m_axi                           |        2|      0|  512|  580|
    |batch_align2D_sitofp_32s_32_3_1_U8                   |batch_align2D_sitofp_32s_32_3_1                   |        0|      0|  128|  341|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |Total                                                |                                                  |        8|     16| 4144| 6362|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+
    |pyr_data_U  |batch_align2D_pyr_data  |      232|  0|   0|  473760|    8|     1|      3790080|
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+
    |Total       |                        |      232|  0|   0|  473760|    8|     1|      3790080|
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_9_fu_4451_p2                   |     *    |      0|  0|  30|           7|           2|
    |cur_px_estimate_ptr6_1_fu_9699_p2  |     +    |      0|  0|  70|          63|          63|
    |i_fu_4463_p2                       |     +    |      0|  0|  15|           7|           1|
    |indvar_next1_fu_1907_p2            |     +    |      0|  0|  16|           9|           1|
    |indvar_next2_fu_4359_p2            |     +    |      0|  0|  12|           4|           1|
    |indvar_next3_fu_9724_p2            |     +    |      0|  0|  15|           6|           1|
    |indvar_next4_fu_9922_p2            |     +    |      0|  0|  12|           4|           1|
    |indvar_next_fu_1890_p2             |     +    |      0|  0|  26|          19|           1|
    |k_1_fu_4433_p2                     |     +    |      0|  0|  11|           3|           1|
    |next_mul_fu_1913_p2                |     +    |      0|  0|  26|          10|          19|
    |next_urem_fu_1933_p2               |     +    |      0|  0|  16|           9|           1|
    |tmp13_fu_4521_p2                   |     +    |      0|  0|  15|           4|           5|
    |tmp38_fu_6604_p2                   |     +    |      0|  0|  15|           4|           5|
    |tmp39_fu_7477_p2                   |     +    |      0|  0|  15|           5|           5|
    |tmp_38_fu_4507_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp_45_fu_5794_p401                |     +    |      0|  0|  16|           9|           9|
    |tmp_54_fu_6661_p401                |     +    |      0|  0|  16|           9|           9|
    |tmp_62_t_fu_4531_p2                |     +    |      0|  0|  15|           7|           7|
    |tmp_64_fu_7646_p401                |     +    |      0|  0|  16|           9|           9|
    |tmp_66_t_fu_6614_p2                |     +    |      0|  0|  15|           7|           7|
    |tmp_68_fu_8653_p401                |     +    |      0|  0|  16|           9|           9|
    |tmp_73_t_fu_7487_p2                |     +    |      0|  0|  15|           7|           7|
    |tmp_77_t_fu_8462_p2                |     +    |      0|  0|  15|           7|           7|
    |tmp_56_fu_7471_p2                  |     -    |      0|  0|  16|           9|           9|
    |tmp_69_fu_9463_p2                  |     -    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state152_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state159_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2015                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_7169                  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1901_p2               |   icmp   |      0|  0|  13|           9|           8|
    |exitcond2_fu_4353_p2               |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_1884_p2               |   icmp   |      0|  0|  20|          19|          17|
    |exitcond4_fu_9718_p2               |   icmp   |      0|  0|  11|           6|           6|
    |exitcond5_fu_9916_p2               |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_4427_p2                |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_i_fu_4457_p2              |   icmp   |      0|  0|  11|           7|           8|
    |sel_tmp10_i_fu_10034_p2            |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp12_i_fu_10048_p2            |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp2_i_fu_9978_p2              |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp4_i_fu_9992_p2              |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp6_i_fu_10006_p2             |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp8_i_fu_10020_p2             |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp_i_fu_9964_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_82_fu_1939_p2                  |   icmp   |      0|  0|  13|           9|           7|
    |tmp_65_fu_8456_p2                  |    or    |      0|  0|   7|           7|           1|
    |UnifiedRetVal_i_fu_10054_p3        |  select  |      0|  0|  32|           1|          32|
    |idx_urem_fu_1945_p3                |  select  |      0|  0|   9|           1|           9|
    |sel_tmp11_i_fu_10040_p3            |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_i_fu_9970_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_i_fu_9984_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i_fu_9998_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp7_i_fu_10012_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp9_i_fu_10026_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   2|           2|           1|
    |tmp_44_neg_fu_9501_p2              |    xor   |      0|  0|  33|          32|          33|
    |tmp_53_neg_fu_9596_p2              |    xor   |      0|  0|  33|          32|          33|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 979|         432|         601|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  669|        151|    1|        151|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1           |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1           |   15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1           |   15|          3|    1|          3|
    |ap_phi_mux_i_0_i_phi_fu_1679_p4   |    9|          2|    7|         14|
    |ap_phi_mux_indvar_phi_fu_1551_p4  |    9|          2|   19|         38|
    |ap_phi_mux_tmp_10_phi_fu_1667_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_2_phi_fu_1619_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_4_phi_fu_1643_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_5_phi_fu_1655_p4   |    9|          2|   32|         64|
    |ap_sig_ioackin_debug_AWREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_debug_WREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_patches_ARREADY    |    9|          2|    1|          2|
    |ap_sig_ioackin_pos_r_ARREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_pos_r_AWREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_pos_r_WREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_pyr_ARREADY        |    9|          2|    1|          2|
    |debug_blk_n_AW                    |    9|          2|    1|          2|
    |debug_blk_n_B                     |    9|          2|    1|          2|
    |debug_blk_n_W                     |    9|          2|    1|          2|
    |grp_fu_1708_opcode                |   15|          3|    2|          6|
    |grp_fu_1708_p0                    |   47|         10|   32|        320|
    |grp_fu_1708_p1                    |   56|         13|   32|        416|
    |grp_fu_1716_opcode                |   15|          3|    2|          6|
    |grp_fu_1716_p0                    |   15|          3|   32|         96|
    |grp_fu_1716_p1                    |   15|          3|   32|         96|
    |grp_fu_1721_p0                    |   53|         12|   32|        384|
    |grp_fu_1721_p1                    |   44|          9|   32|        288|
    |grp_fu_1727_p0                    |   33|          6|   32|        192|
    |grp_fu_1727_p1                    |   33|          6|   32|        192|
    |grp_fu_1733_p0                    |   21|          4|   32|        128|
    |grp_fu_1733_p1                    |   21|          4|   32|        128|
    |grp_fu_1748_p0                    |   27|          5|   32|        160|
    |grp_fu_1752_p0                    |   21|          4|   32|        128|
    |i_0_i_reg_1675                    |    9|          2|    7|         14|
    |indvar1_reg_1559                  |    9|          2|    9|         18|
    |indvar3_reg_1592                  |    9|          2|    4|          8|
    |indvar6_reg_1686                  |    9|          2|    6|         12|
    |indvar8_reg_1697                  |    9|          2|    4|          8|
    |indvar_reg_1547                   |    9|          2|   19|         38|
    |k_reg_1603                        |    9|          2|    3|          6|
    |patches_blk_n_AR                  |    9|          2|    1|          2|
    |patches_blk_n_R                   |    9|          2|    1|          2|
    |phi_mul_reg_1570                  |    9|          2|   19|         38|
    |phi_urem_reg_1581                 |    9|          2|    9|         18|
    |pos_r_AWADDR                      |   15|          3|   64|        192|
    |pos_r_AWLEN                       |   15|          3|   32|         96|
    |pos_r_WDATA                       |   15|          3|   32|         96|
    |pos_r_blk_n_AR                    |    9|          2|    1|          2|
    |pos_r_blk_n_AW                    |    9|          2|    1|          2|
    |pos_r_blk_n_B                     |    9|          2|    1|          2|
    |pos_r_blk_n_R                     |    9|          2|    1|          2|
    |pos_r_blk_n_W                     |    9|          2|    1|          2|
    |pyr_blk_n_AR                      |    9|          2|    1|          2|
    |pyr_blk_n_R                       |    9|          2|    1|          2|
    |pyr_data_address0                 |   15|          3|   19|         57|
    |tmp_10_reg_1663                   |    9|          2|   32|         64|
    |tmp_2_reg_1615                    |    9|          2|   32|         64|
    |tmp_4_reg_1639                    |    9|          2|   32|         64|
    |tmp_5_reg_1651                    |    9|          2|   32|         64|
    |tmp_s_reg_1627                    |    9|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1583|        344|  956|       3976|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |H_inv_0_0_reg_10506                |   32|   0|   32|          0|
    |H_inv_3_0_1_fu_1302                |   32|   0|   32|          0|
    |H_inv_3_0_2_fu_1338                |   32|   0|   32|          0|
    |H_inv_3_0_3_fu_1374                |   32|   0|   32|          0|
    |H_inv_3_0_fu_1266                  |   32|   0|   32|          0|
    |H_inv_3_3_1_fu_1278                |   32|   0|   32|          0|
    |H_inv_3_3_2_fu_1306                |   32|   0|   32|          0|
    |H_inv_3_3_3_fu_1314                |   32|   0|   32|          0|
    |H_inv_3_3_4_fu_1342                |   32|   0|   32|          0|
    |H_inv_3_3_5_fu_1350                |   32|   0|   32|          0|
    |H_inv_3_3_6_fu_1378                |   32|   0|   32|          0|
    |H_inv_3_3_7_fu_1386                |   32|   0|   32|          0|
    |H_inv_3_3_fu_1270                  |   32|   0|   32|          0|
    |H_inv_3_4_1_fu_1318                |   32|   0|   32|          0|
    |H_inv_3_4_2_fu_1354                |   32|   0|   32|          0|
    |H_inv_3_4_3_fu_1390                |   32|   0|   32|          0|
    |H_inv_3_4_fu_1282                  |   32|   0|   32|          0|
    |H_inv_3_6_1_fu_1290                |   32|   0|   32|          0|
    |H_inv_3_6_2_fu_1310                |   32|   0|   32|          0|
    |H_inv_3_6_3_fu_1326                |   32|   0|   32|          0|
    |H_inv_3_6_4_fu_1346                |   32|   0|   32|          0|
    |H_inv_3_6_5_fu_1362                |   32|   0|   32|          0|
    |H_inv_3_6_6_fu_1382                |   32|   0|   32|          0|
    |H_inv_3_6_7_fu_1398                |   32|   0|   32|          0|
    |H_inv_3_6_fu_1274                  |   32|   0|   32|          0|
    |H_inv_3_7_1_fu_1294                |   32|   0|   32|          0|
    |H_inv_3_7_2_fu_1322                |   32|   0|   32|          0|
    |H_inv_3_7_3_fu_1330                |   32|   0|   32|          0|
    |H_inv_3_7_4_fu_1358                |   32|   0|   32|          0|
    |H_inv_3_7_5_fu_1366                |   32|   0|   32|          0|
    |H_inv_3_7_6_fu_1394                |   32|   0|   32|          0|
    |H_inv_3_7_7_fu_1402                |   32|   0|   32|          0|
    |H_inv_3_7_fu_1286                  |   32|   0|   32|          0|
    |H_inv_3_8_1_fu_1334                |   32|   0|   32|          0|
    |H_inv_3_8_2_fu_1370                |   32|   0|   32|          0|
    |H_inv_3_8_3_fu_1406                |   32|   0|   32|          0|
    |H_inv_3_8_fu_1298                  |   32|   0|   32|          0|
    |UnifiedRetVal_i_reg_10565          |   32|   0|   32|          0|
    |ap_CS_fsm                          |  150|   0|  150|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1            |    1|   0|    1|          0|
    |ap_reg_ioackin_debug_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_debug_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_patches_ARREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_pos_r_ARREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_pos_r_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_pos_r_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_pyr_ARREADY         |    1|   0|    1|          0|
    |cur_px_estimate_0_0                |   32|   0|   32|          0|
    |cur_px_estimate_0_1                |   32|   0|   32|          0|
    |cur_px_estimate_1_0                |   32|   0|   32|          0|
    |cur_px_estimate_1_1                |   32|   0|   32|          0|
    |cur_px_estimate_2_0                |   32|   0|   32|          0|
    |cur_px_estimate_2_1                |   32|   0|   32|          0|
    |cur_px_estimate_3_0                |   32|   0|   32|          0|
    |cur_px_estimate_3_1                |   32|   0|   32|          0|
    |debug_addr_reg_10066               |   62|   0|   64|          2|
    |div_t_reg_10124                    |    2|   0|    2|          0|
    |exitcond1_reg_10110                |    1|   0|    1|          0|
    |exitcond3_reg_10096                |    1|   0|    1|          0|
    |exitcond3_reg_10096_pp0_iter1_reg  |    1|   0|    1|          0|
    |exitcond4_reg_10542                |    1|   0|    1|          0|
    |exitcond5_reg_10556                |    1|   0|    1|          0|
    |exitcond_i_reg_10396               |    1|   0|    1|          0|
    |i_0_i_reg_1675                     |    7|   0|    7|          0|
    |i_reg_10400                        |    7|   0|    7|          0|
    |indvar1_reg_1559                   |    9|   0|    9|          0|
    |indvar3_reg_1592                   |    4|   0|    4|          0|
    |indvar6_reg_1686                   |    6|   0|    6|          0|
    |indvar8_reg_1697                   |    4|   0|    4|          0|
    |indvar_next_reg_10100              |   19|   0|   19|          0|
    |indvar_reg_1547                    |   19|   0|   19|          0|
    |indvar_reg_1547_pp0_iter1_reg      |   19|   0|   19|          0|
    |k_1_reg_10374                      |    3|   0|    3|          0|
    |k_reg_1603                         |    3|   0|    3|          0|
    |p_t2_reg_10146                     |    2|   0|    2|          0|
    |patches_addr_reg_10084             |   64|   0|   64|          0|
    |phi_mul_reg_1570                   |   19|   0|   19|          0|
    |phi_urem_reg_1581                  |    9|   0|    9|          0|
    |pos_addr_1_reg_10526               |   63|   0|   64|          1|
    |pos_addr_reg_10077                 |   62|   0|   64|          2|
    |pyr_addr_read_reg_10105            |    8|   0|    8|          0|
    |pyr_addr_reg_10090                 |   64|   0|   64|          0|
    |pyr_data_load_reg_10532            |    8|   0|    8|          0|
    |ref_patch_with_borde               |    8|   0|    8|          0|
    |ref_patch_with_borde_1             |    8|   0|    8|          0|
    |ref_patch_with_borde_10            |    8|   0|    8|          0|
    |ref_patch_with_borde_11            |    8|   0|    8|          0|
    |ref_patch_with_borde_12            |    8|   0|    8|          0|
    |ref_patch_with_borde_13            |    8|   0|    8|          0|
    |ref_patch_with_borde_14            |    8|   0|    8|          0|
    |ref_patch_with_borde_15            |    8|   0|    8|          0|
    |ref_patch_with_borde_16            |    8|   0|    8|          0|
    |ref_patch_with_borde_17            |    8|   0|    8|          0|
    |ref_patch_with_borde_18            |    8|   0|    8|          0|
    |ref_patch_with_borde_19            |    8|   0|    8|          0|
    |ref_patch_with_borde_2             |    8|   0|    8|          0|
    |ref_patch_with_borde_20            |    8|   0|    8|          0|
    |ref_patch_with_borde_21            |    8|   0|    8|          0|
    |ref_patch_with_borde_22            |    8|   0|    8|          0|
    |ref_patch_with_borde_23            |    8|   0|    8|          0|
    |ref_patch_with_borde_24            |    8|   0|    8|          0|
    |ref_patch_with_borde_25            |    8|   0|    8|          0|
    |ref_patch_with_borde_26            |    8|   0|    8|          0|
    |ref_patch_with_borde_27            |    8|   0|    8|          0|
    |ref_patch_with_borde_28            |    8|   0|    8|          0|
    |ref_patch_with_borde_29            |    8|   0|    8|          0|
    |ref_patch_with_borde_3             |    8|   0|    8|          0|
    |ref_patch_with_borde_30            |    8|   0|    8|          0|
    |ref_patch_with_borde_31            |    8|   0|    8|          0|
    |ref_patch_with_borde_32            |    8|   0|    8|          0|
    |ref_patch_with_borde_33            |    8|   0|    8|          0|
    |ref_patch_with_borde_34            |    8|   0|    8|          0|
    |ref_patch_with_borde_35            |    8|   0|    8|          0|
    |ref_patch_with_borde_36            |    8|   0|    8|          0|
    |ref_patch_with_borde_37            |    8|   0|    8|          0|
    |ref_patch_with_borde_38            |    8|   0|    8|          0|
    |ref_patch_with_borde_39            |    8|   0|    8|          0|
    |ref_patch_with_borde_399           |    8|   0|    8|          0|
    |ref_patch_with_borde_4             |    8|   0|    8|          0|
    |ref_patch_with_borde_40            |    8|   0|    8|          0|
    |ref_patch_with_borde_400           |    8|   0|    8|          0|
    |ref_patch_with_borde_401           |    8|   0|    8|          0|
    |ref_patch_with_borde_402           |    8|   0|    8|          0|
    |ref_patch_with_borde_403           |    8|   0|    8|          0|
    |ref_patch_with_borde_404           |    8|   0|    8|          0|
    |ref_patch_with_borde_405           |    8|   0|    8|          0|
    |ref_patch_with_borde_406           |    8|   0|    8|          0|
    |ref_patch_with_borde_407           |    8|   0|    8|          0|
    |ref_patch_with_borde_408           |    8|   0|    8|          0|
    |ref_patch_with_borde_409           |    8|   0|    8|          0|
    |ref_patch_with_borde_41            |    8|   0|    8|          0|
    |ref_patch_with_borde_410           |    8|   0|    8|          0|
    |ref_patch_with_borde_411           |    8|   0|    8|          0|
    |ref_patch_with_borde_412           |    8|   0|    8|          0|
    |ref_patch_with_borde_413           |    8|   0|    8|          0|
    |ref_patch_with_borde_414           |    8|   0|    8|          0|
    |ref_patch_with_borde_415           |    8|   0|    8|          0|
    |ref_patch_with_borde_416           |    8|   0|    8|          0|
    |ref_patch_with_borde_417           |    8|   0|    8|          0|
    |ref_patch_with_borde_418           |    8|   0|    8|          0|
    |ref_patch_with_borde_419           |    8|   0|    8|          0|
    |ref_patch_with_borde_42            |    8|   0|    8|          0|
    |ref_patch_with_borde_420           |    8|   0|    8|          0|
    |ref_patch_with_borde_421           |    8|   0|    8|          0|
    |ref_patch_with_borde_422           |    8|   0|    8|          0|
    |ref_patch_with_borde_423           |    8|   0|    8|          0|
    |ref_patch_with_borde_424           |    8|   0|    8|          0|
    |ref_patch_with_borde_425           |    8|   0|    8|          0|
    |ref_patch_with_borde_426           |    8|   0|    8|          0|
    |ref_patch_with_borde_427           |    8|   0|    8|          0|
    |ref_patch_with_borde_428           |    8|   0|    8|          0|
    |ref_patch_with_borde_429           |    8|   0|    8|          0|
    |ref_patch_with_borde_43            |    8|   0|    8|          0|
    |ref_patch_with_borde_430           |    8|   0|    8|          0|
    |ref_patch_with_borde_431           |    8|   0|    8|          0|
    |ref_patch_with_borde_432           |    8|   0|    8|          0|
    |ref_patch_with_borde_433           |    8|   0|    8|          0|
    |ref_patch_with_borde_434           |    8|   0|    8|          0|
    |ref_patch_with_borde_435           |    8|   0|    8|          0|
    |ref_patch_with_borde_436           |    8|   0|    8|          0|
    |ref_patch_with_borde_437           |    8|   0|    8|          0|
    |ref_patch_with_borde_438           |    8|   0|    8|          0|
    |ref_patch_with_borde_439           |    8|   0|    8|          0|
    |ref_patch_with_borde_44            |    8|   0|    8|          0|
    |ref_patch_with_borde_440           |    8|   0|    8|          0|
    |ref_patch_with_borde_441           |    8|   0|    8|          0|
    |ref_patch_with_borde_442           |    8|   0|    8|          0|
    |ref_patch_with_borde_443           |    8|   0|    8|          0|
    |ref_patch_with_borde_444           |    8|   0|    8|          0|
    |ref_patch_with_borde_445           |    8|   0|    8|          0|
    |ref_patch_with_borde_446           |    8|   0|    8|          0|
    |ref_patch_with_borde_447           |    8|   0|    8|          0|
    |ref_patch_with_borde_448           |    8|   0|    8|          0|
    |ref_patch_with_borde_449           |    8|   0|    8|          0|
    |ref_patch_with_borde_45            |    8|   0|    8|          0|
    |ref_patch_with_borde_450           |    8|   0|    8|          0|
    |ref_patch_with_borde_451           |    8|   0|    8|          0|
    |ref_patch_with_borde_452           |    8|   0|    8|          0|
    |ref_patch_with_borde_453           |    8|   0|    8|          0|
    |ref_patch_with_borde_454           |    8|   0|    8|          0|
    |ref_patch_with_borde_455           |    8|   0|    8|          0|
    |ref_patch_with_borde_456           |    8|   0|    8|          0|
    |ref_patch_with_borde_457           |    8|   0|    8|          0|
    |ref_patch_with_borde_458           |    8|   0|    8|          0|
    |ref_patch_with_borde_459           |    8|   0|    8|          0|
    |ref_patch_with_borde_46            |    8|   0|    8|          0|
    |ref_patch_with_borde_460           |    8|   0|    8|          0|
    |ref_patch_with_borde_461           |    8|   0|    8|          0|
    |ref_patch_with_borde_462           |    8|   0|    8|          0|
    |ref_patch_with_borde_463           |    8|   0|    8|          0|
    |ref_patch_with_borde_464           |    8|   0|    8|          0|
    |ref_patch_with_borde_465           |    8|   0|    8|          0|
    |ref_patch_with_borde_466           |    8|   0|    8|          0|
    |ref_patch_with_borde_467           |    8|   0|    8|          0|
    |ref_patch_with_borde_468           |    8|   0|    8|          0|
    |ref_patch_with_borde_469           |    8|   0|    8|          0|
    |ref_patch_with_borde_47            |    8|   0|    8|          0|
    |ref_patch_with_borde_470           |    8|   0|    8|          0|
    |ref_patch_with_borde_471           |    8|   0|    8|          0|
    |ref_patch_with_borde_472           |    8|   0|    8|          0|
    |ref_patch_with_borde_473           |    8|   0|    8|          0|
    |ref_patch_with_borde_474           |    8|   0|    8|          0|
    |ref_patch_with_borde_475           |    8|   0|    8|          0|
    |ref_patch_with_borde_476           |    8|   0|    8|          0|
    |ref_patch_with_borde_477           |    8|   0|    8|          0|
    |ref_patch_with_borde_478           |    8|   0|    8|          0|
    |ref_patch_with_borde_479           |    8|   0|    8|          0|
    |ref_patch_with_borde_48            |    8|   0|    8|          0|
    |ref_patch_with_borde_480           |    8|   0|    8|          0|
    |ref_patch_with_borde_481           |    8|   0|    8|          0|
    |ref_patch_with_borde_482           |    8|   0|    8|          0|
    |ref_patch_with_borde_483           |    8|   0|    8|          0|
    |ref_patch_with_borde_484           |    8|   0|    8|          0|
    |ref_patch_with_borde_485           |    8|   0|    8|          0|
    |ref_patch_with_borde_486           |    8|   0|    8|          0|
    |ref_patch_with_borde_487           |    8|   0|    8|          0|
    |ref_patch_with_borde_488           |    8|   0|    8|          0|
    |ref_patch_with_borde_489           |    8|   0|    8|          0|
    |ref_patch_with_borde_49            |    8|   0|    8|          0|
    |ref_patch_with_borde_490           |    8|   0|    8|          0|
    |ref_patch_with_borde_491           |    8|   0|    8|          0|
    |ref_patch_with_borde_492           |    8|   0|    8|          0|
    |ref_patch_with_borde_493           |    8|   0|    8|          0|
    |ref_patch_with_borde_494           |    8|   0|    8|          0|
    |ref_patch_with_borde_495           |    8|   0|    8|          0|
    |ref_patch_with_borde_496           |    8|   0|    8|          0|
    |ref_patch_with_borde_497           |    8|   0|    8|          0|
    |ref_patch_with_borde_498           |    8|   0|    8|          0|
    |ref_patch_with_borde_499           |    8|   0|    8|          0|
    |ref_patch_with_borde_5             |    8|   0|    8|          0|
    |ref_patch_with_borde_50            |    8|   0|    8|          0|
    |ref_patch_with_borde_500           |    8|   0|    8|          0|
    |ref_patch_with_borde_501           |    8|   0|    8|          0|
    |ref_patch_with_borde_502           |    8|   0|    8|          0|
    |ref_patch_with_borde_503           |    8|   0|    8|          0|
    |ref_patch_with_borde_504           |    8|   0|    8|          0|
    |ref_patch_with_borde_505           |    8|   0|    8|          0|
    |ref_patch_with_borde_506           |    8|   0|    8|          0|
    |ref_patch_with_borde_507           |    8|   0|    8|          0|
    |ref_patch_with_borde_508           |    8|   0|    8|          0|
    |ref_patch_with_borde_509           |    8|   0|    8|          0|
    |ref_patch_with_borde_51            |    8|   0|    8|          0|
    |ref_patch_with_borde_510           |    8|   0|    8|          0|
    |ref_patch_with_borde_511           |    8|   0|    8|          0|
    |ref_patch_with_borde_512           |    8|   0|    8|          0|
    |ref_patch_with_borde_513           |    8|   0|    8|          0|
    |ref_patch_with_borde_514           |    8|   0|    8|          0|
    |ref_patch_with_borde_515           |    8|   0|    8|          0|
    |ref_patch_with_borde_516           |    8|   0|    8|          0|
    |ref_patch_with_borde_517           |    8|   0|    8|          0|
    |ref_patch_with_borde_518           |    8|   0|    8|          0|
    |ref_patch_with_borde_519           |    8|   0|    8|          0|
    |ref_patch_with_borde_52            |    8|   0|    8|          0|
    |ref_patch_with_borde_520           |    8|   0|    8|          0|
    |ref_patch_with_borde_521           |    8|   0|    8|          0|
    |ref_patch_with_borde_522           |    8|   0|    8|          0|
    |ref_patch_with_borde_523           |    8|   0|    8|          0|
    |ref_patch_with_borde_524           |    8|   0|    8|          0|
    |ref_patch_with_borde_525           |    8|   0|    8|          0|
    |ref_patch_with_borde_526           |    8|   0|    8|          0|
    |ref_patch_with_borde_527           |    8|   0|    8|          0|
    |ref_patch_with_borde_528           |    8|   0|    8|          0|
    |ref_patch_with_borde_529           |    8|   0|    8|          0|
    |ref_patch_with_borde_53            |    8|   0|    8|          0|
    |ref_patch_with_borde_530           |    8|   0|    8|          0|
    |ref_patch_with_borde_531           |    8|   0|    8|          0|
    |ref_patch_with_borde_532           |    8|   0|    8|          0|
    |ref_patch_with_borde_533           |    8|   0|    8|          0|
    |ref_patch_with_borde_534           |    8|   0|    8|          0|
    |ref_patch_with_borde_535           |    8|   0|    8|          0|
    |ref_patch_with_borde_536           |    8|   0|    8|          0|
    |ref_patch_with_borde_537           |    8|   0|    8|          0|
    |ref_patch_with_borde_538           |    8|   0|    8|          0|
    |ref_patch_with_borde_539           |    8|   0|    8|          0|
    |ref_patch_with_borde_54            |    8|   0|    8|          0|
    |ref_patch_with_borde_540           |    8|   0|    8|          0|
    |ref_patch_with_borde_541           |    8|   0|    8|          0|
    |ref_patch_with_borde_542           |    8|   0|    8|          0|
    |ref_patch_with_borde_543           |    8|   0|    8|          0|
    |ref_patch_with_borde_544           |    8|   0|    8|          0|
    |ref_patch_with_borde_545           |    8|   0|    8|          0|
    |ref_patch_with_borde_546           |    8|   0|    8|          0|
    |ref_patch_with_borde_547           |    8|   0|    8|          0|
    |ref_patch_with_borde_548           |    8|   0|    8|          0|
    |ref_patch_with_borde_549           |    8|   0|    8|          0|
    |ref_patch_with_borde_55            |    8|   0|    8|          0|
    |ref_patch_with_borde_550           |    8|   0|    8|          0|
    |ref_patch_with_borde_551           |    8|   0|    8|          0|
    |ref_patch_with_borde_552           |    8|   0|    8|          0|
    |ref_patch_with_borde_553           |    8|   0|    8|          0|
    |ref_patch_with_borde_554           |    8|   0|    8|          0|
    |ref_patch_with_borde_555           |    8|   0|    8|          0|
    |ref_patch_with_borde_556           |    8|   0|    8|          0|
    |ref_patch_with_borde_557           |    8|   0|    8|          0|
    |ref_patch_with_borde_558           |    8|   0|    8|          0|
    |ref_patch_with_borde_559           |    8|   0|    8|          0|
    |ref_patch_with_borde_56            |    8|   0|    8|          0|
    |ref_patch_with_borde_560           |    8|   0|    8|          0|
    |ref_patch_with_borde_561           |    8|   0|    8|          0|
    |ref_patch_with_borde_562           |    8|   0|    8|          0|
    |ref_patch_with_borde_563           |    8|   0|    8|          0|
    |ref_patch_with_borde_564           |    8|   0|    8|          0|
    |ref_patch_with_borde_565           |    8|   0|    8|          0|
    |ref_patch_with_borde_566           |    8|   0|    8|          0|
    |ref_patch_with_borde_567           |    8|   0|    8|          0|
    |ref_patch_with_borde_568           |    8|   0|    8|          0|
    |ref_patch_with_borde_569           |    8|   0|    8|          0|
    |ref_patch_with_borde_57            |    8|   0|    8|          0|
    |ref_patch_with_borde_570           |    8|   0|    8|          0|
    |ref_patch_with_borde_571           |    8|   0|    8|          0|
    |ref_patch_with_borde_572           |    8|   0|    8|          0|
    |ref_patch_with_borde_573           |    8|   0|    8|          0|
    |ref_patch_with_borde_574           |    8|   0|    8|          0|
    |ref_patch_with_borde_575           |    8|   0|    8|          0|
    |ref_patch_with_borde_576           |    8|   0|    8|          0|
    |ref_patch_with_borde_577           |    8|   0|    8|          0|
    |ref_patch_with_borde_578           |    8|   0|    8|          0|
    |ref_patch_with_borde_579           |    8|   0|    8|          0|
    |ref_patch_with_borde_58            |    8|   0|    8|          0|
    |ref_patch_with_borde_580           |    8|   0|    8|          0|
    |ref_patch_with_borde_581           |    8|   0|    8|          0|
    |ref_patch_with_borde_582           |    8|   0|    8|          0|
    |ref_patch_with_borde_583           |    8|   0|    8|          0|
    |ref_patch_with_borde_584           |    8|   0|    8|          0|
    |ref_patch_with_borde_585           |    8|   0|    8|          0|
    |ref_patch_with_borde_586           |    8|   0|    8|          0|
    |ref_patch_with_borde_587           |    8|   0|    8|          0|
    |ref_patch_with_borde_588           |    8|   0|    8|          0|
    |ref_patch_with_borde_589           |    8|   0|    8|          0|
    |ref_patch_with_borde_59            |    8|   0|    8|          0|
    |ref_patch_with_borde_590           |    8|   0|    8|          0|
    |ref_patch_with_borde_591           |    8|   0|    8|          0|
    |ref_patch_with_borde_592           |    8|   0|    8|          0|
    |ref_patch_with_borde_593           |    8|   0|    8|          0|
    |ref_patch_with_borde_594           |    8|   0|    8|          0|
    |ref_patch_with_borde_595           |    8|   0|    8|          0|
    |ref_patch_with_borde_596           |    8|   0|    8|          0|
    |ref_patch_with_borde_597           |    8|   0|    8|          0|
    |ref_patch_with_borde_598           |    8|   0|    8|          0|
    |ref_patch_with_borde_599           |    8|   0|    8|          0|
    |ref_patch_with_borde_6             |    8|   0|    8|          0|
    |ref_patch_with_borde_60            |    8|   0|    8|          0|
    |ref_patch_with_borde_600           |    8|   0|    8|          0|
    |ref_patch_with_borde_601           |    8|   0|    8|          0|
    |ref_patch_with_borde_602           |    8|   0|    8|          0|
    |ref_patch_with_borde_603           |    8|   0|    8|          0|
    |ref_patch_with_borde_604           |    8|   0|    8|          0|
    |ref_patch_with_borde_605           |    8|   0|    8|          0|
    |ref_patch_with_borde_606           |    8|   0|    8|          0|
    |ref_patch_with_borde_607           |    8|   0|    8|          0|
    |ref_patch_with_borde_608           |    8|   0|    8|          0|
    |ref_patch_with_borde_609           |    8|   0|    8|          0|
    |ref_patch_with_borde_61            |    8|   0|    8|          0|
    |ref_patch_with_borde_610           |    8|   0|    8|          0|
    |ref_patch_with_borde_611           |    8|   0|    8|          0|
    |ref_patch_with_borde_612           |    8|   0|    8|          0|
    |ref_patch_with_borde_613           |    8|   0|    8|          0|
    |ref_patch_with_borde_614           |    8|   0|    8|          0|
    |ref_patch_with_borde_615           |    8|   0|    8|          0|
    |ref_patch_with_borde_616           |    8|   0|    8|          0|
    |ref_patch_with_borde_617           |    8|   0|    8|          0|
    |ref_patch_with_borde_618           |    8|   0|    8|          0|
    |ref_patch_with_borde_619           |    8|   0|    8|          0|
    |ref_patch_with_borde_62            |    8|   0|    8|          0|
    |ref_patch_with_borde_620           |    8|   0|    8|          0|
    |ref_patch_with_borde_621           |    8|   0|    8|          0|
    |ref_patch_with_borde_622           |    8|   0|    8|          0|
    |ref_patch_with_borde_623           |    8|   0|    8|          0|
    |ref_patch_with_borde_624           |    8|   0|    8|          0|
    |ref_patch_with_borde_625           |    8|   0|    8|          0|
    |ref_patch_with_borde_626           |    8|   0|    8|          0|
    |ref_patch_with_borde_627           |    8|   0|    8|          0|
    |ref_patch_with_borde_628           |    8|   0|    8|          0|
    |ref_patch_with_borde_629           |    8|   0|    8|          0|
    |ref_patch_with_borde_63            |    8|   0|    8|          0|
    |ref_patch_with_borde_630           |    8|   0|    8|          0|
    |ref_patch_with_borde_631           |    8|   0|    8|          0|
    |ref_patch_with_borde_632           |    8|   0|    8|          0|
    |ref_patch_with_borde_633           |    8|   0|    8|          0|
    |ref_patch_with_borde_634           |    8|   0|    8|          0|
    |ref_patch_with_borde_635           |    8|   0|    8|          0|
    |ref_patch_with_borde_636           |    8|   0|    8|          0|
    |ref_patch_with_borde_637           |    8|   0|    8|          0|
    |ref_patch_with_borde_638           |    8|   0|    8|          0|
    |ref_patch_with_borde_639           |    8|   0|    8|          0|
    |ref_patch_with_borde_64            |    8|   0|    8|          0|
    |ref_patch_with_borde_640           |    8|   0|    8|          0|
    |ref_patch_with_borde_641           |    8|   0|    8|          0|
    |ref_patch_with_borde_642           |    8|   0|    8|          0|
    |ref_patch_with_borde_643           |    8|   0|    8|          0|
    |ref_patch_with_borde_644           |    8|   0|    8|          0|
    |ref_patch_with_borde_645           |    8|   0|    8|          0|
    |ref_patch_with_borde_646           |    8|   0|    8|          0|
    |ref_patch_with_borde_647           |    8|   0|    8|          0|
    |ref_patch_with_borde_648           |    8|   0|    8|          0|
    |ref_patch_with_borde_649           |    8|   0|    8|          0|
    |ref_patch_with_borde_65            |    8|   0|    8|          0|
    |ref_patch_with_borde_650           |    8|   0|    8|          0|
    |ref_patch_with_borde_651           |    8|   0|    8|          0|
    |ref_patch_with_borde_652           |    8|   0|    8|          0|
    |ref_patch_with_borde_653           |    8|   0|    8|          0|
    |ref_patch_with_borde_654           |    8|   0|    8|          0|
    |ref_patch_with_borde_655           |    8|   0|    8|          0|
    |ref_patch_with_borde_656           |    8|   0|    8|          0|
    |ref_patch_with_borde_657           |    8|   0|    8|          0|
    |ref_patch_with_borde_658           |    8|   0|    8|          0|
    |ref_patch_with_borde_659           |    8|   0|    8|          0|
    |ref_patch_with_borde_66            |    8|   0|    8|          0|
    |ref_patch_with_borde_660           |    8|   0|    8|          0|
    |ref_patch_with_borde_661           |    8|   0|    8|          0|
    |ref_patch_with_borde_662           |    8|   0|    8|          0|
    |ref_patch_with_borde_663           |    8|   0|    8|          0|
    |ref_patch_with_borde_664           |    8|   0|    8|          0|
    |ref_patch_with_borde_665           |    8|   0|    8|          0|
    |ref_patch_with_borde_666           |    8|   0|    8|          0|
    |ref_patch_with_borde_667           |    8|   0|    8|          0|
    |ref_patch_with_borde_668           |    8|   0|    8|          0|
    |ref_patch_with_borde_669           |    8|   0|    8|          0|
    |ref_patch_with_borde_67            |    8|   0|    8|          0|
    |ref_patch_with_borde_670           |    8|   0|    8|          0|
    |ref_patch_with_borde_671           |    8|   0|    8|          0|
    |ref_patch_with_borde_672           |    8|   0|    8|          0|
    |ref_patch_with_borde_673           |    8|   0|    8|          0|
    |ref_patch_with_borde_674           |    8|   0|    8|          0|
    |ref_patch_with_borde_675           |    8|   0|    8|          0|
    |ref_patch_with_borde_676           |    8|   0|    8|          0|
    |ref_patch_with_borde_677           |    8|   0|    8|          0|
    |ref_patch_with_borde_678           |    8|   0|    8|          0|
    |ref_patch_with_borde_679           |    8|   0|    8|          0|
    |ref_patch_with_borde_68            |    8|   0|    8|          0|
    |ref_patch_with_borde_680           |    8|   0|    8|          0|
    |ref_patch_with_borde_681           |    8|   0|    8|          0|
    |ref_patch_with_borde_682           |    8|   0|    8|          0|
    |ref_patch_with_borde_683           |    8|   0|    8|          0|
    |ref_patch_with_borde_684           |    8|   0|    8|          0|
    |ref_patch_with_borde_685           |    8|   0|    8|          0|
    |ref_patch_with_borde_686           |    8|   0|    8|          0|
    |ref_patch_with_borde_687           |    8|   0|    8|          0|
    |ref_patch_with_borde_688           |    8|   0|    8|          0|
    |ref_patch_with_borde_689           |    8|   0|    8|          0|
    |ref_patch_with_borde_69            |    8|   0|    8|          0|
    |ref_patch_with_borde_690           |    8|   0|    8|          0|
    |ref_patch_with_borde_691           |    8|   0|    8|          0|
    |ref_patch_with_borde_692           |    8|   0|    8|          0|
    |ref_patch_with_borde_693           |    8|   0|    8|          0|
    |ref_patch_with_borde_694           |    8|   0|    8|          0|
    |ref_patch_with_borde_695           |    8|   0|    8|          0|
    |ref_patch_with_borde_696           |    8|   0|    8|          0|
    |ref_patch_with_borde_697           |    8|   0|    8|          0|
    |ref_patch_with_borde_698           |    8|   0|    8|          0|
    |ref_patch_with_borde_7             |    8|   0|    8|          0|
    |ref_patch_with_borde_70            |    8|   0|    8|          0|
    |ref_patch_with_borde_71            |    8|   0|    8|          0|
    |ref_patch_with_borde_72            |    8|   0|    8|          0|
    |ref_patch_with_borde_73            |    8|   0|    8|          0|
    |ref_patch_with_borde_74            |    8|   0|    8|          0|
    |ref_patch_with_borde_75            |    8|   0|    8|          0|
    |ref_patch_with_borde_76            |    8|   0|    8|          0|
    |ref_patch_with_borde_77            |    8|   0|    8|          0|
    |ref_patch_with_borde_78            |    8|   0|    8|          0|
    |ref_patch_with_borde_79            |    8|   0|    8|          0|
    |ref_patch_with_borde_8             |    8|   0|    8|          0|
    |ref_patch_with_borde_80            |    8|   0|    8|          0|
    |ref_patch_with_borde_81            |    8|   0|    8|          0|
    |ref_patch_with_borde_82            |    8|   0|    8|          0|
    |ref_patch_with_borde_83            |    8|   0|    8|          0|
    |ref_patch_with_borde_84            |    8|   0|    8|          0|
    |ref_patch_with_borde_85            |    8|   0|    8|          0|
    |ref_patch_with_borde_86            |    8|   0|    8|          0|
    |ref_patch_with_borde_87            |    8|   0|    8|          0|
    |ref_patch_with_borde_88            |    8|   0|    8|          0|
    |ref_patch_with_borde_89            |    8|   0|    8|          0|
    |ref_patch_with_borde_9             |    8|   0|    8|          0|
    |ref_patch_with_borde_90            |    8|   0|    8|          0|
    |ref_patch_with_borde_91            |    8|   0|    8|          0|
    |ref_patch_with_borde_92            |    8|   0|    8|          0|
    |ref_patch_with_borde_93            |    8|   0|    8|          0|
    |ref_patch_with_borde_94            |    8|   0|    8|          0|
    |ref_patch_with_borde_95            |    8|   0|    8|          0|
    |ref_patch_with_borde_96            |    8|   0|    8|          0|
    |ref_patch_with_borde_97            |    8|   0|    8|          0|
    |ref_patch_with_borde_98            |    8|   0|    8|          0|
    |ref_patch_with_borde_99            |    8|   0|    8|          0|
    |reg_1755                           |   32|   0|   32|          0|
    |reg_1763                           |   32|   0|   32|          0|
    |reg_1771                           |   32|   0|   32|          0|
    |reg_1777                           |   32|   0|   32|          0|
    |reg_1783                           |   32|   0|   32|          0|
    |reg_1793                           |   32|   0|   32|          0|
    |reg_1801                           |   32|   0|   32|          0|
    |reg_1807                           |   32|   0|   32|          0|
    |reg_1812                           |   32|   0|   32|          0|
    |reg_1819                           |   32|   0|   32|          0|
    |reg_1824                           |   32|   0|   32|          0|
    |tmp_10_reg_1663                    |   32|   0|   32|          0|
    |tmp_11_reg_10551                   |   32|   0|   32|          0|
    |tmp_16_reg_10457                   |   32|   0|   32|          0|
    |tmp_17_reg_10477                   |   32|   0|   32|          0|
    |tmp_21_reg_10466                   |   32|   0|   32|          0|
    |tmp_22_reg_10472                   |   32|   0|   32|          0|
    |tmp_24_reg_10483                   |   32|   0|   32|          0|
    |tmp_27_reg_10489                   |   32|   0|   32|          0|
    |tmp_2_reg_1615                     |   32|   0|   32|          0|
    |tmp_30_reg_10495                   |   32|   0|   32|          0|
    |tmp_34_reg_10501                   |   32|   0|   32|          0|
    |tmp_4_reg_1639                     |   32|   0|   32|          0|
    |tmp_56_reg_10405                   |    9|   0|    9|          0|
    |tmp_5_reg_1651                     |   32|   0|   32|          0|
    |tmp_61_reg_10150                   |    1|   0|    1|          0|
    |tmp_69_reg_10410                   |    9|   0|    9|          0|
    |tmp_6_cast_reg_10072               |   62|   0|   63|          1|
    |tmp_70_reg_10425                   |   32|   0|   32|          0|
    |tmp_72_reg_10442                   |   32|   0|   32|          0|
    |tmp_74_reg_10447                   |   32|   0|   32|          0|
    |tmp_75_reg_10432                   |   32|   0|   32|          0|
    |tmp_78_reg_10437                   |   32|   0|   32|          0|
    |tmp_7_reg_10379                    |    3|   0|   64|         61|
    |tmp_80_reg_10384                   |    2|   0|    2|          0|
    |tmp_9_reg_10388                    |    9|   0|    9|          0|
    |tmp_reg_10128                      |    7|   0|    7|          0|
    |tmp_s_reg_1627                     |   32|   0|   32|          0|
    |exitcond_i_reg_10396               |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 6438|  32| 6442|         67|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_ctrl_AWVALID      |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_AWREADY      | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_AWADDR       |  in |    6|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WVALID       |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WREADY       | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WDATA        |  in |   32|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WSTRB        |  in |    4|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARVALID      |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARREADY      | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARADDR       |  in |    6|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RVALID       | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RREADY       |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RDATA        | out |   32|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RRESP        | out |    2|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BVALID       | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BREADY       |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BRESP        | out |    2|    s_axi   |      ctrl     |    scalar    |
|s_axi_param_AWVALID     |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_AWREADY     | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_AWADDR      |  in |    7|    s_axi   |     param     |    scalar    |
|s_axi_param_WVALID      |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_WREADY      | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_WDATA       |  in |   32|    s_axi   |     param     |    scalar    |
|s_axi_param_WSTRB       |  in |    4|    s_axi   |     param     |    scalar    |
|s_axi_param_ARVALID     |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_ARREADY     | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_ARADDR      |  in |    7|    s_axi   |     param     |    scalar    |
|s_axi_param_RVALID      | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_RREADY      |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_RDATA       | out |   32|    s_axi   |     param     |    scalar    |
|s_axi_param_RRESP       | out |    2|    s_axi   |     param     |    scalar    |
|s_axi_param_BVALID      | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_BREADY      |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_BRESP       | out |    2|    s_axi   |     param     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | batch_align2D | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | batch_align2D | return value |
|interrupt               | out |    1| ap_ctrl_hs | batch_align2D | return value |
|m_axi_pyr_AWVALID       | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWREADY       |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWADDR        | out |   64|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWID          | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWLEN         | out |    8|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWSIZE        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWBURST       | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWLOCK        | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWCACHE       | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWPROT        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWQOS         | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWREGION      | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWUSER        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WVALID        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WREADY        |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WDATA         | out |   32|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WSTRB         | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WLAST         | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WID           | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WUSER         | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARVALID       | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARREADY       |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARADDR        | out |   64|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARID          | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARLEN         | out |    8|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARSIZE        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARBURST       | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARLOCK        | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARCACHE       | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARPROT        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARQOS         | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARREGION      | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARUSER        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RVALID        |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RREADY        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RDATA         |  in |   32|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RLAST         |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RID           |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RUSER         |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RRESP         |  in |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BVALID        |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BREADY        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BRESP         |  in |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BID           |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BUSER         |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_patches_AWVALID   | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWREADY   |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWADDR    | out |   64|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWID      | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWLEN     | out |    8|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWSIZE    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWBURST   | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWLOCK    | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWCACHE   | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWPROT    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWQOS     | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWREGION  | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWUSER    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WVALID    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WREADY    |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WDATA     | out |   32|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WSTRB     | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WLAST     | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WID       | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WUSER     | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARVALID   | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARREADY   |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARADDR    | out |   64|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARID      | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARLEN     | out |    8|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARSIZE    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARBURST   | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARLOCK    | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARCACHE   | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARPROT    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARQOS     | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARREGION  | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARUSER    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RVALID    |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RREADY    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RDATA     |  in |   32|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RLAST     |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RID       |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RUSER     |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RRESP     |  in |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BVALID    |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BREADY    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BRESP     |  in |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BID       |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BUSER     |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_pos_r_AWVALID     | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWREADY     |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWADDR      | out |   64|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWID        | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWLEN       | out |    8|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWSIZE      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWBURST     | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWLOCK      | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWCACHE     | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWPROT      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWQOS       | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWREGION    | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWUSER      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WVALID      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WREADY      |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WDATA       | out |   32|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WSTRB       | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WLAST       | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WID         | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WUSER       | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARVALID     | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARREADY     |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARADDR      | out |   64|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARID        | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARLEN       | out |    8|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARSIZE      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARBURST     | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARLOCK      | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARCACHE     | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARPROT      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARQOS       | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARREGION    | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARUSER      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RVALID      |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RREADY      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RDATA       |  in |   32|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RLAST       |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RID         |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RUSER       |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RRESP       |  in |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BVALID      |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BREADY      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BRESP       |  in |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BID         |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BUSER       |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_debug_AWVALID     | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWREADY     |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWADDR      | out |   64|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWID        | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWLEN       | out |    8|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWSIZE      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWBURST     | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWLOCK      | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWCACHE     | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWPROT      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWQOS       | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWREGION    | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWUSER      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WVALID      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WREADY      |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WDATA       | out |   32|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WSTRB       | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WLAST       | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WID         | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WUSER       | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARVALID     | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARREADY     |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARADDR      | out |   64|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARID        | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARLEN       | out |    8|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARSIZE      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARBURST     | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARLOCK      | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARCACHE     | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARPROT      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARQOS       | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARREGION    | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARUSER      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RVALID      |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RREADY      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RDATA       |  in |   32|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RLAST       |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RID         |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RUSER       |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RRESP       |  in |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BVALID      |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BREADY      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BRESP       |  in |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BID         |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BUSER       |  in |    1|    m_axi   |     debug     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

