{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:22:31 2024 " "Info: Processing started: Thu Dec 05 21:22:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pc -c pc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pc -c pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "pc EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design pc" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[0\] " "Info: Pin c\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[0] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[1\] " "Info: Pin c\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[1] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[2\] " "Info: Pin c\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[2] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[3\] " "Info: Pin c\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[3] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[4\] " "Info: Pin c\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[4] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[5\] " "Info: Pin c\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[5] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[6\] " "Info: Pin c\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[6] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[7\] " "Info: Pin c\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[7] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[0] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_pc " "Info: Pin in_pc not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { in_pc } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_pc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_pc " "Info: Pin ld_pc not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ld_pc } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_pc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[1] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[2] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[3] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[4] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[5] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Info: Pin a\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[6] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Info: Pin a\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[7] } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 10 8 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 10 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register c\[0\]~reg0 register c\[7\]~reg0 -1.003 ns " "Info: Slack time is -1.003 ns between source register \"c\[0\]~reg0\" and destination register \"c\[7\]~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns clk~clkctrl 2 COMB Unassigned 8 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns c\[7\]~reg0 3 REG Unassigned 2 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.120 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns clk~clkctrl 2 COMB Unassigned 8 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns c\[7\]~reg0 3 REG Unassigned 2 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns clk~clkctrl 2 COMB Unassigned 8 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns c\[0\]~reg0 3 REG Unassigned 3 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.120 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns clk~clkctrl 2 COMB Unassigned 8 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns c\[0\]~reg0 3 REG Unassigned 3 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.789 ns - Longest register register " "Info: - Longest register to register delay is 1.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[0\]~reg0 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns c\[0\]~25 2 COMB Unassigned 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'c\[0\]~25'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { c[0]~reg0 c[0]~25 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns c\[1\]~28 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'c\[1\]~28'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[0]~25 c[1]~28 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns c\[2\]~30 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'c\[2\]~30'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[1]~28 c[2]~30 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns c\[3\]~32 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'c\[3\]~32'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[2]~30 c[3]~32 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns c\[4\]~34 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'c\[4\]~34'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[3]~32 c[4]~34 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns c\[5\]~36 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'c\[5\]~36'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[4]~34 c[5]~36 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns c\[6\]~38 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'c\[6\]~38'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[5]~36 c[6]~38 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.705 ns c\[7\]~39 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.705 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'c\[7\]~39'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { c[6]~38 c[7]~39 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.789 ns c\[7\]~reg0 10 REG Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.789 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { c[7]~39 c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 74.57 % ) " "Info: Total cell delay = 1.334 ns ( 74.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 25.43 % ) " "Info: Total interconnect delay = 0.455 ns ( 25.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { c[0]~reg0 c[0]~25 c[1]~28 c[2]~30 c[3]~32 c[4]~34 c[5]~36 c[6]~38 c[7]~39 c[7]~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { c[0]~reg0 c[0]~25 c[1]~28 c[2]~30 c[3]~32 c[4]~34 c[5]~36 c[6]~38 c[7]~39 c[7]~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.789 ns register register " "Info: Estimated most critical path is register to register delay of 1.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[0\]~reg0 1 REG LAB_X26_Y5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y5; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns c\[0\]~25 2 COMB LAB_X26_Y5 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'c\[0\]~25'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { c[0]~reg0 c[0]~25 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns c\[1\]~28 3 COMB LAB_X26_Y5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'c\[1\]~28'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[0]~25 c[1]~28 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns c\[2\]~30 4 COMB LAB_X26_Y5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'c\[2\]~30'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[1]~28 c[2]~30 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns c\[3\]~32 5 COMB LAB_X26_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'c\[3\]~32'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[2]~30 c[3]~32 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns c\[4\]~34 6 COMB LAB_X26_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'c\[4\]~34'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[3]~32 c[4]~34 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns c\[5\]~36 7 COMB LAB_X26_Y5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'c\[5\]~36'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[4]~34 c[5]~36 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns c\[6\]~38 8 COMB LAB_X26_Y5 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X26_Y5; Fanout = 1; COMB Node = 'c\[6\]~38'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[5]~36 c[6]~38 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.705 ns c\[7\]~39 9 COMB LAB_X26_Y5 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.705 ns; Loc. = LAB_X26_Y5; Fanout = 1; COMB Node = 'c\[7\]~39'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { c[6]~38 c[7]~39 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.789 ns c\[7\]~reg0 10 REG LAB_X26_Y5 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.789 ns; Loc. = LAB_X26_Y5; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { c[7]~39 c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 74.57 % ) " "Info: Total cell delay = 1.334 ns ( 74.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 25.43 % ) " "Info: Total interconnect delay = 0.455 ns ( 25.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { c[0]~reg0 c[0]~25 c[1]~28 c[2]~30 c[3]~32 c[4]~34 c[5]~36 c[6]~38 c[7]~39 c[7]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[0\] 0 " "Info: Pin \"c\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[1\] 0 " "Info: Pin \"c\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[2\] 0 " "Info: Pin \"c\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[3\] 0 " "Info: Pin \"c\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[4\] 0 " "Info: Pin \"c\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[5\] 0 " "Info: Pin \"c\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[6\] 0 " "Info: Pin \"c\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[7\] 0 " "Info: Pin \"c\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:22:35 2024 " "Info: Processing ended: Thu Dec 05 21:22:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
