{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1402938995754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1402938995755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:16:35 2014 " "Processing started: Mon Jun 16 18:16:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1402938995755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1402938995755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderTest -c AdderControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderTest -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1402938995755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1402938996190 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 AdderControl.v(208) " "Verilog HDL Expression warning at AdderControl.v(208): truncated literal to match 6 bits" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1402938996246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AdderControl.v(173) " "Verilog HDL information at AdderControl.v(173): always construct contains both blocking and non-blocking assignments" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1402938996247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AdderControl.v(260) " "Verilog HDL information at AdderControl.v(260): always construct contains both blocking and non-blocking assignments" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 260 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1402938996247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file addercontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderControl " "Found entity 1: AdderControl" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938996250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938996250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file online_adder_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_adder_r4 " "Found entity 1: online_adder_r4" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938996253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938996253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938996258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938996258 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SEG7_LUT.v(29) " "Verilog HDL Expression warning at SEG7_LUT.v(29): truncated literal to match 6 bits" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/SEG7_LUT.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1402938996262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938996262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938996262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file tester_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester_r4 " "Found entity 1: tester_r4" {  } { { "tester_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/tester_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938996266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938996266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderControl " "Elaborating entity \"AdderControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1402938996305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_2 AdderControl.v(45) " "Verilog HDL or VHDL warning at AdderControl.v(45): object \"counter_2\" assigned a value but never read" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402938996309 "|AdderControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AdderControl.v(44) " "Verilog HDL assignment warning at AdderControl.v(44): truncated value with size 32 to match size of target (1)" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996309 "|AdderControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AdderControl.v(45) " "Verilog HDL assignment warning at AdderControl.v(45): truncated value with size 32 to match size of target (1)" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996309 "|AdderControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 AdderControl.v(59) " "Verilog HDL assignment warning at AdderControl.v(59): truncated value with size 32 to match size of target (10)" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996310 "|AdderControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AdderControl.v(281) " "Verilog HDL assignment warning at AdderControl.v(281): truncated value with size 32 to match size of target (3)" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996310 "|AdderControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AdderControl.v(288) " "Verilog HDL assignment warning at AdderControl.v(288): truncated value with size 32 to match size of target (3)" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996310 "|AdderControl"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "AdderControl.v(317) " "Verilog HDL warning at AdderControl.v(317): ignoring unsupported system task" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 317 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1402938996310 "|AdderControl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "result\[20..15\] 0 AdderControl.v(64) " "Net \"result\[20..15\]\" at AdderControl.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1402938996310 "|AdderControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_0\"" {  } { { "AdderControl.v" "button_0" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402938996312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(35) " "Verilog HDL assignment warning at button_debouncer.v(35): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/button_debouncer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996313 "|AdderControl|button_debouncer:button_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(36) " "Verilog HDL assignment warning at button_debouncer.v(36): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/button_debouncer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996313 "|AdderControl|button_debouncer:button_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(47) " "Verilog HDL assignment warning at button_debouncer.v(47): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/button_debouncer.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996313 "|AdderControl|button_debouncer:button_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(51) " "Verilog HDL assignment warning at button_debouncer.v(51): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/button_debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996313 "|AdderControl|button_debouncer:button_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:SEG0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:SEG0\"" {  } { { "AdderControl.v" "SEG0" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402938996316 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SEG7_LUT.v(36) " "Verilog HDL Case Statement warning at SEG7_LUT.v(36): incomplete case statement has no default case item" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/SEG7_LUT.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1402938996317 "|AdderControl|SEG7_LUT:SEG0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oSEG_DP SEG7_LUT.v(34) " "Verilog HDL Always Construct warning at SEG7_LUT.v(34): inferring latch(es) for variable \"oSEG_DP\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/SEG7_LUT.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1402938996317 "|AdderControl|SEG7_LUT:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG_DP SEG7_LUT.v(34) " "Inferred latch for \"oSEG_DP\" at SEG7_LUT.v(34)" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/SEG7_LUT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1402938996317 "|AdderControl|SEG7_LUT:SEG0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "online_adder_r4 online_adder_r4:uut " "Elaborating entity \"online_adder_r4\" for hierarchy \"online_adder_r4:uut\"" {  } { { "AdderControl.v" "uut" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402938996321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(39) " "Verilog HDL assignment warning at online_adder_r4.v(39): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996324 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_adder_r4.v(40) " "Verilog HDL assignment warning at online_adder_r4.v(40): truncated value with size 32 to match size of target (4)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996324 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(44) " "Verilog HDL assignment warning at online_adder_r4.v(44): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996324 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_adder_r4.v(45) " "Verilog HDL assignment warning at online_adder_r4.v(45): truncated value with size 32 to match size of target (4)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996324 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(48) " "Verilog HDL assignment warning at online_adder_r4.v(48): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1402938996325 "|AdderControl|online_adder_r4:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tester_r4 tester_r4:addTest " "Elaborating entity \"tester_r4\" for hierarchy \"tester_r4:addTest\"" {  } { { "AdderControl.v" "addTest" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402938996341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1402938997418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1402938997743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/output_files/AdderControl.map.smsg " "Generated suppressed messages file C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/output_files/AdderControl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1402938997796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1402938997933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402938997933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1402938998031 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1402938998031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Implemented 247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1402938998031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1402938998031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1402938998081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:16:38 2014 " "Processing ended: Mon Jun 16 18:16:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1402938998081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1402938998081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1402938998081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1402938998081 ""}
