c:\Users\rajesh\Documents\learning-rust\read_summarize_csv\target\rls\debug\deps\memchr-74df00908a1092b9.rmeta: C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\lib.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\fallback.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\iter.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\naive.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\mod.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\avx.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\sse2.rs

c:\Users\rajesh\Documents\learning-rust\read_summarize_csv\target\rls\debug\deps\memchr-74df00908a1092b9.d: C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\lib.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\fallback.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\iter.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\naive.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\mod.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\avx.rs C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\sse2.rs

C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\lib.rs:
C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\fallback.rs:
C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\iter.rs:
C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\naive.rs:
C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\mod.rs:
C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\avx.rs:
C:\Users\rajesh\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.3\src\x86\sse2.rs:
