Flow report for de2i_150_qsys_pcie
Wed May 29 11:50:51 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Wed May 29 11:50:05 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; de2i_150_qsys_pcie                              ;
; Top-level Entity Name              ; de2i_150_qsys_pcie                              ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX150DF31C7                                 ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 27,638 / 149,760 ( 18 % )                       ;
;     Total combinational functions  ; 22,050 / 149,760 ( 15 % )                       ;
;     Dedicated logic registers      ; 19,280 / 149,760 ( 13 % )                       ;
; Total registers                    ; 19399                                           ;
; Total pins                         ; 467 / 508 ( 92 % )                              ;
; Total virtual pins                 ; 1                                               ;
; Total memory bits                  ; 1,873,826 / 6,635,520 ( 28 % )                  ;
; Embedded Multiplier 9-bit elements ; 104 / 720 ( 14 % )                              ;
; Total GXB Receiver Channel PCS     ; 1 / 8 ( 13 % )                                  ;
; Total GXB Receiver Channel PMA     ; 1 / 8 ( 13 % )                                  ;
; Total GXB Transmitter Channel PCS  ; 1 / 8 ( 13 % )                                  ;
; Total GXB Transmitter Channel PMA  ; 1 / 8 ( 13 % )                                  ;
; Total PLLs                         ; 2 / 8 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/29/2019 11:32:08 ;
; Main task         ; Compilation         ;
; Revision Name     ; de2i_150_qsys_pcie  ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                 ;
+---------------------------------------------------+-----------------------------------------------------------------+---------------+---------------+------------+
; Assignment Name                                   ; Value                                                           ; Default Value ; Entity Name   ; Section Id ;
+---------------------------------------------------+-----------------------------------------------------------------+---------------+---------------+------------+
; COMPILER_SIGNATURE_ID                             ; 738759708294.155910432606732                                    ; --            ; --            ; --         ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                  ; Speed                                                           ; Balanced      ; --            ; --         ;
; FITTER_EFFORT                                     ; Standard Fit                                                    ; Auto Fit      ; --            ; --         ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                                              ; --            ; --            ; --         ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                                               ; --            ; --            ; --         ;
; MISC_FILE                                         ; de2i_150_qsys/synthesis/../de2i_150_qsys.cmp                    ; --            ; --            ; --         ;
; MISC_FILE                                         ; de2i_150_qsys/synthesis/../../de2i_150_qsys.qsys                ; --            ; --            ; --         ;
; NUM_PARALLEL_PROCESSORS                           ; All                                                             ; --            ; --            ; --         ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                    ; Half Signal Swing                                               ; --            ; --            ; --         ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                    ; Half Signal Swing                                               ; --            ; --            ; --         ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS                   ; Half Vccio                                                      ; --            ; --            ; --         ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS                   ; Half Vccio                                                      ; --            ; --            ; --         ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                          ; --            ; --            ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                          ; --            ; --            ; Top        ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                          ; --            ; --            ; Top        ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                                                              ; Off           ; --            ; --         ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                                                              ; Off           ; --            ; --         ;
; PHYSICAL_SYNTHESIS_EFFORT                         ; Extra                                                           ; Normal        ; --            ; --         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                                                              ; Off           ; --            ; --         ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                                              ; Off           ; --            ; --         ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                                             ; --            ; --            ; --         ;
; POWER_PRESET_COOLING_SOLUTION                     ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                           ; --            ; --            ; --         ;
; SLD_FILE                                          ; de2i_150_qsys/synthesis/de2i_150_qsys.debuginfo                 ; --            ; --            ; --         ;
; SLD_INFO                                          ; QSYS_NAME de2i_150_qsys HAS_SOPCINFO 1 GENERATION_ID 1559072699 ; --            ; de2i_150_qsys ; --         ;
; SOPCINFO_FILE                                     ; de2i_150_qsys/synthesis/../../de2i_150_qsys.sopcinfo            ; --            ; --            ; --         ;
; SYNTHESIS_ONLY_QIP                                ; On                                                              ; --            ; --            ; --         ;
+---------------------------------------------------+-----------------------------------------------------------------+---------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:07:45     ; 1.0                     ; 1630 MB             ; 00:07:00                           ;
; Fitter                    ; 00:09:26     ; 1.0                     ; 2055 MB             ; 00:14:00                           ;
; Assembler                 ; 00:00:17     ; 1.0                     ; 773 MB              ; 00:00:17                           ;
; TimeQuest Timing Analyzer ; 00:00:42     ; 1.3                     ; 1179 MB             ; 00:00:49                           ;
; Total                     ; 00:18:10     ; --                      ; --                  ; 00:22:06                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+---------------------------+------------------+-------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name     ; OS Version ; Processor type ;
+---------------------------+------------------+-------------+------------+----------------+
; Analysis & Synthesis      ; Tung             ; Windows 8.1 ; 6.3        ; x86_64         ;
; Fitter                    ; Tung             ; Windows 8.1 ; 6.3        ; x86_64         ;
; Assembler                 ; Tung             ; Windows 8.1 ; 6.3        ; x86_64         ;
; TimeQuest Timing Analyzer ; Tung             ; Windows 8.1 ; 6.3        ; x86_64         ;
+---------------------------+------------------+-------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie
quartus_fit --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie
quartus_asm --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie
quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie



