IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.99        Core1: 28.85        
Core2: 26.79        Core3: 36.70        
Core4: 27.08        Core5: 28.62        
Core6: 25.94        Core7: 26.93        
Core8: 25.77        Core9: 26.62        
Core10: 27.77        Core11: 28.17        
Core12: 26.57        Core13: 27.56        
Core14: 28.60        Core15: 29.01        
Core16: 29.29        Core17: 29.47        
Core18: 28.64        Core19: 29.79        
Core20: 27.72        Core21: 28.84        
Core22: 26.61        Core23: 29.46        
Core24: 29.02        Core25: 27.93        
Core26: 29.55        Core27: 24.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 28.61
DDR read Latency(ns)
Socket0: 3671845.69
Socket1: 6447576.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.48        Core1: 29.83        
Core2: 28.50        Core3: 29.80        
Core4: 29.13        Core5: 27.81        
Core6: 28.35        Core7: 28.60        
Core8: 27.35        Core9: 27.79        
Core10: 28.32        Core11: 29.38        
Core12: 26.92        Core13: 29.62        
Core14: 30.23        Core15: 29.31        
Core16: 27.51        Core17: 30.12        
Core18: 29.66        Core19: 29.07        
Core20: 28.96        Core21: 28.72        
Core22: 26.55        Core23: 30.45        
Core24: 28.15        Core25: 28.16        
Core26: 28.00        Core27: 26.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 28.82
DDR read Latency(ns)
Socket0: 4612536.84
Socket1: 8252233.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.56        Core1: 27.18        
Core2: 16.38        Core3: 30.43        
Core4: 18.63        Core5: 28.11        
Core6: 19.93        Core7: 22.12        
Core8: 29.02        Core9: 20.78        
Core10: 29.11        Core11: 25.25        
Core12: 26.90        Core13: 31.39        
Core14: 28.35        Core15: 30.82        
Core16: 30.39        Core17: 20.77        
Core18: 30.54        Core19: 30.93        
Core20: 29.23        Core21: 27.85        
Core22: 25.38        Core23: 31.59        
Core24: 28.60        Core25: 28.95        
Core26: 28.10        Core27: 27.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 25.10
DDR read Latency(ns)
Socket0: 3099860.84
Socket1: 2715340.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.59        Core1: 28.77        
Core2: 28.53        Core3: 29.77        
Core4: 29.62        Core5: 26.16        
Core6: 26.75        Core7: 29.18        
Core8: 29.23        Core9: 30.86        
Core10: 27.91        Core11: 28.63        
Core12: 28.79        Core13: 30.51        
Core14: 28.47        Core15: 29.20        
Core16: 29.40        Core17: 29.41        
Core18: 30.01        Core19: 29.62        
Core20: 28.85        Core21: 28.06        
Core22: 27.95        Core23: 31.54        
Core24: 29.88        Core25: 29.12        
Core26: 28.66        Core27: 26.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.22
Socket1: 29.08
DDR read Latency(ns)
Socket0: 4308851.75
Socket1: 8796292.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.84        Core1: 27.99        
Core2: 29.65        Core3: 29.32        
Core4: 29.94        Core5: 31.32        
Core6: 28.48        Core7: 28.84        
Core8: 29.74        Core9: 27.63        
Core10: 28.38        Core11: 27.21        
Core12: 28.37        Core13: 32.88        
Core14: 28.61        Core15: 30.95        
Core16: 29.92        Core17: 31.75        
Core18: 29.89        Core19: 30.71        
Core20: 28.89        Core21: 31.28        
Core22: 26.68        Core23: 29.95        
Core24: 29.06        Core25: 29.85        
Core26: 28.97        Core27: 27.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 29.64
DDR read Latency(ns)
Socket0: 4319991.51
Socket1: 8351769.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.29        Core1: 26.25        
Core2: 27.63        Core3: 27.93        
Core4: 27.19        Core5: 28.94        
Core6: 28.10        Core7: 28.13        
Core8: 29.36        Core9: 29.73        
Core10: 28.09        Core11: 29.93        
Core12: 27.59        Core13: 28.12        
Core14: 27.47        Core15: 28.71        
Core16: 28.54        Core17: 30.38        
Core18: 28.50        Core19: 30.47        
Core20: 28.54        Core21: 28.73        
Core22: 28.70        Core23: 30.73        
Core24: 29.16        Core25: 29.74        
Core26: 28.45        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 28.72
DDR read Latency(ns)
Socket0: 4135889.10
Socket1: 6169568.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.10        Core1: 26.59        
Core2: 27.63        Core3: 31.69        
Core4: 26.50        Core5: 30.47        
Core6: 30.62        Core7: 27.76        
Core8: 28.50        Core9: 28.78        
Core10: 25.16        Core11: 27.85        
Core12: 27.82        Core13: 29.29        
Core14: 27.21        Core15: 32.89        
Core16: 31.39        Core17: 29.40        
Core18: 31.03        Core19: 29.98        
Core20: 32.57        Core21: 30.63        
Core22: 32.98        Core23: 29.73        
Core24: 30.56        Core25: 29.47        
Core26: 31.78        Core27: 26.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 29.19
DDR read Latency(ns)
Socket0: 3566561.83
Socket1: 5907169.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.05        Core1: 25.51        
Core2: 25.65        Core3: 30.39        
Core4: 28.79        Core5: 31.61        
Core6: 28.50        Core7: 28.00        
Core8: 26.67        Core9: 28.69        
Core10: 26.70        Core11: 28.47        
Core12: 28.28        Core13: 29.65        
Core14: 27.19        Core15: 32.00        
Core16: 27.90        Core17: 28.14        
Core18: 30.54        Core19: 31.23        
Core20: 29.89        Core21: 29.91        
Core22: 29.16        Core23: 29.57        
Core24: 29.17        Core25: 28.48        
Core26: 29.10        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 29.04
DDR read Latency(ns)
Socket0: 4512652.68
Socket1: 8085480.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.30        Core1: 23.45        
Core2: 12.76        Core3: 22.19        
Core4: 27.28        Core5: 25.25        
Core6: 29.03        Core7: 28.29        
Core8: 26.24        Core9: 29.08        
Core10: 28.11        Core11: 28.61        
Core12: 28.34        Core13: 30.83        
Core14: 29.32        Core15: 29.62        
Core16: 29.74        Core17: 28.57        
Core18: 29.12        Core19: 21.06        
Core20: 32.05        Core21: 26.44        
Core22: 30.25        Core23: 21.06        
Core24: 31.80        Core25: 29.94        
Core26: 28.60        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.80
Socket1: 24.14
DDR read Latency(ns)
Socket0: 2113369.25
Socket1: 5116666.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.95        Core1: 25.73        
Core2: 27.53        Core3: 29.99        
Core4: 31.75        Core5: 32.39        
Core6: 28.12        Core7: 30.44        
Core8: 25.28        Core9: 32.68        
Core10: 28.85        Core11: 32.79        
Core12: 28.98        Core13: 32.55        
Core14: 30.44        Core15: 31.60        
Core16: 29.41        Core17: 29.53        
Core18: 30.07        Core19: 29.01        
Core20: 31.20        Core21: 29.51        
Core22: 29.38        Core23: 26.59        
Core24: 30.71        Core25: 28.77        
Core26: 27.73        Core27: 28.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.48
Socket1: 29.94
DDR read Latency(ns)
Socket0: 4349916.69
Socket1: 8203603.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 27.08        
Core2: 28.33        Core3: 28.93        
Core4: 29.34        Core5: 29.67        
Core6: 26.24        Core7: 31.54        
Core8: 28.92        Core9: 28.52        
Core10: 28.83        Core11: 31.02        
Core12: 29.41        Core13: 32.01        
Core14: 28.22        Core15: 32.08        
Core16: 28.88        Core17: 29.21        
Core18: 32.13        Core19: 30.14        
Core20: 32.14        Core21: 30.74        
Core22: 31.14        Core23: 30.33        
Core24: 31.09        Core25: 29.54        
Core26: 29.49        Core27: 26.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 29.56
DDR read Latency(ns)
Socket0: 4366745.03
Socket1: 8415402.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.79        Core1: 26.93        
Core2: 30.14        Core3: 29.76        
Core4: 28.37        Core5: 27.58        
Core6: 27.17        Core7: 28.65        
Core8: 28.38        Core9: 30.31        
Core10: 26.62        Core11: 29.19        
Core12: 28.28        Core13: 30.48        
Core14: 27.98        Core15: 29.55        
Core16: 28.02        Core17: 27.84        
Core18: 29.22        Core19: 28.56        
Core20: 30.02        Core21: 29.68        
Core22: 29.48        Core23: 28.93        
Core24: 29.05        Core25: 29.74        
Core26: 30.72        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 28.75
DDR read Latency(ns)
Socket0: 4353542.24
Socket1: 6898323.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.91        Core1: 26.48        
Core2: 26.25        Core3: 29.74        
Core4: 26.95        Core5: 28.48        
Core6: 28.58        Core7: 27.09        
Core8: 25.50        Core9: 25.56        
Core10: 27.78        Core11: 25.95        
Core12: 26.64        Core13: 25.93        
Core14: 28.78        Core15: 28.30        
Core16: 29.01        Core17: 27.22        
Core18: 29.54        Core19: 28.31        
Core20: 31.00        Core21: 29.58        
Core22: 27.03        Core23: 29.98        
Core24: 29.35        Core25: 29.78        
Core26: 28.47        Core27: 25.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 27.43
DDR read Latency(ns)
Socket0: 4052048.53
Socket1: 6124340.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 28.99        
Core2: 24.89        Core3: 29.15        
Core4: 26.24        Core5: 28.12        
Core6: 27.89        Core7: 27.74        
Core8: 26.65        Core9: 26.10        
Core10: 28.76        Core11: 26.37        
Core12: 27.35        Core13: 27.53        
Core14: 29.13        Core15: 27.50        
Core16: 30.35        Core17: 28.85        
Core18: 29.88        Core19: 29.87        
Core20: 31.85        Core21: 29.96        
Core22: 29.14        Core23: 27.34        
Core24: 26.36        Core25: 27.99        
Core26: 24.90        Core27: 25.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 27.84
DDR read Latency(ns)
Socket0: 4719415.84
Socket1: 9057385.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.51        Core1: 26.54        
Core2: 15.80        Core3: 28.63        
Core4: 27.88        Core5: 28.74        
Core6: 27.88        Core7: 27.65        
Core8: 27.28        Core9: 29.67        
Core10: 27.48        Core11: 20.61        
Core12: 29.48        Core13: 27.15        
Core14: 29.91        Core15: 28.68        
Core16: 31.12        Core17: 27.29        
Core18: 29.78        Core19: 21.18        
Core20: 31.79        Core21: 25.27        
Core22: 28.18        Core23: 19.99        
Core24: 29.53        Core25: 24.79        
Core26: 26.40        Core27: 27.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.09
Socket1: 23.86
DDR read Latency(ns)
Socket0: 3361574.06
Socket1: 2366747.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.58        Core1: 27.34        
Core2: 24.04        Core3: 28.48        
Core4: 24.72        Core5: 28.13        
Core6: 27.87        Core7: 26.57        
Core8: 25.35        Core9: 27.47        
Core10: 27.36        Core11: 24.93        
Core12: 27.74        Core13: 27.58        
Core14: 30.19        Core15: 28.19        
Core16: 28.95        Core17: 27.01        
Core18: 30.89        Core19: 29.51        
Core20: 33.04        Core21: 29.72        
Core22: 27.93        Core23: 28.18        
Core24: 28.75        Core25: 29.47        
Core26: 25.78        Core27: 26.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.55
Socket1: 27.73
DDR read Latency(ns)
Socket0: 5053417.04
Socket1: 9161584.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 29.46        
Core2: 26.37        Core3: 27.12        
Core4: 27.43        Core5: 29.55        
Core6: 26.40        Core7: 27.32        
Core8: 25.88        Core9: 27.03        
Core10: 26.70        Core11: 26.65        
Core12: 28.15        Core13: 27.84        
Core14: 28.23        Core15: 27.96        
Core16: 28.10        Core17: 27.44        
Core18: 29.53        Core19: 29.42        
Core20: 32.25        Core21: 31.97        
Core22: 29.68        Core23: 28.35        
Core24: 27.26        Core25: 29.15        
Core26: 29.22        Core27: 25.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 28.01
DDR read Latency(ns)
Socket0: 4887978.88
Socket1: 9083903.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.33        Core1: 25.27        
Core2: 24.78        Core3: 28.05        
Core4: 26.39        Core5: 29.50        
Core6: 27.81        Core7: 27.30        
Core8: 26.01        Core9: 26.60        
Core10: 27.94        Core11: 25.09        
Core12: 27.56        Core13: 27.19        
Core14: 28.55        Core15: 27.61        
Core16: 29.83        Core17: 27.12        
Core18: 29.44        Core19: 29.21        
Core20: 29.76        Core21: 29.44        
Core22: 29.73        Core23: 27.84        
Core24: 28.33        Core25: 27.95        
Core26: 26.37        Core27: 26.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 27.39
DDR read Latency(ns)
Socket0: 4496784.83
Socket1: 7470268.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.56        Core1: 27.92        
Core2: 27.35        Core3: 25.65        
Core4: 28.33        Core5: 28.93        
Core6: 26.96        Core7: 29.44        
Core8: 31.22        Core9: 27.79        
Core10: 27.26        Core11: 26.79        
Core12: 28.10        Core13: 28.50        
Core14: 25.94        Core15: 28.73        
Core16: 27.41        Core17: 27.44        
Core18: 30.85        Core19: 26.78        
Core20: 28.98        Core21: 27.50        
Core22: 28.20        Core23: 29.23        
Core24: 31.46        Core25: 27.29        
Core26: 30.74        Core27: 24.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.17
Socket1: 27.33
DDR read Latency(ns)
Socket0: 3595834.56
Socket1: 7800762.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.47        Core1: 27.69        
Core2: 28.46        Core3: 25.94        
Core4: 27.41        Core5: 28.10        
Core6: 28.34        Core7: 28.01        
Core8: 29.67        Core9: 28.31        
Core10: 28.05        Core11: 28.55        
Core12: 27.72        Core13: 30.47        
Core14: 29.04        Core15: 28.23        
Core16: 27.24        Core17: 28.13        
Core18: 29.29        Core19: 29.30        
Core20: 31.03        Core21: 28.89        
Core22: 27.94        Core23: 29.89        
Core24: 29.42        Core25: 29.47        
Core26: 28.70        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 28.51
DDR read Latency(ns)
Socket0: 4371267.61
Socket1: 8470124.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.23        Core1: 28.85        
Core2: 11.46        Core3: 29.01        
Core4: 27.00        Core5: 29.11        
Core6: 17.15        Core7: 29.94        
Core8: 29.93        Core9: 28.88        
Core10: 28.65        Core11: 29.61        
Core12: 30.42        Core13: 30.17        
Core14: 29.53        Core15: 30.47        
Core16: 28.70        Core17: 28.82        
Core18: 29.94        Core19: 29.75        
Core20: 29.24        Core21: 30.73        
Core22: 27.94        Core23: 21.38        
Core24: 30.55        Core25: 28.06        
Core26: 30.11        Core27: 27.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.11
Socket1: 26.99
DDR read Latency(ns)
Socket0: 2489630.04
Socket1: 5496232.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.96        Core1: 28.90        
Core2: 26.60        Core3: 27.86        
Core4: 30.10        Core5: 29.14        
Core6: 29.44        Core7: 29.50        
Core8: 26.80        Core9: 32.56        
Core10: 27.71        Core11: 28.89        
Core12: 29.07        Core13: 30.21        
Core14: 31.39        Core15: 31.10        
Core16: 27.86        Core17: 28.00        
Core18: 31.01        Core19: 29.72        
Core20: 30.36        Core21: 28.49        
Core22: 28.27        Core23: 31.48        
Core24: 28.72        Core25: 29.80        
Core26: 29.64        Core27: 28.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.35
Socket1: 29.45
DDR read Latency(ns)
Socket0: 4002409.33
Socket1: 8248250.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.58        Core1: 31.15        
Core2: 29.88        Core3: 26.52        
Core4: 30.95        Core5: 29.40        
Core6: 30.54        Core7: 29.63        
Core8: 27.90        Core9: 27.79        
Core10: 28.46        Core11: 27.39        
Core12: 28.88        Core13: 29.83        
Core14: 28.91        Core15: 29.20        
Core16: 29.61        Core17: 28.29        
Core18: 31.75        Core19: 29.74        
Core20: 29.38        Core21: 30.82        
Core22: 29.08        Core23: 30.32        
Core24: 30.25        Core25: 30.25        
Core26: 30.61        Core27: 27.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 28.98
DDR read Latency(ns)
Socket0: 4217321.35
Socket1: 8285391.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.06        Core1: 28.98        
Core2: 28.32        Core3: 29.04        
Core4: 30.71        Core5: 28.29        
Core6: 29.57        Core7: 28.83        
Core8: 25.99        Core9: 28.54        
Core10: 28.93        Core11: 27.71        
Core12: 28.66        Core13: 28.44        
Core14: 28.98        Core15: 27.74        
Core16: 28.99        Core17: 27.57        
Core18: 28.39        Core19: 26.58        
Core20: 28.32        Core21: 28.24        
Core22: 28.52        Core23: 28.34        
Core24: 28.29        Core25: 29.79        
Core26: 27.87        Core27: 28.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 28.31
DDR read Latency(ns)
Socket0: 4267605.21
Socket1: 7441394.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.66        Core1: 27.43        
Core2: 28.31        Core3: 27.85        
Core4: 26.30        Core5: 27.99        
Core6: 29.58        Core7: 27.61        
Core8: 31.08        Core9: 27.34        
Core10: 27.90        Core11: 29.67        
Core12: 28.42        Core13: 27.18        
Core14: 28.51        Core15: 31.16        
Core16: 27.20        Core17: 29.23        
Core18: 32.49        Core19: 28.11        
Core20: 30.54        Core21: 29.01        
Core22: 30.91        Core23: 32.11        
Core24: 32.45        Core25: 29.58        
Core26: 29.92        Core27: 23.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.04
Socket1: 28.11
DDR read Latency(ns)
Socket0: 3464832.05
Socket1: 6170265.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.62        Core1: 25.82        
Core2: 29.55        Core3: 28.03        
Core4: 26.88        Core5: 28.56        
Core6: 28.94        Core7: 28.28        
Core8: 30.52        Core9: 28.48        
Core10: 28.53        Core11: 28.28        
Core12: 29.98        Core13: 30.58        
Core14: 29.26        Core15: 28.32        
Core16: 28.26        Core17: 29.15        
Core18: 30.61        Core19: 28.49        
Core20: 30.72        Core21: 27.69        
Core22: 29.34        Core23: 30.62        
Core24: 30.70        Core25: 28.15        
Core26: 27.32        Core27: 27.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.33
Socket1: 28.37
DDR read Latency(ns)
Socket0: 4766782.85
Socket1: 8993724.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.72        Core1: 26.97        
Core2: 11.86        Core3: 28.91        
Core4: 25.01        Core5: 29.91        
Core6: 16.78        Core7: 28.60        
Core8: 30.94        Core9: 29.80        
Core10: 27.70        Core11: 27.21        
Core12: 28.11        Core13: 22.10        
Core14: 28.82        Core15: 21.61        
Core16: 27.16        Core17: 26.38        
Core18: 31.44        Core19: 27.99        
Core20: 31.98        Core21: 27.08        
Core22: 31.06        Core23: 30.52        
Core24: 28.99        Core25: 28.67        
Core26: 27.84        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.62
Socket1: 26.05
DDR read Latency(ns)
Socket0: 2585183.76
Socket1: 5902155.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.33        Core1: 27.90        
Core2: 29.37        Core3: 27.66        
Core4: 28.10        Core5: 30.55        
Core6: 28.25        Core7: 29.30        
Core8: 29.17        Core9: 30.11        
Core10: 29.80        Core11: 28.81        
Core12: 29.94        Core13: 30.40        
Core14: 28.75        Core15: 29.67        
Core16: 29.29        Core17: 27.88        
Core18: 31.03        Core19: 28.82        
Core20: 32.08        Core21: 28.20        
Core22: 30.57        Core23: 30.81        
Core24: 28.39        Core25: 30.10        
Core26: 27.88        Core27: 27.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 29.07
DDR read Latency(ns)
Socket0: 4626479.14
Socket1: 8386142.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.18        Core1: 26.48        
Core2: 28.23        Core3: 28.80        
Core4: 26.36        Core5: 29.79        
Core6: 28.51        Core7: 28.81        
Core8: 31.60        Core9: 29.23        
Core10: 28.65        Core11: 28.34        
Core12: 28.36        Core13: 28.57        
Core14: 27.57        Core15: 31.16        
Core16: 29.08        Core17: 28.20        
Core18: 30.82        Core19: 29.15        
Core20: 31.52        Core21: 27.34        
Core22: 28.71        Core23: 30.19        
Core24: 28.49        Core25: 28.87        
Core26: 28.39        Core27: 26.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.43
Socket1: 28.49
DDR read Latency(ns)
Socket0: 4516662.02
Socket1: 7851246.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.11        Core1: 25.62        
Core2: 29.11        Core3: 28.04        
Core4: 26.67        Core5: 27.49        
Core6: 27.43        Core7: 29.58        
Core8: 29.57        Core9: 27.96        
Core10: 29.36        Core11: 29.46        
Core12: 31.10        Core13: 28.67        
Core14: 29.22        Core15: 28.83        
Core16: 28.51        Core17: 26.68        
Core18: 31.62        Core19: 28.39        
Core20: 28.87        Core21: 28.42        
Core22: 29.07        Core23: 29.92        
Core24: 28.86        Core25: 27.93        
Core26: 30.18        Core27: 27.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.61
Socket1: 28.14
DDR read Latency(ns)
Socket0: 4350620.49
Socket1: 7454870.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.41        Core1: 30.53        
Core2: 29.03        Core3: 28.52        
Core4: 28.21        Core5: 32.12        
Core6: 26.76        Core7: 28.16        
Core8: 27.92        Core9: 27.24        
Core10: 28.92        Core11: 30.05        
Core12: 29.67        Core13: 31.96        
Core14: 29.03        Core15: 31.94        
Core16: 29.15        Core17: 30.62        
Core18: 29.72        Core19: 28.61        
Core20: 29.75        Core21: 31.28        
Core22: 31.15        Core23: 30.63        
Core24: 29.24        Core25: 29.87        
Core26: 29.40        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.92
Socket1: 29.37
DDR read Latency(ns)
Socket0: 3606862.10
Socket1: 5695285.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.14        Core1: 27.25        
Core2: 30.02        Core3: 26.45        
Core4: 26.31        Core5: 30.49        
Core6: 27.64        Core7: 28.30        
Core8: 29.93        Core9: 29.81        
Core10: 26.50        Core11: 29.55        
Core12: 27.38        Core13: 28.30        
Core14: 26.70        Core15: 29.76        
Core16: 27.09        Core17: 28.29        
Core18: 29.48        Core19: 29.26        
Core20: 28.22        Core21: 31.60        
Core22: 27.92        Core23: 29.32        
Core24: 29.33        Core25: 29.11        
Core26: 27.42        Core27: 28.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 28.86
DDR read Latency(ns)
Socket0: 4799047.72
Socket1: 7758512.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.71        Core1: 27.58        
Core2: 11.54        Core3: 27.75        
Core4: 21.56        Core5: 32.06        
Core6: 19.53        Core7: 30.86        
Core8: 29.32        Core9: 29.52        
Core10: 26.66        Core11: 32.02        
Core12: 27.58        Core13: 29.92        
Core14: 27.24        Core15: 30.68        
Core16: 25.14        Core17: 29.60        
Core18: 28.69        Core19: 22.49        
Core20: 28.49        Core21: 23.17        
Core22: 28.99        Core23: 26.25        
Core24: 28.23        Core25: 29.32        
Core26: 27.82        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.79
Socket1: 26.77
DDR read Latency(ns)
Socket0: 2798916.62
Socket1: 5159521.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.05        Core1: 31.15        
Core2: 28.05        Core3: 28.72        
Core4: 26.97        Core5: 31.19        
Core6: 27.42        Core7: 29.77        
Core8: 28.26        Core9: 30.47        
Core10: 26.68        Core11: 27.42        
Core12: 29.33        Core13: 30.95        
Core14: 28.73        Core15: 32.01        
Core16: 26.50        Core17: 30.76        
Core18: 29.62        Core19: 27.67        
Core20: 30.41        Core21: 30.97        
Core22: 28.62        Core23: 28.85        
Core24: 27.20        Core25: 28.39        
Core26: 29.68        Core27: 29.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 29.76
DDR read Latency(ns)
Socket0: 4687976.34
Socket1: 7627091.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.32        Core1: 28.60        
Core2: 28.83        Core3: 27.81        
Core4: 28.61        Core5: 31.40        
Core6: 26.97        Core7: 29.38        
Core8: 30.80        Core9: 29.64        
Core10: 27.42        Core11: 28.12        
Core12: 28.15        Core13: 29.77        
Core14: 28.52        Core15: 31.06        
Core16: 28.32        Core17: 28.25        
Core18: 28.71        Core19: 29.16        
Core20: 28.49        Core21: 31.61        
Core22: 27.97        Core23: 29.72        
Core24: 29.39        Core25: 30.10        
Core26: 28.26        Core27: 25.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 29.05
DDR read Latency(ns)
Socket0: 4919308.63
Socket1: 7824686.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.96        Core1: 27.91        
Core2: 30.82        Core3: 30.11        
Core4: 29.31        Core5: 30.55        
Core6: 26.67        Core7: 26.70        
Core8: 30.99        Core9: 29.70        
Core10: 28.86        Core11: 28.26        
Core12: 27.25        Core13: 28.22        
Core14: 29.28        Core15: 29.09        
Core16: 28.67        Core17: 31.02        
Core18: 27.76        Core19: 28.37        
Core20: 29.39        Core21: 30.26        
Core22: 28.19        Core23: 30.10        
Core24: 30.61        Core25: 30.34        
Core26: 29.20        Core27: 25.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 28.95
DDR read Latency(ns)
Socket0: 4814910.79
Socket1: 6823691.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.41        Core1: 30.55        
Core2: 28.85        Core3: 28.23        
Core4: 27.24        Core5: 28.97        
Core6: 29.23        Core7: 28.79        
Core8: 26.08        Core9: 29.71        
Core10: 28.80        Core11: 27.57        
Core12: 28.18        Core13: 26.27        
Core14: 30.64        Core15: 31.11        
Core16: 27.49        Core17: 31.22        
Core18: 28.64        Core19: 32.87        
Core20: 29.34        Core21: 32.41        
Core22: 30.58        Core23: 30.41        
Core24: 30.60        Core25: 33.67        
Core26: 31.12        Core27: 26.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.68
Socket1: 29.62
DDR read Latency(ns)
Socket0: 4388400.40
Socket1: 5715829.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.30        Core1: 28.16        
Core2: 26.87        Core3: 25.61        
Core4: 27.19        Core5: 29.22        
Core6: 28.89        Core7: 28.98        
Core8: 27.23        Core9: 29.62        
Core10: 28.05        Core11: 29.57        
Core12: 30.35        Core13: 27.29        
Core14: 24.95        Core15: 28.04        
Core16: 26.71        Core17: 28.22        
Core18: 25.80        Core19: 29.04        
Core20: 27.95        Core21: 28.64        
Core22: 29.35        Core23: 30.24        
Core24: 29.58        Core25: 31.12        
Core26: 28.15        Core27: 28.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 28.70
DDR read Latency(ns)
Socket0: 5533823.02
Socket1: 7203014.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.41        Core1: 29.00        
Core2: 11.85        Core3: 29.67        
Core4: 20.76        Core5: 30.68        
Core6: 18.98        Core7: 27.70        
Core8: 19.52        Core9: 28.51        
Core10: 27.48        Core11: 27.94        
Core12: 31.46        Core13: 21.33        
Core14: 26.51        Core15: 29.94        
Core16: 28.29        Core17: 27.30        
Core18: 26.98        Core19: 31.29        
Core20: 28.88        Core21: 28.52        
Core22: 28.06        Core23: 31.41        
Core24: 31.07        Core25: 30.98        
Core26: 29.05        Core27: 27.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.50
Socket1: 27.62
DDR read Latency(ns)
Socket0: 3473328.01
Socket1: 5153709.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.03        Core1: 27.89        
Core2: 28.95        Core3: 28.29        
Core4: 28.55        Core5: 31.75        
Core6: 29.22        Core7: 28.99        
Core8: 27.30        Core9: 30.26        
Core10: 29.70        Core11: 29.27        
Core12: 29.58        Core13: 26.52        
Core14: 27.84        Core15: 28.99        
Core16: 26.53        Core17: 27.60        
Core18: 27.35        Core19: 29.54        
Core20: 29.31        Core21: 30.41        
Core22: 26.53        Core23: 30.59        
Core24: 30.58        Core25: 29.42        
Core26: 29.30        Core27: 26.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 28.85
DDR read Latency(ns)
Socket0: 5335007.30
Socket1: 6948697.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.80        Core1: 29.37        
Core2: 27.13        Core3: 29.10        
Core4: 26.20        Core5: 31.28        
Core6: 31.00        Core7: 28.17        
Core8: 29.70        Core9: 30.09        
Core10: 29.91        Core11: 26.03        
Core12: 29.36        Core13: 28.28        
Core14: 26.12        Core15: 29.11        
Core16: 27.73        Core17: 27.86        
Core18: 27.56        Core19: 29.41        
Core20: 29.56        Core21: 28.91        
Core22: 28.72        Core23: 31.69        
Core24: 30.29        Core25: 29.77        
Core26: 28.72        Core27: 29.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.27
Socket1: 29.11
DDR read Latency(ns)
Socket0: 5869148.73
Socket1: 7146056.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.26        Core1: 27.02        
Core2: 27.39        Core3: 28.71        
Core4: 25.58        Core5: 29.16        
Core6: 28.02        Core7: 27.97        
Core8: 28.33        Core9: 29.82        
Core10: 26.40        Core11: 27.09        
Core12: 28.86        Core13: 26.08        
Core14: 26.26        Core15: 27.83        
Core16: 27.33        Core17: 27.65        
Core18: 27.32        Core19: 29.07        
Core20: 28.14        Core21: 28.98        
Core22: 27.11        Core23: 28.81        
Core24: 28.67        Core25: 28.65        
Core26: 29.85        Core27: 28.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 28.19
DDR read Latency(ns)
Socket0: 6221565.17
Socket1: 6229568.29
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.05        Core1: 26.68        
Core2: 27.58        Core3: 36.58        
Core4: 25.35        Core5: 32.02        
Core6: 27.86        Core7: 28.30        
Core8: 24.87        Core9: 29.00        
Core10: 27.00        Core11: 29.09        
Core12: 30.19        Core13: 30.92        
Core14: 29.71        Core15: 30.67        
Core16: 28.63        Core17: 27.73        
Core18: 28.91        Core19: 29.09        
Core20: 28.21        Core21: 29.26        
Core22: 29.09        Core23: 29.04        
Core24: 30.02        Core25: 29.54        
Core26: 30.96        Core27: 26.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.21
Socket1: 29.56
DDR read Latency(ns)
Socket0: 4118426.80
Socket1: 6094171.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.52        Core1: 25.69        
Core2: 27.25        Core3: 30.99        
Core4: 25.55        Core5: 30.82        
Core6: 28.49        Core7: 28.61        
Core8: 25.87        Core9: 28.84        
Core10: 26.28        Core11: 27.01        
Core12: 29.64        Core13: 30.34        
Core14: 27.73        Core15: 31.77        
Core16: 28.05        Core17: 30.40        
Core18: 33.53        Core19: 28.72        
Core20: 27.82        Core21: 27.87        
Core22: 27.89        Core23: 26.42        
Core24: 29.88        Core25: 32.15        
Core26: 26.78        Core27: 30.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 29.37
DDR read Latency(ns)
Socket0: 4959145.55
Socket1: 8470788.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.09        Core1: 26.73        
Core2: 13.38        Core3: 29.29        
Core4: 19.32        Core5: 30.82        
Core6: 26.92        Core7: 28.29        
Core8: 25.01        Core9: 22.12        
Core10: 26.36        Core11: 29.39        
Core12: 28.46        Core13: 21.62        
Core14: 28.50        Core15: 27.46        
Core16: 28.44        Core17: 21.90        
Core18: 30.88        Core19: 26.97        
Core20: 29.00        Core21: 28.38        
Core22: 29.59        Core23: 27.14        
Core24: 30.15        Core25: 31.28        
Core26: 28.20        Core27: 28.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.16
Socket1: 25.39
DDR read Latency(ns)
Socket0: 2383865.31
Socket1: 5348315.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.91        Core1: 26.14        
Core2: 26.90        Core3: 29.49        
Core4: 28.61        Core5: 29.54        
Core6: 27.64        Core7: 28.56        
Core8: 26.45        Core9: 27.64        
Core10: 26.51        Core11: 25.84        
Core12: 29.04        Core13: 31.31        
Core14: 28.41        Core15: 31.03        
Core16: 27.87        Core17: 30.44        
Core18: 29.99        Core19: 29.19        
Core20: 28.03        Core21: 28.74        
Core22: 30.43        Core23: 26.77        
Core24: 28.77        Core25: 31.04        
Core26: 26.32        Core27: 26.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 28.70
DDR read Latency(ns)
Socket0: 5735940.86
Socket1: 8553806.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.79        Core1: 25.37        
Core2: 28.31        Core3: 31.47        
Core4: 27.03        Core5: 32.18        
Core6: 26.80        Core7: 26.68        
Core8: 28.83        Core9: 28.61        
Core10: 29.25        Core11: 25.74        
Core12: 28.90        Core13: 33.97        
Core14: 28.37        Core15: 31.74        
Core16: 29.99        Core17: 29.23        
Core18: 32.05        Core19: 30.32        
Core20: 29.84        Core21: 30.45        
Core22: 29.07        Core23: 27.23        
Core24: 30.64        Core25: 33.28        
Core26: 26.50        Core27: 27.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.25
Socket1: 29.35
DDR read Latency(ns)
Socket0: 5064091.87
Socket1: 8391172.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.87        Core1: 28.02        
Core2: 28.10        Core3: 30.52        
Core4: 27.59        Core5: 29.70        
Core6: 27.09        Core7: 28.84        
Core8: 26.18        Core9: 29.03        
Core10: 27.84        Core11: 28.87        
Core12: 27.92        Core13: 28.24        
Core14: 29.21        Core15: 31.18        
Core16: 28.21        Core17: 27.99        
Core18: 28.06        Core19: 27.84        
Core20: 28.93        Core21: 28.34        
Core22: 27.36        Core23: 27.30        
Core24: 28.35        Core25: 29.25        
Core26: 28.16        Core27: 26.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 28.64
DDR read Latency(ns)
Socket0: 5019955.88
Socket1: 7086479.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.40        Core1: 29.28        
Core2: 27.24        Core3: 33.34        
Core4: 26.28        Core5: 29.96        
Core6: 27.88        Core7: 28.78        
Core8: 28.39        Core9: 28.46        
Core10: 29.07        Core11: 32.92        
Core12: 27.90        Core13: 31.68        
Core14: 28.41        Core15: 34.80        
Core16: 27.30        Core17: 31.37        
Core18: 31.49        Core19: 30.51        
Core20: 31.81        Core21: 32.81        
Core22: 30.23        Core23: 29.88        
Core24: 29.53        Core25: 31.88        
Core26: 29.08        Core27: 27.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.46
Socket1: 30.52
DDR read Latency(ns)
Socket0: 3994506.96
Socket1: 5997459.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.69        Core1: 26.50        
Core2: 28.77        Core3: 26.60        
Core4: 26.21        Core5: 30.35        
Core6: 27.97        Core7: 29.92        
Core8: 30.07        Core9: 29.01        
Core10: 29.77        Core11: 29.56        
Core12: 28.63        Core13: 30.89        
Core14: 27.92        Core15: 32.40        
Core16: 26.65        Core17: 29.80        
Core18: 28.49        Core19: 30.11        
Core20: 31.12        Core21: 31.25        
Core22: 28.81        Core23: 28.68        
Core24: 27.65        Core25: 28.04        
Core26: 27.35        Core27: 26.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 29.03
DDR read Latency(ns)
Socket0: 5008008.96
Socket1: 7227512.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.37        Core1: 25.51        
Core2: 12.07        Core3: 26.26        
Core4: 26.44        Core5: 31.15        
Core6: 18.47        Core7: 29.34        
Core8: 18.15        Core9: 22.00        
Core10: 20.78        Core11: 29.50        
Core12: 25.61        Core13: 30.41        
Core14: 21.01        Core15: 29.96        
Core16: 19.22        Core17: 29.19        
Core18: 19.58        Core19: 30.05        
Core20: 19.92        Core21: 30.88        
Core22: 19.62        Core23: 29.52        
Core24: 27.73        Core25: 29.60        
Core26: 30.25        Core27: 27.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 27.52
DDR read Latency(ns)
Socket0: 2711508.13
Socket1: 5654102.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.65        Core1: 29.61        
Core2: 28.56        Core3: 27.96        
Core4: 27.18        Core5: 30.55        
Core6: 28.20        Core7: 29.72        
Core8: 28.55        Core9: 28.13        
Core10: 27.11        Core11: 30.38        
Core12: 28.85        Core13: 31.06        
Core14: 29.75        Core15: 29.58        
Core16: 24.71        Core17: 26.35        
Core18: 28.50        Core19: 29.98        
Core20: 32.52        Core21: 30.37        
Core22: 30.95        Core23: 28.66        
Core24: 29.49        Core25: 29.09        
Core26: 29.98        Core27: 27.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 29.11
DDR read Latency(ns)
Socket0: 4986413.34
Socket1: 7250949.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.75        Core1: 29.67        
Core2: 27.57        Core3: 28.08        
Core4: 25.45        Core5: 29.94        
Core6: 26.49        Core7: 29.41        
Core8: 29.55        Core9: 29.07        
Core10: 28.56        Core11: 28.71        
Core12: 30.43        Core13: 30.03        
Core14: 28.02        Core15: 29.04        
Core16: 28.26        Core17: 29.61        
Core18: 29.31        Core19: 28.97        
Core20: 28.95        Core21: 30.45        
Core22: 29.05        Core23: 28.62        
Core24: 27.80        Core25: 29.11        
Core26: 28.28        Core27: 27.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 29.13
DDR read Latency(ns)
Socket0: 5257224.37
Socket1: 7337493.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.39        Core1: 28.71        
Core2: 27.72        Core3: 26.13        
Core4: 25.55        Core5: 28.96        
Core6: 28.95        Core7: 28.91        
Core8: 29.19        Core9: 29.10        
Core10: 28.79        Core11: 30.42        
Core12: 29.64        Core13: 26.91        
Core14: 28.95        Core15: 29.94        
Core16: 27.71        Core17: 27.30        
Core18: 27.91        Core19: 29.90        
Core20: 31.37        Core21: 30.51        
Core22: 30.03        Core23: 28.47        
Core24: 29.91        Core25: 29.96        
Core26: 27.44        Core27: 26.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.32
Socket1: 28.61
DDR read Latency(ns)
Socket0: 4991215.80
Socket1: 6775827.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.92        Core1: 25.74        
Core2: 27.67        Core3: 29.71        
Core4: 28.17        Core5: 28.28        
Core6: 28.25        Core7: 27.02        
Core8: 27.18        Core9: 27.26        
Core10: 29.60        Core11: 27.69        
Core12: 27.73        Core13: 29.15        
Core14: 27.91        Core15: 29.71        
Core16: 28.44        Core17: 29.10        
Core18: 27.49        Core19: 27.82        
Core20: 28.24        Core21: 28.21        
Core22: 28.11        Core23: 29.58        
Core24: 29.91        Core25: 26.57        
Core26: 29.24        Core27: 24.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 27.76
DDR read Latency(ns)
Socket0: 3915509.88
Socket1: 6353491.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.44        Core1: 24.93        
Core2: 27.34        Core3: 29.12        
Core4: 29.02        Core5: 31.03        
Core6: 26.20        Core7: 29.20        
Core8: 27.84        Core9: 28.41        
Core10: 27.94        Core11: 31.34        
Core12: 28.80        Core13: 31.53        
Core14: 28.78        Core15: 30.02        
Core16: 27.67        Core17: 29.41        
Core18: 26.94        Core19: 28.58        
Core20: 29.13        Core21: 28.26        
Core22: 28.49        Core23: 30.29        
Core24: 28.29        Core25: 27.51        
Core26: 28.09        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 29.11
DDR read Latency(ns)
Socket0: 4896947.66
Socket1: 7520024.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.45        Core1: 24.12        
Core2: 13.18        Core3: 21.66        
Core4: 27.08        Core5: 26.41        
Core6: 30.11        Core7: 29.91        
Core8: 29.67        Core9: 29.55        
Core10: 30.29        Core11: 30.97        
Core12: 29.14        Core13: 29.09        
Core14: 30.14        Core15: 30.42        
Core16: 27.82        Core17: 29.43        
Core18: 26.48        Core19: 28.71        
Core20: 29.24        Core21: 30.15        
Core22: 26.85        Core23: 20.94        
Core24: 28.35        Core25: 21.50        
Core26: 26.22        Core27: 22.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 24.52
DDR read Latency(ns)
Socket0: 2171959.32
Socket1: 5140933.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 26.93        
Core2: 27.93        Core3: 28.65        
Core4: 31.41        Core5: 27.02        
Core6: 29.92        Core7: 29.52        
Core8: 28.08        Core9: 28.73        
Core10: 28.38        Core11: 30.31        
Core12: 27.60        Core13: 29.47        
Core14: 28.90        Core15: 29.63        
Core16: 28.47        Core17: 30.76        
Core18: 26.53        Core19: 28.51        
Core20: 31.15        Core21: 29.74        
Core22: 27.80        Core23: 29.72        
Core24: 27.83        Core25: 27.53        
Core26: 28.10        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 28.65
DDR read Latency(ns)
Socket0: 4915250.86
Socket1: 8021443.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 25.69        
Core2: 26.62        Core3: 28.09        
Core4: 31.64        Core5: 31.69        
Core6: 29.99        Core7: 30.85        
Core8: 30.63        Core9: 27.95        
Core10: 28.94        Core11: 32.98        
Core12: 29.72        Core13: 31.78        
Core14: 27.38        Core15: 32.13        
Core16: 32.69        Core17: 29.85        
Core18: 29.58        Core19: 28.58        
Core20: 35.14        Core21: 29.23        
Core22: 35.23        Core23: 29.70        
Core24: 26.87        Core25: 29.03        
Core26: 28.66        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 29.48
DDR read Latency(ns)
Socket0: 4809165.35
Socket1: 6799585.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.82        Core1: 26.80        
Core2: 27.65        Core3: 27.39        
Core4: 30.05        Core5: 27.97        
Core6: 27.40        Core7: 29.06        
Core8: 27.29        Core9: 29.98        
Core10: 29.47        Core11: 28.39        
Core12: 28.83        Core13: 28.90        
Core14: 28.97        Core15: 29.76        
Core16: 28.33        Core17: 26.39        
Core18: 29.44        Core19: 27.38        
Core20: 30.18        Core21: 28.62        
Core22: 29.25        Core23: 30.18        
Core24: 28.64        Core25: 26.58        
Core26: 27.40        Core27: 26.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 28.03
DDR read Latency(ns)
Socket0: 4729730.54
Socket1: 7141618.66
