Return-Path: <stable+bounces-3689-lists+stable=lfdr.de@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [147.75.48.161])
	by mail.lfdr.de (Postfix) with ESMTPS id 7F0BE801A2B
	for <lists+stable@lfdr.de>; Sat,  2 Dec 2023 04:01:17 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sy.mirrors.kernel.org (Postfix) with ESMTPS id 169A5B20FC1
	for <lists+stable@lfdr.de>; Sat,  2 Dec 2023 03:01:15 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 01EEA612D;
	Sat,  2 Dec 2023 03:01:08 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="t7+z2dMD"
X-Original-To: stable@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id A57E923AF;
	Sat,  2 Dec 2023 03:01:08 +0000 (UTC)
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 139B5C433CB;
	Sat,  2 Dec 2023 03:01:08 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1701486068;
	bh=t27rEY+6maqfIT5T618pr60BoAoj4X+/LJupan5IS9A=;
	h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
	b=t7+z2dMD//OguANgbHD9kluXtwwk3uYqteeVY8cE6LOvF3jRYcYmb0IepHhduor69
	 iMw6hRQRbqTCF/WbOyJvRHLy8yd34cuWwxtZz+Q2cjSIv6FEnQCXMa25tn7WeWFz/W
	 SVpjbwzj3bil5K1+ko8ziLkGe7Zea1juauRVejsjtDfS4yhJEkZeU8xkYTh132XmeE
	 pBlBsPeCpxm6fGhklnYIfdHjOvXN0viatnRmpFjVTpEt8PPUGs9BtoV1LjkM4EeiAn
	 PPBIPXJOVpQ9DvB7x3Srk5Eolb0L/whYasTc7Wpm8uN41ALkwK9o+5vnKYzTZ5zBoG
	 IoDWj5iCy+/2A==
Received: by mail-ed1-f52.google.com with SMTP id 4fb4d7f45d1cf-54b450bd014so3285593a12.3;
        Fri, 01 Dec 2023 19:01:08 -0800 (PST)
X-Gm-Message-State: AOJu0YxvP/bd/ymWh2r1N1COYhfZJrkzCQUlxsWWIcDEr3rxLwInoAZl
	lkWMCONRLuTTN9PiQ7ge07qotC5H1a1Jmx4GPjU=
X-Google-Smtp-Source: AGHT+IHx60LG+C825T47CTbaw6kGVVRIjeuGz/L9ZiAmATFSxPGIdRfUvi/7aH6gMoK0W9SOaLx6oDlld7p3z0geV/U=
X-Received: by 2002:a50:cd4c:0:b0:54a:f1db:c290 with SMTP id
 d12-20020a50cd4c000000b0054af1dbc290mr1741306edj.9.1701486066428; Fri, 01 Dec
 2023 19:01:06 -0800 (PST)
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20231201115028.84351-1-jiaxun.yang@flygoat.com>
In-Reply-To: <20231201115028.84351-1-jiaxun.yang@flygoat.com>
From: Huacai Chen <chenhuacai@kernel.org>
Date: Sat, 2 Dec 2023 11:01:00 +0800
X-Gmail-Original-Message-ID: <CAAhV-H6+goYrqQ_LAPMFZ9gJrr-tDHSkesnTwAdqCYNdB_GPZQ@mail.gmail.com>
Message-ID: <CAAhV-H6+goYrqQ_LAPMFZ9gJrr-tDHSkesnTwAdqCYNdB_GPZQ@mail.gmail.com>
Subject: Re: [PATCH v6] pci: loongson: Workaround MIPS firmware MRRS settings
To: Jiaxun Yang <jiaxun.yang@flygoat.com>
Cc: linux-pci@vger.kernel.org, lpieralisi@kernel.org, kw@linux.com, 
	robh@kernel.org, linux-kernel@vger.kernel.org, stable@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

Acked-by: Huacai Chen <chenhuacai@loongson.cn>

On Fri, Dec 1, 2023 at 7:50=E2=80=AFPM Jiaxun Yang <jiaxun.yang@flygoat.com=
> wrote:
>
> This is a partial revert of commit 8b3517f88ff2 ("PCI:
> loongson: Prevent LS7A MRRS increases") for MIPS based Loongson.
>
> There are many MIPS based Loongson systems in wild that
> shipped with firmware which does not set maximum MRRS properly.
>
> Limiting MRRS to 256 for all as MIPS Loongson comes with higher
> MRRS support is considered rare.
>
> It must be done at device enablement stage because MRRS setting
> may get lost if the parent bridge lost PCI_COMMAND_MASTER, and
> we are only sure parent bridge is enabled at this point.
>
> Cc: stable@vger.kernel.org
> Closes: https://bugzilla.kernel.org/show_bug.cgi?id=3D217680
> Fixes: 8b3517f88ff2 ("PCI: loongson: Prevent LS7A MRRS increases")
> Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
> ---
> v4: Improve commit message
> v5:
>         - Improve commit message and comments.
>         - Style fix from Huacai's off-list input.
> v6: Fix a typo
> ---
>  drivers/pci/controller/pci-loongson.c | 47 ++++++++++++++++++++++++---
>  1 file changed, 42 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/pci/controller/pci-loongson.c b/drivers/pci/controll=
er/pci-loongson.c
> index d45e7b8dc530..e181d99decf1 100644
> --- a/drivers/pci/controller/pci-loongson.c
> +++ b/drivers/pci/controller/pci-loongson.c
> @@ -80,13 +80,50 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_LOONGSON,
>  DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_LOONGSON,
>                         DEV_LS7A_LPC, system_bus_quirk);
>
> +/*
> + * Some Loongson PCIe ports have h/w limitations of maximum read
> + * request size. They can't handle anything larger than this.
> + * Sane firmware will set proper MRRS at boot, so we only need
> + * no_inc_mrrs for bridges. However, some MIPS Loongson firmware
> + * won't set MRRS properly, and we have to enforce maximum safe
> + * MRRS, which is 256 bytes.
> + */
> +#ifdef CONFIG_MIPS
> +static void loongson_set_min_mrrs_quirk(struct pci_dev *pdev)
> +{
> +       struct pci_bus *bus =3D pdev->bus;
> +       struct pci_dev *bridge;
> +       static const struct pci_device_id bridge_devids[] =3D {
> +               { PCI_VDEVICE(LOONGSON, DEV_LS2K_PCIE_PORT0) },
> +               { PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT0) },
> +               { PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT1) },
> +               { PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT2) },
> +               { PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT3) },
> +               { PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT4) },
> +               { PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT5) },
> +               { PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT6) },
> +               { 0, },
> +       };
> +
> +       /* look for the matching bridge */
> +       while (!pci_is_root_bus(bus)) {
> +               bridge =3D bus->self;
> +               bus =3D bus->parent;
> +
> +               if (pci_match_id(bridge_devids, bridge)) {
> +                       if (pcie_get_readrq(pdev) > 256) {
> +                               pci_info(pdev, "limiting MRRS to 256\n");
> +                               pcie_set_readrq(pdev, 256);
> +                       }
> +                       break;
> +               }
> +       }
> +}
> +DECLARE_PCI_FIXUP_ENABLE(PCI_ANY_ID, PCI_ANY_ID, loongson_set_min_mrrs_q=
uirk);
> +#endif
> +
>  static void loongson_mrrs_quirk(struct pci_dev *pdev)
>  {
> -       /*
> -        * Some Loongson PCIe ports have h/w limitations of maximum read
> -        * request size. They can't handle anything larger than this. So
> -        * force this limit on any devices attached under these ports.
> -        */
>         struct pci_host_bridge *bridge =3D pci_find_host_bridge(pdev->bus=
);
>
>         bridge->no_inc_mrrs =3D 1;
> --
> 2.34.1
>

