{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666939403727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666939403727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 14:43:23 2022 " "Processing started: Fri Oct 28 14:43:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666939403727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666939403727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map reg_files -c reg_files --generate_functional_sim_netlist " "Command: quartus_map reg_files -c reg_files --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666939403727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666939404521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/led/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/led/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.v" "" { Text "C:/altera/Experiment2/LED/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939404589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939404589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/addr_38/addr_38.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/addr_38/addr_38.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_38 " "Found entity 1: addr_38" {  } { { "../addr_38/addr_38.v" "" { Text "C:/altera/Experiment2/addr_38/addr_38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939404593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939404593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/data_38/data_38.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/data_38/data_38.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_38 " "Found entity 1: data_38" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939404597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939404597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/tstage_gate/tstage_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/tstage_gate/tstage_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tstage_gate " "Found entity 1: tstage_gate" {  } { { "../tstage_gate/tstage_gate.v" "" { Text "C:/altera/Experiment2/tstage_gate/tstage_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939404605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939404605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/reg_n/reg_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/reg_n/reg_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../reg_N/reg_N.v" "" { Text "C:/altera/Experiment2/reg_N/reg_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939404609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939404609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_files.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_files.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_files " "Found entity 1: reg_files" {  } { { "reg_files.bdf" "" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939404613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939404613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_files " "Elaborating entity \"reg_files\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666939404645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tstage_gate tstage_gate:inst " "Elaborating entity \"tstage_gate\" for hierarchy \"tstage_gate:inst\"" {  } { { "reg_files.bdf" "inst" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 184 1168 1328 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404653 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_r tstage_gate.v(7) " "Verilog HDL Always Construct warning at tstage_gate.v(7): variable \"w_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../tstage_gate/tstage_gate.v" "" { Text "C:/altera/Experiment2/tstage_gate/tstage_gate.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404657 "|reg_files|tstage_gate:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in tstage_gate.v(8) " "Verilog HDL Always Construct warning at tstage_gate.v(8): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../tstage_gate/tstage_gate.v" "" { Text "C:/altera/Experiment2/tstage_gate/tstage_gate.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404657 "|reg_files|tstage_gate:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_38 data_38:inst1 " "Elaborating entity \"data_38\" for hierarchy \"data_38:inst1\"" {  } { { "reg_files.bdf" "inst1" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 184 944 1128 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404661 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 data_38.v(9) " "Verilog HDL Always Construct warning at data_38.v(9): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404661 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 data_38.v(10) " "Verilog HDL Always Construct warning at data_38.v(10): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404661 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 data_38.v(11) " "Verilog HDL Always Construct warning at data_38.v(11): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404661 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 data_38.v(12) " "Verilog HDL Always Construct warning at data_38.v(12): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404661 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 data_38.v(13) " "Verilog HDL Always Construct warning at data_38.v(13): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404661 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 data_38.v(14) " "Verilog HDL Always Construct warning at data_38.v(14): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404661 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in7 data_38.v(15) " "Verilog HDL Always Construct warning at data_38.v(15): variable \"in7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404661 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in8 data_38.v(16) " "Verilog HDL Always Construct warning at data_38.v(16): variable \"in8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939404677 "|reg_files|data_38:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N reg_N:reg1 " "Elaborating entity \"reg_N\" for hierarchy \"reg_N:reg1\"" {  } { { "reg_files.bdf" "reg1" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { -176 280 456 -32 "reg1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_38 addr_38:addr_sel " "Elaborating entity \"addr_38\" for hierarchy \"addr_38:addr_sel\"" {  } { { "reg_files.bdf" "addr_sel" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 184 -472 -320 360 "addr_sel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404685 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "data_38:inst1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data_38:inst1\|Mux0\"" {  } { { "../data_38/data_38.v" "Mux0" { Text "C:/altera/Experiment2/data_38/data_38.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666939404745 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data_38:inst1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data_38:inst1\|Mux1\"" {  } { { "../data_38/data_38.v" "Mux1" { Text "C:/altera/Experiment2/data_38/data_38.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666939404745 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data_38:inst1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data_38:inst1\|Mux2\"" {  } { { "../data_38/data_38.v" "Mux2" { Text "C:/altera/Experiment2/data_38/data_38.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666939404745 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data_38:inst1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data_38:inst1\|Mux3\"" {  } { { "../data_38/data_38.v" "Mux3" { Text "C:/altera/Experiment2/data_38/data_38.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666939404745 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1666939404745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_38:inst1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"data_38:inst1\|lpm_mux:Mux0\"" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666939404825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_38:inst1\|lpm_mux:Mux0 " "Instantiated megafunction \"data_38:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939404825 ""}  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666939404825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "C:/altera/Experiment2/reg_files/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939404885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939404885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666939404964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 14:43:24 2022 " "Processing ended: Fri Oct 28 14:43:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666939404964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666939404964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666939404964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666939404964 ""}
