"C:/Users/matej/iCloudDrive/School/Magistrsko delo/Phase Detector/VNA_FPGA_DSP/source/core.v=work,Verilog,Verilog_2001"
"C:/Users/matej/iCloudDrive/School/Magistrsko delo/Phase Detector/VNA_FPGA_DSP/spi_peripheral/rtl/spi_peripheral.v=work,Verilog,Verilog_2001"
"C:/Users/matej/iCloudDrive/School/Magistrsko delo/Phase Detector/VNA_FPGA_DSP/pll_core/rtl/pll_core.v=work,Verilog,Verilog_2001"
"C:/Users/matej/iCloudDrive/School/Magistrsko delo/Phase Detector/VNA_FPGA_DSP/source/spi.v=work,Verilog,Verilog_2001"
