/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * From hw/cdj/bfin/bf531.h of Stijn Jacobs' cdj-nxs2-qemu,
 * https://github.com/Stijn-Jacobs/cdj-nxs2-qemu, commit 08d5cb1.
 * Changed 2026-10-05: declares bf531_boot_ldr, bf531_flash and
 * bf531_set_ready_toggle.
 */
/*
 * ADSP-BF531 SoC around the Blackfin core, as the CDJ-2000/CDJ-2000NXS
 * display board uses it: SDRAM, L1, the boot flash on async bank 0, the SIC,
 * the three GP timers, the PPI with its DMA channel, SPI, GPIO and the EBIU.
 * SPORT1 carries the MAIN link through its DMA channels. No QEMU dependency.
 */
#ifndef BF531_H
#define BF531_H

#include "bfin.h"
#include <stddef.h>

typedef struct bf531 bf531;

typedef struct bf531_host {
    void *opaque;
    /* One PPI frame, RGB565 pixels, row after row. */
    void (*frame)(void *opaque, const uint16_t *px, unsigned w, unsigned h);
    /* One SPORT1 TX packet for MAIN, as the firmware armed DMA4 with it. */
    void (*sport1_tx)(void *opaque, const uint8_t *data, size_t len);
} bf531_host;

/* The core clock the firmware assumes: its core timer period of 400,000 is
 * its 1 ms tick. */
#define BF531_CCLK_HZ 400000000ull

bf531 *bf531_new(uint32_t sdram_size, const bf531_host *host, FILE *log);
void   bf531_free(bf531 *s);

/* A Pioneer GUI update section: a 0x20-byte title, then the LDR boot stream
 * and the resources the firmware reads back from flash. The stream is loaded
 * as the boot loader would load it from flash, and the section is placed
 * in flash where the firmware reads it back. Returns 0, or -1 when it is
 * not an LDR stream. */
int bf531_load_update(bf531 *s, const uint8_t *img, size_t len);

/* Boots a bare LDR stream (no title) as the boot ROM would, without touching
 * the flash contents: 0, or -1 when it is not an LDR stream. */
int bf531_boot_ldr(bf531 *s, const uint8_t *ldr, size_t len);

/* The 2 MiB boot flash on async banks 0-1, writable before the run starts. */
uint8_t *bf531_flash(bf531 *s, uint32_t *size);

/* PF bits whose level flips on every read of the flag registers: the GUI
 * flash's READY/BUSY line on PF0 (our gdb sim's BFIN_GPIO5_READY_TOGGLE).
 * 0, the default, leaves them as the firmware drove them. */
void bf531_set_ready_toggle(bf531 *s, uint16_t mask);

/* Hands the SoC one SPORT1 RX packet from MAIN: it lands the next time the
 * firmware arms DMA3, wherever it points and however many halfwords it asks
 * for (extra bytes are dropped, a short packet is zero-padded by the DMA's
 * own byte count). When DMA3 is already armed the packet lands at once.
 * NULL clears a standing packet without delivering it. */
void bf531_sport1_rx(bf531 *s, const uint8_t *data, size_t len);

/* The PF pins the firmware drives as outputs, bit n for PFn; inputs read 0. */
uint16_t bf531_flags(const bf531 *s);

/* Runs the chip for about n core cycles; returns early on an unimplemented
 * instruction (BFIN_STOP_UNDEF) or when it idles with no event left. */
bfin_stop bf531_run(bf531 *s, uint64_t n);

bfin_core *bf531_core(bf531 *s);
uint64_t   bf531_frames(const bf531 *s);
const uint8_t *bf531_sdram(const bf531 *s, uint32_t *size);

#endif
