

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Sun Sep  3 07:20:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28753933|  28753933|  0.288 sec|  0.288 sec|  28753933|  28753933|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100  |Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2  |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106  |Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4  |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
        |grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112                   |Linear_layer_ds1_Pipeline_l_bias_i16_l_j15                   |    36872|    36872|  0.369 ms|  0.369 ms|  36872|  36872|       no|
        |grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121                         |Linear_layer_ds1_Pipeline_l_S_k_0_k4                         |      773|      773|  7.730 us|  7.730 us|    773|    773|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- l_gemm_i15_l_j14  |  28680192|  28680192|       778|          -|          -|  36864|        no|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1055|   1910|    -|
|Memory           |       96|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    218|    -|
|Register         |        -|    -|     120|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|    0|    1175|   2297|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100  |Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2  |        0|   0|   51|   195|    0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106  |Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4  |        0|   0|   51|   195|    0|
    |grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121                         |Linear_layer_ds1_Pipeline_l_S_k_0_k4                         |        0|   0|  277|   223|    0|
    |grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112                   |Linear_layer_ds1_Pipeline_l_bias_i16_l_j15                   |        0|   0|  676|  1297|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                   |                                                             |        0|   0| 1055|  1910|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                 Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |outp1_V_U  |Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W  |       96|  0|   0|    0|  36864|   24|     1|       884736|
    +-----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                        |       96|  0|   0|    0|  36864|   24|     1|       884736|
    +-----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln321_1_fu_158_p2            |         +|   0|  0|  23|          16|           1|
    |add_ln321_fu_170_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln322_fu_198_p2              |         +|   0|  0|  12|          12|           1|
    |empty_410_fu_263_p2              |         +|   0|  0|  16|          16|          16|
    |empty_409_fu_254_p2              |         -|   0|  0|  16|          16|          16|
    |sub_ln324_fu_241_p2              |         -|   0|  0|  17|          14|          14|
    |sub_ln325_fu_292_p2              |         -|   0|  0|  29|          22|          22|
    |icmp_ln321_fu_152_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln322_fu_176_p2             |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln321_1_fu_190_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln321_fu_182_p3           |    select|   0|  0|  12|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 169|         131|         105|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  48|          9|    1|          9|
    |grp_fu_361_ce           |   9|          2|    1|          2|
    |i15_fu_76               |   9|          2|    4|          8|
    |indvar_flatten13_fu_80  |   9|          2|   16|         32|
    |j14_fu_72               |   9|          2|   12|         24|
    |outp1_V_address0        |  25|          5|   16|         80|
    |outp1_V_ce0             |  25|          5|    1|          5|
    |outp1_V_d0              |  14|          3|   24|         72|
    |outp1_V_we0             |  14|          3|    1|          3|
    |v179_address0           |  14|          3|   16|         48|
    |v179_ce0                |  14|          3|    1|          3|
    |v179_d0                 |  14|          3|   32|         96|
    |v179_we0                |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 218|         45|  126|        385|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |   8|   0|    8|          0|
    |empty_410_reg_341                                                                    |  16|   0|   16|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg                   |   1|   0|    1|          0|
    |i15_fu_76                                                                            |   4|   0|    4|          0|
    |indvar_flatten13_fu_80                                                               |  16|   0|   16|          0|
    |j14_fu_72                                                                            |  12|   0|   12|          0|
    |outp1_V_load_reg_356                                                                 |  24|   0|   24|          0|
    |select_ln321_1_reg_329                                                               |   4|   0|    4|          0|
    |select_ln321_reg_322                                                                 |  12|   0|   12|          0|
    |sub_ln324_reg_336                                                                    |   6|   0|   14|          8|
    |sub_ln325_reg_351                                                                    |  14|   0|   22|          8|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 120|   0|  136|         16|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_845_p_din0   |  out|   40|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_845_p_din1   |  out|   40|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_845_p_dout0  |   in|   72|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_845_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|v176_address0       |  out|   14|   ap_memory|              v176|         array|
|v176_ce0            |  out|    1|   ap_memory|              v176|         array|
|v176_q0             |   in|   24|   ap_memory|              v176|         array|
|v251_address0       |  out|   22|   ap_memory|              v251|         array|
|v251_ce0            |  out|    1|   ap_memory|              v251|         array|
|v251_q0             |   in|   24|   ap_memory|              v251|         array|
|v252_address0       |  out|   12|   ap_memory|              v252|         array|
|v252_ce0            |  out|    1|   ap_memory|              v252|         array|
|v252_q0             |   in|   24|   ap_memory|              v252|         array|
|v179_address0       |  out|   16|   ap_memory|              v179|         array|
|v179_ce0            |  out|    1|   ap_memory|              v179|         array|
|v179_we0            |  out|    1|   ap_memory|              v179|         array|
|v179_d0             |  out|   32|   ap_memory|              v179|         array|
+--------------------+-----+-----+------------+------------------+--------------+

