TimeQuest Timing Analyzer report for TRS80_MC10
Fri Jan 10 09:40:39 2003
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 12. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Output Enable Times
 26. Minimum Output Enable Times
 27. Output Disable Times
 28. Minimum Output Disable Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Slow 1200mV 0C Model Metastability Report
 55. Fast 1200mV 0C Model Setup Summary
 56. Fast 1200mV 0C Model Hold Summary
 57. Fast 1200mV 0C Model Recovery Summary
 58. Fast 1200mV 0C Model Removal Summary
 59. Fast 1200mV 0C Model Minimum Pulse Width Summary
 60. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Output Enable Times
 75. Minimum Output Enable Times
 76. Output Disable Times
 77. Minimum Output Disable Times
 78. Fast 1200mV 0C Model Metastability Report
 79. Multicorner Timing Analysis Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Board Trace Model Assignments
 85. Input Transition Times
 86. Signal Integrity Metrics (Slow 1200mv 0c Model)
 87. Signal Integrity Metrics (Slow 1200mv 85c Model)
 88. Signal Integrity Metrics (Fast 1200mv 0c Model)
 89. Setup Transfers
 90. Hold Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; TRS80_MC10                                       ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE6E22C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; TRS80_MC10.sdc ; OK     ; Fri Jan 10 09:40:18 2003 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clk                                                  ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { Clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1120.000 ; 0.89 MHz  ; 0.000 ; 560.000 ; 50.00      ; 56        ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 12.92 MHz  ; 12.92 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 61.47 MHz  ; 61.47 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 193.65 MHz ; 193.65 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.610  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.499  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.832 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.426 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.433 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.433 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.718   ; 0.000         ;
; Clk                                                  ; 9.858   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.718  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.721 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.610  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                             ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 5.330      ;
; 3.731  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 9.301      ;
; 4.306  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[14]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 8.726      ;
; 4.569  ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                       ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.972     ; 8.439      ;
; 4.839  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                           ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 8.192      ;
; 5.015  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                           ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.961     ; 8.004      ;
; 5.727  ; MC6847_gen3:VDG|G                                                                                ; G                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 7.305      ;
; 6.039  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 6.993      ;
; 6.089  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 6.943      ;
; 6.435  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                       ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.971     ; 6.574      ;
; 6.606  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 6.426      ;
; 6.606  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 6.426      ;
; 6.619  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 6.413      ;
; 6.847  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 6.185      ;
; 6.847  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 6.185      ;
; 6.853  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                       ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.973     ; 6.154      ;
; 7.027  ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                       ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.971     ; 5.982      ;
; 7.073  ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                       ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.972     ; 5.935      ;
; 7.126  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[15]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.906      ;
; 7.185  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                           ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.961     ; 5.834      ;
; 7.208  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                         ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.823      ;
; 7.232  ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                           ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.964     ; 5.784      ;
; 7.272  ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                           ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.961     ; 5.747      ;
; 7.305  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                       ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.972     ; 5.703      ;
; 7.373  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.659      ;
; 7.373  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[10]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.659      ;
; 7.393  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[11]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.639      ;
; 7.397  ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                           ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.961     ; 5.622      ;
; 7.441  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                       ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.973     ; 5.566      ;
; 7.489  ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                          ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.543      ;
; 7.506  ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                   ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.935     ; 5.539      ;
; 7.521  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                         ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.510      ;
; 7.610  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                         ; SDRAM_DQM[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.422      ;
; 7.667  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                         ; SDRAM_DQM[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.365      ;
; 7.684  ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                           ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.959     ; 5.337      ;
; 7.720  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.312      ;
; 7.740  ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                           ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.964     ; 5.276      ;
; 7.759  ; MC6847_gen3:VDG|VSYNC                                                                            ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.273      ;
; 7.797  ; MC6847_gen3:VDG|R                                                                                ; R                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.235      ;
; 7.813  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                       ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.972     ; 5.195      ;
; 7.829  ; MC6847_gen3:VDG|HSYNC                                                                            ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 5.203      ;
; 8.083  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[12]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 4.949      ;
; 8.083  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[13]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 4.949      ;
; 8.160  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                         ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 4.872      ;
; 8.187  ; MC6847_gen3:VDG|B                                                                                ; B                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.948     ; 4.845      ;
; 9.442  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.208     ; 10.351     ;
; 9.447  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.208     ; 10.346     ;
; 9.521  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 10.294     ;
; 9.521  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 10.294     ;
; 9.534  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 10.316     ;
; 9.555  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 10.295     ;
; 9.567  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.258     ;
; 9.585  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 10.263     ;
; 9.588  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.237     ;
; 9.618  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state        ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 10.205     ;
; 9.651  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 10.198     ;
; 9.652  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 10.197     ;
; 9.665  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.160     ;
; 9.670  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.204      ; 10.582     ;
; 9.678  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.203      ; 10.573     ;
; 9.684  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 10.140     ;
; 9.685  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 10.139     ;
; 9.686  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.139     ;
; 9.716  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 10.107     ;
; 9.782  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 10.042     ;
; 9.783  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 10.041     ;
; 9.818  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 10.032     ;
; 9.839  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 10.011     ;
; 9.869  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.979      ;
; 9.920  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 9.930      ;
; 9.935  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 9.914      ;
; 9.936  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 9.913      ;
; 9.941  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 9.909      ;
; 9.971  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.877      ;
; 9.993  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.833      ;
; 9.998  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.828      ;
; 10.037 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 9.812      ;
; 10.038 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 9.811      ;
; 10.041 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 10.215     ;
; 10.145 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.202      ; 10.105     ;
; 10.153 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.215      ; 10.110     ;
; 10.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.661      ;
; 10.189 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 9.612      ;
; 10.194 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 9.607      ;
; 10.220 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 9.603      ;
; 10.221 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.627      ;
; 10.257 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.569      ;
; 10.262 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.564      ;
; 10.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.541      ;
; 10.287 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.219      ; 9.980      ;
; 10.288 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 9.516      ;
; 10.290 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.536      ;
; 10.318 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 9.505      ;
; 10.327 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.499      ;
; 10.332 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.494      ;
; 10.364 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 9.485      ;
; 10.368 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.472      ;
; 10.372 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.216      ; 9.892      ;
; 10.387 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.439      ;
; 10.389 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.451      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.499  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 10.310     ;
; 9.516  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 10.293     ;
; 9.553  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 10.262     ;
; 9.570  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 10.245     ;
; 9.658  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 10.151     ;
; 9.658  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 10.151     ;
; 9.659  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 10.150     ;
; 9.659  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 10.150     ;
; 9.712  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 10.103     ;
; 9.712  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 10.103     ;
; 9.713  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 10.102     ;
; 9.713  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 10.102     ;
; 10.080 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.723      ;
; 10.097 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.706      ;
; 10.166 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 9.645      ;
; 10.183 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 9.628      ;
; 10.239 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.564      ;
; 10.239 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.564      ;
; 10.240 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.563      ;
; 10.240 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.563      ;
; 10.325 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 9.486      ;
; 10.325 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 9.486      ;
; 10.326 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 9.485      ;
; 10.326 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 9.485      ;
; 10.506 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 9.308      ;
; 10.506 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 9.308      ;
; 10.634 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 9.175      ;
; 10.634 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 9.175      ;
; 10.647 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.151      ;
; 10.664 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.134      ;
; 10.673 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 9.141      ;
; 10.673 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 9.141      ;
; 10.674 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 9.140      ;
; 10.674 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 9.140      ;
; 10.801 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 9.008      ;
; 10.801 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 9.008      ;
; 10.802 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 9.007      ;
; 10.802 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 9.007      ;
; 10.806 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.992      ;
; 10.806 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.992      ;
; 10.807 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.991      ;
; 10.807 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.991      ;
; 11.079 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 8.732      ;
; 11.083 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 8.728      ;
; 11.238 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 8.573      ;
; 11.238 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 8.573      ;
; 11.239 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 8.572      ;
; 11.239 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 8.572      ;
; 11.415 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 8.395      ;
; 11.477 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.331      ;
; 11.626 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.182      ;
; 11.706 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.102      ;
; 11.856 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.953      ;
; 11.860 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.949      ;
; 11.933 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.610     ; 7.458      ;
; 11.964 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.845      ;
; 12.015 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.794      ;
; 12.015 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.794      ;
; 12.016 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.793      ;
; 12.140 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 7.673      ;
; 12.193 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.619      ;
; 12.379 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.433      ;
; 12.490 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 7.302      ;
; 12.572 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.616     ; 6.813      ;
; 12.604 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 7.209      ;
; 12.619 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.609     ; 6.773      ;
; 12.693 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 7.109      ;
; 12.745 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 7.047      ;
; 12.749 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 7.043      ;
; 12.750 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 7.047      ;
; 12.795 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.614     ; 6.592      ;
; 12.834 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 6.959      ;
; 12.837 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 6.976      ;
; 12.841 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 6.952      ;
; 12.856 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 6.936      ;
; 12.921 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 6.893      ;
; 12.987 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 6.822      ;
; 13.016 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.597     ; 6.388      ;
; 13.112 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.601     ; 6.288      ;
; 13.283 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 6.529      ;
; 13.330 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 6.480      ;
; 13.330 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 6.480      ;
; 13.376 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRH[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 6.455      ;
; 13.376 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 6.438      ;
; 13.441 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 5.964      ;
; 13.497 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 6.313      ;
; 13.497 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 6.313      ;
; 13.498 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 6.312      ;
; 13.498 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 6.312      ;
; 13.562 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRH[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 6.269      ;
; 13.563 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 5.842      ;
; 13.673 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 6.138      ;
; 13.762 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 6.030      ;
; 13.817 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.976      ;
; 13.928 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 5.883      ;
; 13.932 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 5.879      ;
; 14.017 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.795      ;
; 14.024 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.788      ;
; 14.039 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 5.772      ;
; 14.104 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.729      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.832 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.970      ;
; 14.833 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.969      ;
; 14.833 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.969      ;
; 15.423 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.379      ;
; 15.423 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.379      ;
; 15.480 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.322      ;
; 15.480 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.322      ;
; 15.480 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.322      ;
; 15.480 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.322      ;
; 15.480 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.322      ;
; 15.506 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.297      ;
; 15.506 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.297      ;
; 15.506 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.297      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 15.616 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.187      ;
; 16.085 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.717      ;
; 17.041 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.761      ;
; 17.041 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.761      ;
; 17.041 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.761      ;
; 17.041 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.761      ;
; 17.041 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.761      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.259 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.543      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.456 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.346      ;
; 17.510 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 2.288      ;
; 17.792 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 2.016      ;
; 17.814 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 1.993      ;
; 17.822 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 1.985      ;
; 17.827 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 1.981      ;
; 17.829 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 1.978      ;
; 17.831 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 1.976      ;
; 17.834 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 1.973      ;
; 17.899 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 1.901      ;
; 17.899 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 1.901      ;
; 17.908 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 1.892      ;
; 17.989 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.207      ; 2.266      ;
; 18.009 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 1.798      ;
; 18.293 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 1.507      ;
; 18.329 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.207      ; 1.926      ;
; 18.410 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 1.393      ;
; 18.566 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.207      ; 1.689      ;
; 18.618 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.207      ; 1.637      ;
; 18.627 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.207      ; 1.628      ;
; 18.654 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.207      ; 1.601      ;
; 34.836 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.084      ;
; 35.098 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.822      ;
; 35.098 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.822      ;
; 35.098 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.822      ;
; 35.098 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.822      ;
; 35.098 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.822      ;
; 35.100 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.820      ;
; 35.100 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.820      ;
; 35.100 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.820      ;
; 35.100 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.820      ;
; 35.100 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.820      ;
; 35.124 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.797      ;
; 35.124 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.797      ;
; 35.124 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.797      ;
; 35.126 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.795      ;
; 35.126 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.795      ;
; 35.126 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.795      ;
; 35.197 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.723      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.234 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.687      ;
; 35.236 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.685      ;
; 35.236 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.685      ;
; 35.236 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.685      ;
; 35.236 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.685      ;
; 35.236 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.685      ;
; 35.236 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.685      ;
; 35.236 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.685      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.426 ; TAPE_S                                                                                        ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 0.821      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.507 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.513 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.825      ;
; 0.522 ; button_s[2]                                                                                   ; MC6803_gen2:CPU0|hold_s                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 0.917      ;
; 0.523 ; button_s[1]                                                                                   ; MC6803_gen2:CPU0|nmi_s                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 0.918      ;
; 0.641 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.953      ;
; 0.649 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.650 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.963      ;
; 0.651 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.964      ;
; 0.652 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.965      ;
; 0.652 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.965      ;
; 0.657 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.970      ;
; 0.659 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.972      ;
; 0.660 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.669 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.982      ;
; 0.686 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.998      ;
; 0.695 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.007      ;
; 0.705 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.707 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.707 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.713 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.025      ;
; 0.730 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.745 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.745 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.752 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.759 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.183      ;
; 0.761 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.185      ;
; 0.762 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.186      ;
; 0.763 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.187      ;
; 0.763 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.187      ;
; 0.765 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.079      ;
; 0.766 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.190      ;
; 0.767 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.191      ;
; 0.767 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.768 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.082      ;
; 0.768 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.192      ;
; 0.769 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.769 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.193      ;
; 0.770 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.084      ;
; 0.770 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.194      ;
; 0.793 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.106      ;
; 0.796 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.797 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.110      ;
; 0.799 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[6]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.113      ;
; 0.802 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.803 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.806 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.psha_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.807 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.120      ;
; 0.808 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.120      ;
; 0.811 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.124      ;
; 0.821 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.134      ;
; 0.827 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.251      ;
; 0.828 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.252      ;
; 0.831 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.255      ;
; 0.833 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.257      ;
; 0.870 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.182      ;
; 0.888 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.201      ;
; 0.956 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.374      ;
; 1.045 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.359      ;
; 1.077 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.093 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.411      ;
; 1.121 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.432      ;
; 1.132 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 1.525      ;
; 1.139 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.453      ;
; 1.140 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.454      ;
; 1.150 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.463      ;
; 1.155 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.468      ;
; 1.178 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.492      ;
; 1.207 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.521      ;
; 1.223 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.537      ;
; 1.223 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.636      ;
; 1.230 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.544      ;
; 1.231 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.544      ;
; 1.233 ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.627      ;
; 1.234 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.541      ;
; 1.236 ; SDRAM_controller:SDRAM_inst|A_data_out[0]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.630      ;
; 1.247 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.247 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.686      ;
; 1.260 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.593      ;
; 1.260 ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.654      ;
; 1.272 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.605      ;
; 1.277 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[7]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.594      ;
; 1.288 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.604      ;
; 1.291 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.603      ;
; 1.299 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.627      ;
; 1.299 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.738      ;
; 1.311 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.629      ;
; 1.326 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.639      ;
; 1.331 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.643      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.433 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.445 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.445 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.446 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.624 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.376      ;
; 0.668 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 1.508      ;
; 0.675 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.988      ;
; 0.678 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.990      ;
; 0.680 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.680 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.688 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.441      ;
; 0.694 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 1.534      ;
; 0.705 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 1.545      ;
; 0.724 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.476      ;
; 0.732 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.046      ;
; 0.734 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.044      ;
; 0.735 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.048      ;
; 0.736 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.046      ;
; 0.736 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.046      ;
; 0.737 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.050      ;
; 0.737 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.050      ;
; 0.737 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.050      ;
; 0.738 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.051      ;
; 0.738 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.051      ;
; 0.742 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.743 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.743 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.744 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.744 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.744 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.744 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.745 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.746 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.747 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.750 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.750 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.751 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.752 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.753 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.753 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.754 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 1.594      ;
; 0.755 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.068      ;
; 0.757 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.070      ;
; 0.757 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.070      ;
; 0.759 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.072      ;
; 0.760 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.760 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.760 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.768 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.770 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.782 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.095      ;
; 0.782 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.095      ;
; 0.782 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.095      ;
; 0.785 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.098      ;
; 0.793 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.105      ;
; 0.808 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.121      ;
; 0.809 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.122      ;
; 0.825 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.139      ;
; 0.852 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.164      ;
; 0.872 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 1.268      ;
; 0.910 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.220      ;
; 0.920 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 1.760      ;
; 0.922 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.231      ;
; 0.925 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.235      ;
; 0.966 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.279      ;
; 0.995 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.307      ;
; 0.996 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.308      ;
; 1.019 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.160      ; 1.411      ;
; 1.027 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.341      ;
; 1.038 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.351      ;
; 1.057 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.369      ;
; 1.072 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.385      ;
; 1.074 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.387      ;
; 1.075 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.388      ;
; 1.080 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.393      ;
; 1.083 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.396      ;
; 1.086 ; MC6847_gen3:VDG|DD_s[0]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.399      ;
; 1.090 ; MC6847_gen3:VDG|DD_s[5]                   ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.403      ;
; 1.094 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.407      ;
; 1.097 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.097 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.433 ; PS2_keyboard:keyboard|special_make                                                                  ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|shift_key                                                                     ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|alt_key                                                                       ; PS2_keyboard:keyboard|alt_key                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|control_key                                                                   ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|caps_lock                                                                     ; PS2_keyboard:keyboard|caps_lock                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.434 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.445 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.621 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.933      ;
; 0.623 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.process_second                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.936      ;
; 0.623 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.936      ;
; 0.623 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.936      ;
; 0.627 ; PS2_keyboard:keyboard|state.read_third                                                              ; PS2_keyboard:keyboard|state.process_third                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.940      ;
; 0.628 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.941      ;
; 0.628 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.941      ;
; 0.631 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.944      ;
; 0.632 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.945      ;
; 0.636 ; button[0]                                                                                           ; button_s[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.971      ; 2.839      ;
; 0.636 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.949      ;
; 0.637 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.950      ;
; 0.642 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.954      ;
; 0.646 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.958      ;
; 0.646 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.959      ;
; 0.647 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.960      ;
; 0.647 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.960      ;
; 0.648 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.961      ;
; 0.650 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.963      ;
; 0.651 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.964      ;
; 0.668 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.980      ;
; 0.669 ; SDRAM_controller:SDRAM_inst|state.S_reset                                                           ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.982      ;
; 0.672 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.985      ;
; 0.684 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.997      ;
; 0.684 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.997      ;
; 0.689 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.002      ;
; 0.691 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.004      ;
; 0.696 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.009      ;
; 0.703 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.016      ;
; 0.710 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.023      ;
; 0.715 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.028      ;
; 0.715 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.027      ;
; 0.716 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.716 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.717 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.717 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.717 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.718 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.718 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.719 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.719 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.719 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.033      ;
; 0.720 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.720 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.720 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.720 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.720 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.720 ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.034      ;
; 0.720 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.035      ;
; 0.722 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.037      ;
; 0.723 ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.737 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.050      ;
; 0.738 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.051      ;
; 0.738 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.051      ;
; 0.743 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.745 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.749 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.062      ;
; 0.753 ; PS2_keyboard:keyboard|state.process_second                                                          ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.756 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.069      ;
; 0.756 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.068      ;
; 0.761 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.073      ;
; 0.763 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.075      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.077      ;
; 0.767 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.768 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.081      ;
; 0.769 ; MC6847_gen3:VDG|DA[0]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.197      ; 1.198      ;
; 0.769 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.082      ;
; 0.770 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.082      ;
; 0.773 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.085      ;
; 0.777 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.090      ;
; 0.781 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.093      ;
; 0.785 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.097      ;
; 0.790 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.102      ;
; 0.793 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.105      ;
; 0.802 ; MC6847_gen3:VDG|DA[5]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 1.227      ;
; 0.808 ; RST                                                                                                 ; reset                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.966      ; 3.006      ;
; 0.810 ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.124      ;
; 0.810 ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.124      ;
; 0.810 ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.124      ;
; 0.811 ; MC6847_gen3:VDG|DA[2]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.197      ; 1.240      ;
; 0.811 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.124      ;
; 0.812 ; MC6847_gen3:VDG|DA[1]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.197      ; 1.241      ;
; 0.816 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.129      ;
; 0.829 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.141      ;
; 0.830 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.143      ;
; 0.831 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.144      ;
; 0.846 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.158      ;
; 0.858 ; button[3]                                                                                           ; button_s[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.947      ; 3.037      ;
; 0.863 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.176      ;
; 0.904 ; button[2]                                                                                           ; button_s[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.979      ; 3.115      ;
; 0.913 ; button[1]                                                                                           ; button_s[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.979      ; 3.124      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|alt_key                                                                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|control_key                                                                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[2]                                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[0]                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[1]                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[2]                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[3]                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[5]                                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[7]                                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|gate_out                                                                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[3]                                                                                         ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ps2_data_s                                                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[3]                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|caps_lock                                                                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[3]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[5]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[1]                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[3]                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[4]                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|special_make                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_first                                                           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_second                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_third                                                           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_second                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_third                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_first                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.733 ; 19.968       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[0]                                       ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[10]                                      ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[1]                                       ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[7]                                       ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[8]                                       ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[9]                                       ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[0]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[1]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[2]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[3]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[4]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[5]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[6]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[7]                        ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[0]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[1]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[2]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[3]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[4]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[5]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[6]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[7]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[0]                                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[2]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[3]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[6]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[13]                                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[1]                                          ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[2]                                          ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[3]                                          ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[7]                                          ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[11]                                      ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[12]                                      ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[13]                                      ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[14]                                      ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[15]                                      ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[4]                                       ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[5]                                       ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[5]                         ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[7]                         ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[10]                                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[11]                                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[12]                                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[14]                                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[15]                                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[8]                                 ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[9]                                 ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[0]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[1]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[2]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[3]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[4]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[5]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[6]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[7]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 3.203 ; 3.406 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 5.945 ; 6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.447 ; 5.750 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.945 ; 6.214 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.935 ; 6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.884 ; 6.217 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.875 ; 6.156 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.879 ; 6.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.333 ; 5.709 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.676 ; 6.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 5.226 ; 5.453 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 3.299 ; 3.545 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 3.094 ; 3.386 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 3.299 ; 3.507 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 3.272 ; 3.545 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 3.221 ; 3.519 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 4.483 ; 4.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 4.863 ; 5.168 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -2.459 ; -2.672 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -4.467 ; -4.746 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -4.639 ; -4.929 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -4.606 ; -4.883 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -4.467 ; -4.746 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -5.002 ; -5.325 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -4.992 ; -5.265 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -4.995 ; -5.251 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -4.508 ; -4.860 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -4.837 ; -5.182 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -4.409 ; -4.615 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -2.287 ; -2.537 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -2.287 ; -2.537 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -2.564 ; -2.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -2.555 ; -2.821 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -2.509 ; -2.799 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -3.693 ; -3.980 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -4.075 ; -4.370 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 5.843 ; 5.519 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 5.162 ; 4.993 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 7.622 ; 7.048 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 5.520 ; 5.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 5.552 ; 5.312 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 5.590 ; 5.363 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 8.415 ; 8.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 6.164 ; 5.926 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 6.077 ; 5.863 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 8.237 ; 8.334 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 5.665 ; 5.566 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 6.117 ; 5.883 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.952 ; 5.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 5.609 ; 5.469 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 8.415 ; 8.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.860 ; 5.690 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 6.141 ; 5.909 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 9.043 ; 8.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 6.276 ; 6.074 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 5.536 ; 5.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 8.673 ; 8.780 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 6.044 ; 5.903 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 5.908 ; 5.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 6.322 ; 6.134 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 6.496 ; 6.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.914 ; 6.636 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 5.488 ; 5.629 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 5.855 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 5.855 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 5.837 ; 5.956 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 5.203 ; 5.266 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 5.203 ; 5.266 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 9.043 ; 8.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 6.065 ; 6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 5.739 ; 5.671 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 5.739 ; 5.671 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 5.682 ; 5.531 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 5.828 ; 5.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 5.189 ; 5.092 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.712 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.699 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 5.232 ; 4.911 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 4.564 ; 4.398 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 7.014 ; 6.446 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 4.915 ; 4.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 4.945 ; 4.710 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 4.982 ; 4.759 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 5.002 ; 4.866 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 5.528 ; 5.299 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 5.446 ; 5.239 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 7.629 ; 7.730 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 5.051 ; 4.954 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.489 ; 5.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.331 ; 5.156 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 5.002 ; 4.866 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 7.806 ; 7.906 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.238 ; 5.074 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 5.513 ; 5.288 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 4.612 ; 4.674 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 5.645 ; 5.450 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 4.934 ; 4.889 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 8.050 ; 8.160 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 5.415 ; 5.278 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 5.284 ; 5.186 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 5.682 ; 5.500 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 5.854 ; 5.601 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.256 ; 5.987 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 4.885 ; 5.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 5.238 ; 5.356 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 5.238 ; 5.356 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 5.220 ; 5.336 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 4.612 ; 4.674 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 4.612 ; 4.674 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 8.419 ; 8.334 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 5.439 ; 5.593 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 5.073 ; 4.926 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 5.128 ; 5.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 5.073 ; 4.926 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 5.213 ; 5.032 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 4.600 ; 4.505 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.274 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.259 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 6.502 ; 6.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 7.310 ; 7.235 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 7.260 ; 7.185 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 9.482 ; 9.618 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.743 ; 6.651 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.743 ; 6.651 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.730 ; 6.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 6.502 ; 6.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 6.502 ; 6.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.833 ; 5.720 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.651 ; 6.576 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.603 ; 6.528 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.840 ; 8.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.100 ; 6.008 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.100 ; 6.008 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.088 ; 5.996 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.833 ; 5.720 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.833 ; 5.720 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 6.222     ; 6.335     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 7.022     ; 7.097     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.973     ; 7.048     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 9.433     ; 9.297     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.461     ; 6.553     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.461     ; 6.553     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.438     ; 6.530     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 6.222     ; 6.335     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 6.222     ; 6.335     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.561     ; 5.674     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.372     ; 6.447     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.325     ; 6.400     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.798     ; 8.662     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.825     ; 5.917     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.825     ; 5.917     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.803     ; 5.895     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.561     ; 5.674     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.561     ; 5.674     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 13.81 MHz  ; 13.81 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 67.36 MHz  ; 67.36 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 205.97 MHz ; 205.97 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.256  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.049 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.158 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.381 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.381 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.382 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.717   ; 0.000         ;
; Clk                                                  ; 9.855   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.717  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.717 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.256  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                          ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 4.684      ;
; 5.155  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 8.335      ;
; 5.726  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[14]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 7.764      ;
; 6.003  ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                    ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.511     ; 7.466      ;
; 6.279  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                        ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 7.211      ;
; 6.444  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                        ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 7.035      ;
; 6.890  ; MC6847_gen3:VDG|G                                                                             ; G                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.491     ; 6.599      ;
; 6.992  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 6.498      ;
; 7.047  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 6.443      ;
; 7.362  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                    ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.510     ; 6.108      ;
; 7.523  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.967      ;
; 7.523  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.967      ;
; 7.532  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.958      ;
; 7.755  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                    ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.713      ;
; 7.756  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.734      ;
; 7.756  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.734      ;
; 7.947  ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                    ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.510     ; 5.523      ;
; 7.981  ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                    ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.511     ; 5.488      ;
; 8.027  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[15]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.463      ;
; 8.112  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                        ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 5.367      ;
; 8.130  ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                        ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.502     ; 5.348      ;
; 8.137  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                      ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.353      ;
; 8.198  ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                        ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 5.281      ;
; 8.222  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                    ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.511     ; 5.247      ;
; 8.289  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.201      ;
; 8.289  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[10]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.201      ;
; 8.311  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[11]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.179      ;
; 8.319  ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                        ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 5.160      ;
; 8.341  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                    ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.127      ;
; 8.399  ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                       ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.091      ;
; 8.442  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                      ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.048      ;
; 8.460  ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.459     ; 5.061      ;
; 8.526  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                      ; SDRAM_DQM[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.964      ;
; 8.574  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                      ; SDRAM_DQM[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.916      ;
; 8.590  ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                        ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.499     ; 4.891      ;
; 8.628  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.862      ;
; 8.657  ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                        ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.502     ; 4.821      ;
; 8.666  ; MC6847_gen3:VDG|VSYNC                                                                         ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.488     ; 4.826      ;
; 8.702  ; MC6847_gen3:VDG|R                                                                             ; R                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.491     ; 4.787      ;
; 8.721  ; MC6847_gen3:VDG|HSYNC                                                                         ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.491     ; 4.768      ;
; 8.721  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                    ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.511     ; 4.748      ;
; 8.965  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[12]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.525      ;
; 8.965  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[13]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.525      ;
; 9.017  ; MC6847_gen3:VDG|B                                                                             ; B                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.491     ; 4.472      ;
; 9.038  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                      ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.452      ;
; 10.044 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 9.802      ;
; 10.052 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 9.766      ;
; 10.057 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 9.789      ;
; 10.064 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 9.754      ;
; 10.070 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 9.800      ;
; 10.083 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 9.787      ;
; 10.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.671      ;
; 10.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.671      ;
; 10.173 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 9.673      ;
; 10.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 9.660      ;
; 10.238 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.606      ;
; 10.264 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.134     ; 9.604      ;
; 10.319 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 9.526      ;
; 10.320 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 9.525      ;
; 10.341 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.184      ; 9.882      ;
; 10.344 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 9.526      ;
; 10.345 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 9.524      ;
; 10.346 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 9.523      ;
; 10.349 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.183      ; 9.873      ;
; 10.357 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 9.513      ;
; 10.367 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.477      ;
; 10.436 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 9.434      ;
; 10.448 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 9.397      ;
; 10.449 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 9.421      ;
; 10.449 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 9.396      ;
; 10.538 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.134     ; 9.330      ;
; 10.619 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 9.250      ;
; 10.620 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 9.249      ;
; 10.630 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.134     ; 9.238      ;
; 10.665 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.184      ; 9.558      ;
; 10.672 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 9.176      ;
; 10.677 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 9.544      ;
; 10.684 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 9.164      ;
; 10.711 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 9.158      ;
; 10.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 9.157      ;
; 10.789 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.055      ;
; 10.797 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 9.435      ;
; 10.815 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.134     ; 9.053      ;
; 10.830 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 9.403      ;
; 10.863 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 8.961      ;
; 10.875 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 8.949      ;
; 10.892 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 8.937      ;
; 10.893 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 8.955      ;
; 10.896 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.963      ;
; 10.905 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 8.943      ;
; 10.909 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.950      ;
; 10.918 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 9.314      ;
; 10.918 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 8.926      ;
; 10.930 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 8.918      ;
; 10.942 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 8.906      ;
; 10.947 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.134     ; 8.921      ;
; 10.949 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 8.896      ;
; 10.959 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 8.885      ;
; 10.966 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 8.882      ;
; 10.975 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 8.894      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 10.049 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 9.764      ;
; 10.049 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 9.764      ;
; 10.209 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 9.604      ;
; 10.210 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 9.603      ;
; 10.213 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 9.600      ;
; 10.213 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 9.600      ;
; 10.217 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 9.603      ;
; 10.217 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 9.603      ;
; 10.377 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 9.443      ;
; 10.378 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 9.442      ;
; 10.381 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 9.439      ;
; 10.381 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 9.439      ;
; 10.676 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 9.133      ;
; 10.676 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 9.133      ;
; 10.687 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 9.130      ;
; 10.687 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 9.130      ;
; 10.836 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.973      ;
; 10.837 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.972      ;
; 10.840 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.969      ;
; 10.840 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.969      ;
; 10.847 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 8.970      ;
; 10.848 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 8.969      ;
; 10.851 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 8.966      ;
; 10.851 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 8.966      ;
; 11.048 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 8.772      ;
; 11.048 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 8.772      ;
; 11.161 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.652      ;
; 11.161 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.652      ;
; 11.208 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 8.612      ;
; 11.209 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 8.611      ;
; 11.211 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 8.592      ;
; 11.211 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 8.592      ;
; 11.212 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 8.608      ;
; 11.212 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 8.608      ;
; 11.321 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.492      ;
; 11.322 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.491      ;
; 11.325 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.488      ;
; 11.325 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.488      ;
; 11.371 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 8.432      ;
; 11.372 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 8.431      ;
; 11.375 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 8.428      ;
; 11.375 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 8.428      ;
; 11.459 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.357      ;
; 11.459 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.357      ;
; 11.619 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.197      ;
; 11.620 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.196      ;
; 11.623 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.193      ;
; 11.623 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.193      ;
; 11.865 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 7.950      ;
; 11.904 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 7.908      ;
; 12.050 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 7.762      ;
; 12.158 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 7.654      ;
; 12.216 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.597      ;
; 12.216 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.597      ;
; 12.303 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.510      ;
; 12.376 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.437      ;
; 12.380 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.433      ;
; 12.380 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.433      ;
; 12.461 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.556     ; 6.985      ;
; 12.562 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 7.257      ;
; 12.658 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.162      ;
; 12.857 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 6.963      ;
; 12.982 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.820      ;
; 12.984 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.835      ;
; 13.065 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 6.743      ;
; 13.086 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.561     ; 6.355      ;
; 13.119 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.555     ; 6.328      ;
; 13.208 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.594      ;
; 13.213 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.589      ;
; 13.214 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.605      ;
; 13.217 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.585      ;
; 13.283 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.520      ;
; 13.287 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.557     ; 6.158      ;
; 13.294 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.509      ;
; 13.315 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.487      ;
; 13.357 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 6.460      ;
; 13.358 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 6.463      ;
; 13.483 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 5.973      ;
; 13.587 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.547     ; 5.868      ;
; 13.632 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.186      ;
; 13.632 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.186      ;
; 13.705 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRH[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 6.130      ;
; 13.719 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 6.101      ;
; 13.792 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.026      ;
; 13.793 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.025      ;
; 13.796 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.022      ;
; 13.796 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.022      ;
; 13.796 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.023      ;
; 13.886 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.544     ; 5.572      ;
; 13.904 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRH[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 5.931      ;
; 14.018 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.545     ; 5.439      ;
; 14.029 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 5.788      ;
; 14.144 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 5.658      ;
; 14.177 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 5.626      ;
; 14.260 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 5.557      ;
; 14.264 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 5.553      ;
; 14.330 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 5.488      ;
; 14.341 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 5.477      ;
; 14.362 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 5.455      ;
; 14.405 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 5.431      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.158 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.669      ;
; 15.159 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.668      ;
; 15.160 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.667      ;
; 15.645 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.182      ;
; 15.645 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.182      ;
; 15.702 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.125      ;
; 15.702 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.125      ;
; 15.702 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.125      ;
; 15.702 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.125      ;
; 15.702 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.125      ;
; 15.728 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.100      ;
; 15.728 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.100      ;
; 15.728 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.100      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 15.839 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.988      ;
; 16.295 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.532      ;
; 17.222 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.605      ;
; 17.222 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.605      ;
; 17.222 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.605      ;
; 17.222 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.605      ;
; 17.222 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.605      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.480 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.347      ;
; 17.657 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 2.165      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.679 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 2.150      ;
; 17.926 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 1.904      ;
; 17.946 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 1.885      ;
; 17.956 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 1.875      ;
; 17.959 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 1.871      ;
; 17.960 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 1.871      ;
; 17.961 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 1.870      ;
; 17.963 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 1.868      ;
; 18.036 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.790      ;
; 18.036 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.790      ;
; 18.043 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.783      ;
; 18.050 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.183      ; 2.172      ;
; 18.122 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 1.709      ;
; 18.379 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.183      ; 1.843      ;
; 18.423 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.403      ;
; 18.540 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 1.287      ;
; 18.610 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.183      ; 1.612      ;
; 18.662 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.183      ; 1.560      ;
; 18.666 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.183      ; 1.556      ;
; 18.699 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.183      ; 1.523      ;
; 35.145 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.787      ;
; 35.469 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.461      ;
; 35.469 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.461      ;
; 35.469 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.461      ;
; 35.469 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.461      ;
; 35.469 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.461      ;
; 35.473 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.457      ;
; 35.473 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.457      ;
; 35.473 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.457      ;
; 35.473 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.457      ;
; 35.473 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.457      ;
; 35.486 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.446      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.488 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.439      ;
; 35.495 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.436      ;
; 35.495 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.436      ;
; 35.495 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.436      ;
; 35.499 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.432      ;
; 35.499 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.432      ;
; 35.499 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.432      ;
; 35.551 ; MC6847_gen3:VDG|MCM_data_s[3]             ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.069      ;
; 35.573 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.356      ;
; 35.586 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.346      ;
; 35.606 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.324      ;
; 35.606 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.324      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.422 ; TAPE_S                                                                                        ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 0.761      ;
; 0.474 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.759      ;
; 0.480 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.765      ;
; 0.506 ; button_s[2]                                                                                   ; MC6803_gen2:CPU0|hold_s                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 0.845      ;
; 0.508 ; button_s[1]                                                                                   ; MC6803_gen2:CPU0|nmi_s                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 0.847      ;
; 0.598 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.883      ;
; 0.601 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.602 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.603 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.603 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.603 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.609 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.612 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.613 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.622 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.635 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.920      ;
; 0.644 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.929      ;
; 0.649 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.934      ;
; 0.651 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.939      ;
; 0.651 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.936      ;
; 0.651 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.936      ;
; 0.657 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.942      ;
; 0.682 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.688 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.689 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.696 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.711 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.713 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.714 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.717 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.002      ;
; 0.720 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.103      ;
; 0.722 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.105      ;
; 0.723 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.106      ;
; 0.723 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.106      ;
; 0.724 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.107      ;
; 0.727 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.110      ;
; 0.729 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.112      ;
; 0.730 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.113      ;
; 0.730 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.113      ;
; 0.732 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.020      ;
; 0.732 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.115      ;
; 0.736 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.737 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.025      ;
; 0.742 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[6]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.030      ;
; 0.746 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.031      ;
; 0.747 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.035      ;
; 0.748 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.036      ;
; 0.749 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.037      ;
; 0.752 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.psha_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.040      ;
; 0.753 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.041      ;
; 0.767 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.150      ;
; 0.768 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.056      ;
; 0.774 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.157      ;
; 0.774 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.157      ;
; 0.778 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.161      ;
; 0.805 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.092      ;
; 0.815 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.100      ;
; 0.847 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.227      ;
; 0.977 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.268      ;
; 0.979 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.267      ;
; 1.000 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.285      ;
; 1.009 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.033 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.370      ;
; 1.061 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.349      ;
; 1.065 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.353      ;
; 1.066 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.354      ;
; 1.075 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.363      ;
; 1.087 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.372      ;
; 1.091 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.466      ;
; 1.092 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.094 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.100 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.109 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.114 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.509      ;
; 1.114 ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.451      ;
; 1.120 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.423      ;
; 1.120 ; SDRAM_controller:SDRAM_inst|A_data_out[0]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.457      ;
; 1.126 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.130 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[7]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.423      ;
; 1.134 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.437      ;
; 1.137 ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.474      ;
; 1.141 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.431      ;
; 1.159 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.164 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.559      ;
; 1.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.458      ;
; 1.169 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.470      ;
; 1.177 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.464      ;
; 1.195 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.480      ;
; 1.198 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 1.567      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.381 ; PS2_keyboard:keyboard|shift_key                                                                     ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|caps_lock                                                                     ; PS2_keyboard:keyboard|caps_lock                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; PS2_keyboard:keyboard|special_make                                                                  ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; PS2_keyboard:keyboard|alt_key                                                                       ; PS2_keyboard:keyboard|alt_key                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; PS2_keyboard:keyboard|control_key                                                                   ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.396 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.574 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.862      ;
; 0.579 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.866      ;
; 0.581 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.process_second                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.868      ;
; 0.581 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.868      ;
; 0.585 ; PS2_keyboard:keyboard|state.read_third                                                              ; PS2_keyboard:keyboard|state.process_third                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.872      ;
; 0.586 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.873      ;
; 0.587 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.874      ;
; 0.587 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.874      ;
; 0.590 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.878      ;
; 0.590 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.877      ;
; 0.594 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.881      ;
; 0.594 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.881      ;
; 0.595 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.882      ;
; 0.597 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.885      ;
; 0.600 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.887      ;
; 0.601 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.888      ;
; 0.601 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.888      ;
; 0.602 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.889      ;
; 0.603 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.892      ;
; 0.603 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.892      ;
; 0.603 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.604 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.891      ;
; 0.605 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.893      ;
; 0.607 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.896      ;
; 0.611 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.900      ;
; 0.619 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.907      ;
; 0.624 ; SDRAM_controller:SDRAM_inst|state.S_reset                                                           ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.911      ;
; 0.625 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.914      ;
; 0.639 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.926      ;
; 0.645 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.933      ;
; 0.653 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.940      ;
; 0.655 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.942      ;
; 0.663 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.951      ;
; 0.663 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.951      ;
; 0.664 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.952      ;
; 0.665 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.952      ;
; 0.666 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.667 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.667 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.955      ;
; 0.668 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.668 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.956      ;
; 0.668 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.669 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.669 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.957      ;
; 0.669 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.957      ;
; 0.669 ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.957      ;
; 0.670 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.957      ;
; 0.670 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.671 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.673 ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.684 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.695 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.982      ;
; 0.695 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.982      ;
; 0.698 ; PS2_keyboard:keyboard|state.process_second                                                          ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.704 ; MC6847_gen3:VDG|DA[5]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.091      ;
; 0.705 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.706 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.993      ;
; 0.706 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.994      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.996      ;
; 0.711 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.999      ;
; 0.712 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.000      ;
; 0.714 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.001      ;
; 0.715 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.716 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.003      ;
; 0.718 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.006      ;
; 0.721 ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.009      ;
; 0.721 ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.009      ;
; 0.721 ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.009      ;
; 0.721 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.008      ;
; 0.724 ; MC6847_gen3:VDG|DA[0]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 1.112      ;
; 0.729 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.017      ;
; 0.733 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.021      ;
; 0.734 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.022      ;
; 0.737 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.025      ;
; 0.748 ; MC6847_gen3:VDG|DA[2]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 1.136      ;
; 0.749 ; MC6847_gen3:VDG|DA[1]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 1.137      ;
; 0.754 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.041      ;
; 0.757 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.044      ;
; 0.766 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.053      ;
; 0.774 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.062      ;
; 0.778 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.065      ;
; 0.789 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.077      ;
; 0.795 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.083      ;
; 0.824 ; MC6847_gen3:VDG|DA[4]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 1.213      ;
; 0.845 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.846 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.135      ;
; 0.854 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.140      ;
; 0.855 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.144      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.382 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.397 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.575 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.248      ;
; 0.608 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.896      ;
; 0.612 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.899      ;
; 0.614 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.901      ;
; 0.624 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.372      ;
; 0.626 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.300      ;
; 0.641 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.929      ;
; 0.645 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.393      ;
; 0.648 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.936      ;
; 0.651 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.937      ;
; 0.651 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.937      ;
; 0.652 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.938      ;
; 0.656 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.404      ;
; 0.659 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.332      ;
; 0.684 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.971      ;
; 0.686 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.687 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.687 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.688 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.688 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.688 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.689 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.689 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.689 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.689 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.690 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.692 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.692 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.693 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.695 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.696 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.697 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.698 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.699 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.987      ;
; 0.699 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.700 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.700 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.700 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.700 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.701 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.701 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.701 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.449      ;
; 0.703 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.991      ;
; 0.703 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.991      ;
; 0.703 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.703 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.704 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.992      ;
; 0.706 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.993      ;
; 0.716 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.717 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.004      ;
; 0.727 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.014      ;
; 0.731 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.018      ;
; 0.732 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.019      ;
; 0.734 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.021      ;
; 0.735 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.023      ;
; 0.746 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.033      ;
; 0.746 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.033      ;
; 0.769 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.055      ;
; 0.791 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.078      ;
; 0.812 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.098      ;
; 0.816 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.102      ;
; 0.825 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.145      ; 1.185      ;
; 0.846 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.594      ;
; 0.849 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.135      ;
; 0.864 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.152      ;
; 0.879 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.168      ;
; 0.880 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.169      ;
; 0.916 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.203      ;
; 0.931 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.220      ;
; 0.932 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.143      ; 1.290      ;
; 0.954 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.240      ;
; 0.954 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.241      ;
; 0.955 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.241      ;
; 0.956 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.242      ;
; 0.963 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.249      ;
; 0.964 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.250      ;
; 0.966 ; MC6847_gen3:VDG|DD_s[0]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.254      ;
; 0.999 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.286      ;
; 1.000 ; MC6847_gen3:VDG|DD_s[5]                   ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.288      ;
; 1.006 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.293      ;
; 1.008 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[3]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[5]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[1]                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[3]                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[4]                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[3]                                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|alt_key                                                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|caps_lock                                                                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|control_key                                                                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[5]                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[7]                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_first                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[4]                                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|gate_out                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TAPE_S                                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[3]                                                                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[5]                                                                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[1]                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[2]                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[3]                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ps2_clk_s                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[0]                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[1]                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[2]                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[3]                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[2]                                                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|shift_key                                                                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|special_make                                                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_first                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_second                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G                                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R                                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[11]                                      ;
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[12]                                      ;
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[13]                                      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[0]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[10]                                      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[14]                                      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[15]                                      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[2]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[3]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[4]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[6]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[7]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[8]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[9]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[0]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[10]                                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[11]                                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[12]                                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[14]                                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[15]                                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[1]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[2]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[3]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[4]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[5]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[6]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[7]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[8]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[9]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[0]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[1]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[2]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[3]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[4]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[5]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[6]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst|acca[7]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[0]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[1]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[2]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[3]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[4]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[5]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[6]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[7]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[6]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[2]                                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[13]                                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[0]                                          ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[1]                                          ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[3]                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 2.792 ; 3.141 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 5.283 ; 5.374 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 4.812 ; 4.950 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.282 ; 5.369 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.283 ; 5.374 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.224 ; 5.370 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.216 ; 5.321 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.214 ; 5.314 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.707 ; 4.903 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.036 ; 5.200 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 4.612 ; 4.667 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 2.870 ; 3.283 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 2.695 ; 3.087 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 2.870 ; 3.244 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 2.850 ; 3.283 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 2.802 ; 3.261 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 3.891 ; 4.070 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 4.244 ; 4.428 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -2.131 ; -2.480 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -3.938 ; -4.048 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -4.093 ; -4.225 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -4.064 ; -4.171 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -3.938 ; -4.048 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -4.442 ; -4.569 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -4.433 ; -4.520 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -4.430 ; -4.512 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -3.973 ; -4.156 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -4.289 ; -4.441 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -3.884 ; -3.928 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -1.970 ; -2.323 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -1.970 ; -2.323 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -2.216 ; -2.570 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -2.212 ; -2.632 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -2.170 ; -2.614 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -3.191 ; -3.357 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -3.547 ; -3.727 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 5.440 ; 5.038 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 4.883 ; 4.609 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 7.010 ; 6.321 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 5.179 ; 4.784 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 5.198 ; 4.836 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 5.234 ; 4.867 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 7.621 ; 7.518 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 5.788 ; 5.399 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 5.702 ; 5.341 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 7.456 ; 7.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 5.310 ; 5.065 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.770 ; 5.355 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.581 ; 5.264 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 5.243 ; 4.993 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 7.621 ; 7.518 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.501 ; 5.186 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 5.763 ; 5.393 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 7.984 ; 8.174 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 5.919 ; 5.516 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 5.179 ; 5.005 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 7.897 ; 7.763 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 5.678 ; 5.381 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 5.559 ; 5.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 5.953 ; 5.579 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 6.145 ; 5.669 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.538 ; 6.034 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 5.016 ; 5.272 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 5.333 ; 5.611 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 5.333 ; 5.611 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 5.317 ; 5.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 4.745 ; 4.935 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 4.745 ; 4.935 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 7.984 ; 8.174 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 5.514 ; 5.873 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 5.374 ; 5.175 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 5.374 ; 5.175 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 5.326 ; 5.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 5.458 ; 5.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 4.862 ; 4.649 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.627 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.604 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 4.879 ; 4.485 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 4.331 ; 4.064 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 6.450 ; 5.769 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 4.620 ; 4.235 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 4.638 ; 4.285 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 4.674 ; 4.315 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 4.682 ; 4.440 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 5.202 ; 4.826 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 5.119 ; 4.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 6.896 ; 6.817 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 4.742 ; 4.506 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.188 ; 4.787 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.006 ; 4.700 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 4.682 ; 4.440 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 7.059 ; 6.965 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 4.926 ; 4.621 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 5.181 ; 4.825 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 4.202 ; 4.386 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 5.334 ; 4.946 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 4.624 ; 4.456 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 7.319 ; 7.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 5.096 ; 4.810 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 4.982 ; 4.715 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 5.361 ; 5.000 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 5.548 ; 5.089 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 5.926 ; 5.440 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 4.461 ; 4.709 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 4.766 ; 5.035 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 4.766 ; 5.035 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 4.750 ; 5.014 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 4.202 ; 4.386 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 4.202 ; 4.386 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 7.410 ; 7.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 4.939 ; 5.286 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 4.761 ; 4.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 4.807 ; 4.614 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 4.761 ; 4.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 4.889 ; 4.586 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 4.316 ; 4.109 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.221 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.197 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 6.144 ; 6.037 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.908 ; 6.819 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.853 ; 6.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.674 ; 8.745 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.377 ; 6.280 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.377 ; 6.280 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.368 ; 6.271 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 6.144 ; 6.037 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 6.144 ; 6.037 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.531 ; 5.424 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.312 ; 6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.260 ; 6.171 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.094 ; 8.165 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.797 ; 5.700 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.797 ; 5.700 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.788 ; 5.691 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.531 ; 5.424 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.531 ; 5.424 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.625     ; 5.732     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.326     ; 6.415     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.281     ; 6.370     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.302     ; 8.231     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.831     ; 5.928     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.831     ; 5.928     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.801     ; 5.898     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.625     ; 5.732     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.625     ; 5.732     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.028     ; 5.135     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.750     ; 5.839     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.707     ; 5.796     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.741     ; 7.670     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.268     ; 5.365     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.268     ; 5.365     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.239     ; 5.336     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.028     ; 5.135     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.028     ; 5.135     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.199  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.343 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.655 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.102 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.166 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.166 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; Clk                                                  ; 9.423   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.733   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.734  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.744 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.199  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                         ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 2.741      ;
; 9.889  ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 5.221      ;
; 10.101 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[14]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 5.009      ;
; 10.225 ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                   ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 4.875      ;
; 10.346 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                       ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 4.763      ;
; 10.432 ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                       ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.877     ; 4.671      ;
; 11.118 ; MC6847_gen3:VDG|G                                                                            ; G                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 3.991      ;
; 11.608 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 3.502      ;
; 11.640 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 3.470      ;
; 11.836 ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                   ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.879     ; 3.265      ;
; 11.934 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 3.176      ;
; 11.934 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 3.176      ;
; 11.963 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 3.147      ;
; 12.053 ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                   ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.046      ;
; 12.070 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 3.040      ;
; 12.070 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 3.040      ;
; 12.077 ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                   ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 3.023      ;
; 12.118 ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                   ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.879     ; 2.983      ;
; 12.156 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[15]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.954      ;
; 12.198 ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                       ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.877     ; 2.905      ;
; 12.206 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                     ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 2.903      ;
; 12.209 ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                   ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 2.891      ;
; 12.238 ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                       ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.877     ; 2.865      ;
; 12.249 ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                       ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.877     ; 2.854      ;
; 12.257 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.853      ;
; 12.257 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[10]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.853      ;
; 12.265 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[11]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.845      ;
; 12.281 ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                       ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.877     ; 2.822      ;
; 12.287 ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                   ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.812      ;
; 12.328 ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                     ; SDRAM_DQM[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.782      ;
; 12.331 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                      ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.779      ;
; 12.359 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                     ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 2.750      ;
; 12.370 ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                               ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.903     ; 2.707      ;
; 12.371 ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                   ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 2.729      ;
; 12.392 ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                     ; SDRAM_DQM[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.718      ;
; 12.392 ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                       ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 2.713      ;
; 12.417 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.693      ;
; 12.436 ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                       ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.877     ; 2.667      ;
; 12.527 ; MC6847_gen3:VDG|R                                                                            ; R                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 2.582      ;
; 12.528 ; MC6847_gen3:VDG|VSYNC                                                                        ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.582      ;
; 12.566 ; MC6847_gen3:VDG|HSYNC                                                                        ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 2.543      ;
; 12.595 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[12]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.515      ;
; 12.595 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[13]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.515      ;
; 12.648 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                     ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.462      ;
; 12.685 ; MC6847_gen3:VDG|B                                                                            ; B                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 2.424      ;
; 14.201 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                         ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.000      ; 2.739      ;
; 15.182 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 4.703      ;
; 15.185 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 4.700      ;
; 15.210 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.707      ;
; 15.222 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.695      ;
; 15.255 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.639      ;
; 15.255 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.639      ;
; 15.270 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.645      ;
; 15.273 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.630      ;
; 15.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.618      ;
; 15.329 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.587      ;
; 15.331 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.585      ;
; 15.333 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state    ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.568      ;
; 15.336 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.086      ; 4.759      ;
; 15.338 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.579      ;
; 15.345 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.086      ; 4.750      ;
; 15.350 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.567      ;
; 15.354 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.549      ;
; 15.359 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.558      ;
; 15.366 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.537      ;
; 15.371 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.546      ;
; 15.372 ; SDRAM_DQ[2]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.407      ;
; 15.375 ; SDRAM_DQ[3]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[3]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.404      ;
; 15.384 ; SDRAM_DQ[3]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.395      ;
; 15.390 ; SDRAM_DQ[5]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[5]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.389      ;
; 15.392 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.510      ;
; 15.394 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.508      ;
; 15.394 ; SDRAM_DQ[5]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.385      ;
; 15.397 ; SDRAM_DQ[4]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[4]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.382      ;
; 15.398 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.517      ;
; 15.401 ; SDRAM_DQ[1]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.378      ;
; 15.404 ; SDRAM_DQ[4]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.375      ;
; 15.414 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state    ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.487      ;
; 15.417 ; SDRAM_DQ[7]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.362      ;
; 15.417 ; SDRAM_DQ[7]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[7]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.362      ;
; 15.419 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.496      ;
; 15.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.473      ;
; 15.436 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.470      ;
; 15.457 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.459      ;
; 15.459 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.457      ;
; 15.465 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.090      ; 4.634      ;
; 15.473 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.429      ;
; 15.475 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state    ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.427      ;
; 15.478 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.438      ;
; 15.480 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.436      ;
; 15.508 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.087      ; 4.588      ;
; 15.518 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.085      ; 4.576      ;
; 15.522 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.091      ; 4.578      ;
; 15.524 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.391      ;
; 15.525 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.390      ;
; 15.561 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.345      ;
; 15.564 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.342      ;
; 15.568 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 4.324      ;
; 15.571 ; SDRAM_DQ[6]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.208      ;
; 15.571 ; SDRAM_DQ[6]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[6]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.792      ; 3.208      ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.343 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.589      ;
; 15.357 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.575      ;
; 15.424 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.508      ;
; 15.424 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.508      ;
; 15.424 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.508      ;
; 15.426 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.506      ;
; 15.469 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 4.470      ;
; 15.483 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 4.456      ;
; 15.550 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 4.389      ;
; 15.550 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 4.389      ;
; 15.550 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 4.389      ;
; 15.552 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 4.387      ;
; 15.606 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.327      ;
; 15.620 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.313      ;
; 15.654 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.282      ;
; 15.668 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.268      ;
; 15.687 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.246      ;
; 15.687 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.246      ;
; 15.687 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.246      ;
; 15.689 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.244      ;
; 15.735 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.201      ;
; 15.735 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.201      ;
; 15.735 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.201      ;
; 15.737 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.199      ;
; 15.834 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 4.103      ;
; 15.848 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 4.089      ;
; 15.871 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.061      ;
; 15.875 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.052      ;
; 15.885 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.047      ;
; 15.889 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.038      ;
; 15.915 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 4.022      ;
; 15.915 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 4.022      ;
; 15.915 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 4.022      ;
; 15.917 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 4.020      ;
; 15.952 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.980      ;
; 15.952 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.980      ;
; 15.952 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.980      ;
; 15.954 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.978      ;
; 15.956 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.971      ;
; 15.956 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.971      ;
; 15.956 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.971      ;
; 15.958 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.969      ;
; 16.054 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.882      ;
; 16.068 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.868      ;
; 16.135 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.801      ;
; 16.135 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.801      ;
; 16.135 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.801      ;
; 16.137 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.799      ;
; 16.176 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.759      ;
; 16.269 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.662      ;
; 16.315 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.616      ;
; 16.336 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.595      ;
; 16.437 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.495      ;
; 16.451 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.481      ;
; 16.459 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.473      ;
; 16.497 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.440      ;
; 16.509 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.428      ;
; 16.518 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.414      ;
; 16.518 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.414      ;
; 16.518 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.414      ;
; 16.555 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.370      ;
; 16.602 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.334      ;
; 16.687 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.238      ;
; 16.692 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.233      ;
; 16.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 3.043      ;
; 16.759 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.168      ;
; 16.760 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.165      ;
; 16.785 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.142      ;
; 16.803 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.123      ;
; 16.822 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.116      ;
; 16.822 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.116      ;
; 16.822 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.110      ;
; 16.931 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.007      ;
; 16.951 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.255     ; 2.781      ;
; 16.966 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRH[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.982      ;
; 16.978 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRH[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.970      ;
; 16.988 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.949      ;
; 16.990 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.944      ;
; 17.011 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 2.728      ;
; 17.024 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.912      ;
; 17.058 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.877      ;
; 17.072 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.863      ;
; 17.084 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.250     ; 2.653      ;
; 17.132 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.806      ;
; 17.139 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.796      ;
; 17.139 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.796      ;
; 17.139 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.796      ;
; 17.141 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.794      ;
; 17.156 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.780      ;
; 17.161 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.775      ;
; 17.202 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 2.541      ;
; 17.228 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.710      ;
; 17.229 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.707      ;
; 17.231 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 2.694      ;
; 17.243 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 2.500      ;
; 17.254 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.684      ;
; 17.291 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|OCRL[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.658      ;
; 17.305 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.622      ;
; 17.417 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 2.328      ;
; 17.441 ; reset                                                                                                       ; MC6803_gen2:CPU0|OLVL           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.493      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.655 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.237      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.236      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.236      ;
; 17.928 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.965      ;
; 17.928 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.965      ;
; 17.955 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.938      ;
; 17.955 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.938      ;
; 17.955 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.938      ;
; 17.955 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.938      ;
; 17.955 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.938      ;
; 17.965 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.928      ;
; 17.965 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.928      ;
; 17.965 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.928      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.053 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.840      ;
; 18.227 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.665      ;
; 18.671 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.221      ;
; 18.671 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.221      ;
; 18.671 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.221      ;
; 18.671 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.221      ;
; 18.671 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.221      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.790 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.103      ;
; 18.847 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.046      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 18.913 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.981      ;
; 19.028 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 0.868      ;
; 19.030 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 0.865      ;
; 19.033 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 0.863      ;
; 19.034 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 0.858      ;
; 19.039 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 0.857      ;
; 19.039 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 0.857      ;
; 19.043 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 0.853      ;
; 19.050 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 0.845      ;
; 19.063 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.087      ; 1.033      ;
; 19.069 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 0.823      ;
; 19.069 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 0.823      ;
; 19.093 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 0.803      ;
; 19.216 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 0.676      ;
; 19.217 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.087      ; 0.879      ;
; 19.299 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.087      ; 0.797      ;
; 19.319 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.087      ; 0.777      ;
; 19.329 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 0.564      ;
; 19.329 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.087      ; 0.767      ;
; 19.342 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.087      ; 0.754      ;
; 37.745 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.034     ; 2.208      ;
; 37.883 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.034     ; 2.070      ;
; 37.914 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.038      ;
; 37.914 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.038      ;
; 37.914 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.038      ;
; 37.914 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.038      ;
; 37.914 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.038      ;
; 37.916 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.036      ;
; 37.916 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.036      ;
; 37.916 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.036      ;
; 37.916 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.036      ;
; 37.916 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.036      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.919 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.031      ;
; 37.924 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.028      ;
; 37.924 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.028      ;
; 37.924 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.028      ;
; 37.926 ; MC6847_gen3:VDG|MCM_data_s[3]             ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 1.857      ;
; 37.926 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.026      ;
; 37.926 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.026      ;
; 37.926 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.026      ;
; 37.933 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.034     ; 2.020      ;
; 37.961 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 1.991      ;
; 37.961 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 1.991      ;
; 37.961 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 1.991      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.102 ; TAPE_S                                                                                        ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.327      ;
; 0.147 ; button_s[2]                                                                                   ; MC6803_gen2:CPU0|hold_s                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.372      ;
; 0.148 ; button_s[1]                                                                                   ; MC6803_gen2:CPU0|nmi_s                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.373      ;
; 0.165 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.183 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.186 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.328      ;
; 0.240 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.244 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.244 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.246 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.247 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.247 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.249 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.249 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
; 0.251 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.252 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.253 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.395      ;
; 0.257 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.257 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.259 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.401      ;
; 0.259 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.401      ;
; 0.261 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.403      ;
; 0.267 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.284 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.286 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.289 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.291 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.433      ;
; 0.295 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.489      ;
; 0.296 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.297 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.491      ;
; 0.298 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.298 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.492      ;
; 0.299 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.493      ;
; 0.300 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.301 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.495      ;
; 0.302 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.496      ;
; 0.302 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.496      ;
; 0.304 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.498      ;
; 0.304 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.498      ;
; 0.305 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.499      ;
; 0.305 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.499      ;
; 0.306 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.500      ;
; 0.306 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.500      ;
; 0.307 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.307 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.501      ;
; 0.308 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.309 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.309 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[6]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.312 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.454      ;
; 0.316 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.317 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.321 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.322 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.psha_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.322 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.323 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.326 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.332 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.474      ;
; 0.356 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.547      ;
; 0.384 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.605      ;
; 0.397 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.537      ;
; 0.412 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.419 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.558      ;
; 0.419 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.562      ;
; 0.435 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.436 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.437 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.440 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.455 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.457 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.648      ;
; 0.459 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.461 ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 0.683      ;
; 0.465 ; SDRAM_controller:SDRAM_inst|A_data_out[0]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 0.687      ;
; 0.468 ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 0.690      ;
; 0.470 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.611      ;
; 0.474 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.615      ;
; 0.474 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.614      ;
; 0.475 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.615      ;
; 0.484 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.621      ;
; 0.490 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.691      ;
; 0.497 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.640      ;
; 0.501 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.643      ;
; 0.506 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.506 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[7]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.649      ;
; 0.507 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.708      ;
; 0.509 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.652      ;
; 0.510 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.660      ;
; 0.510 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.660      ;
; 0.516 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.517 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.166 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.174 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.227 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.574      ;
; 0.248 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.251 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.251 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.640      ;
; 0.252 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.599      ;
; 0.252 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.257 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.257 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.646      ;
; 0.263 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.610      ;
; 0.264 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.653      ;
; 0.265 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.266 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.406      ;
; 0.266 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.406      ;
; 0.268 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.284 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.284 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.673      ;
; 0.285 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.286 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.287 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.289 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.290 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.290 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.291 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.292 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.292 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.292 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.293 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.293 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.295 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.295 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.295 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.296 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.296 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.298 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.299 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.301 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.304 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.307 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.309 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.309 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.310 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.450      ;
; 0.315 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.455      ;
; 0.315 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.455      ;
; 0.327 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.467      ;
; 0.330 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.511      ;
; 0.331 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.471      ;
; 0.355 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.495      ;
; 0.358 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.497      ;
; 0.359 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.748      ;
; 0.364 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.504      ;
; 0.377 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.518      ;
; 0.378 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.519      ;
; 0.389 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.568      ;
; 0.403 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.543      ;
; 0.408 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.412 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.553      ;
; 0.417 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.557      ;
; 0.420 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.560      ;
; 0.421 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.561      ;
; 0.421 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.561      ;
; 0.427 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.428 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.429 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.568      ;
; 0.431 ; MC6847_gen3:VDG|DD_s[5]                   ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.571      ;
; 0.432 ; MC6847_gen3:VDG|DD_s[0]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.572      ;
; 0.434 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.166 ; PS2_keyboard:keyboard|special_make                                                                  ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|shift_key                                                                     ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|alt_key                                                                       ; PS2_keyboard:keyboard|alt_key                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|control_key                                                                   ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|caps_lock                                                                     ; PS2_keyboard:keyboard|caps_lock                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.173 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.232 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.373      ;
; 0.234 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.process_second                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.375      ;
; 0.235 ; PS2_keyboard:keyboard|state.read_third                                                              ; PS2_keyboard:keyboard|state.process_third                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.376      ;
; 0.235 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.236 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.376      ;
; 0.237 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.377      ;
; 0.237 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.377      ;
; 0.240 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.381      ;
; 0.240 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.381      ;
; 0.241 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.242 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.242 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.242 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.242 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.383      ;
; 0.244 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.244 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.245 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.245 ; SDRAM_controller:SDRAM_inst|state.S_reset                                                           ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.245 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.246 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.247 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.247 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.248 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.248 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.249 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.250 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.253 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.395      ;
; 0.256 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.398      ;
; 0.257 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.259 ; MC6847_gen3:VDG|DA[0]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.456      ;
; 0.263 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.402      ;
; 0.264 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.266 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.406      ;
; 0.269 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                          ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.408      ;
; 0.270 ; MC6847_gen3:VDG|DA[2]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.467      ;
; 0.271 ; MC6847_gen3:VDG|DA[1]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.468      ;
; 0.271 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.412      ;
; 0.272 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.273 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.274 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.275 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.275 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.275 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.275 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.276 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.276 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.276 ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.278 ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.279 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.280 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.283 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.284 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.286 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.287 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.290 ; PS2_keyboard:keyboard|state.process_second                                                          ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.292 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.293 ; MC6847_gen3:VDG|DA[5]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.489      ;
; 0.293 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.434      ;
; 0.294 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.294 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.296 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.297 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.297 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.297 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.298 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.303 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.444      ;
; 0.303 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.446      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.448      ;
; 0.312 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.453      ;
; 0.317 ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.458      ;
; 0.317 ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.458      ;
; 0.318 ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.459      ;
; 0.323 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.464      ;
; 0.324 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.465      ;
; 0.325 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.467      ;
; 0.325 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.466      ;
; 0.327 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.467      ;
; 0.328 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.469      ;
; 0.331 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.472      ;
; 0.343 ; MC6847_gen3:VDG|DA[4]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.540      ;
; 0.346 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.486      ;
; 0.351 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.492      ;
; 0.353 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.494      ;
; 0.366 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.507      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[7]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[0]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[1]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[0]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[1]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[2]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[3]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[4]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[5]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[6]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[7]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[3]                                                                                                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[6]                                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|shift_key                                                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[1]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[3]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[4]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[5]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[6]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                              ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                              ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                              ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_reset                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TAPE_S                                                                                                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[3]                                                                                              ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[5]                                                                                              ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[0]                                                                                                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[1]                                                                                                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[2]                                                                                                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                                                                                                       ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                                  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                                  ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 559.745 ; 559.975      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|EICI                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|IEDG                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[0]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[1]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[3]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[4]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[5]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[6]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[7]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OLVL                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[10]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[11]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[12]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[13]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[8]                                                                                          ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[9]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[6]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[7]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|EOCI                                                                                                ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|ETOI                                                                                                ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[5]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[6]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[7]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[1]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[2]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[3]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[4]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[0]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[14]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[15]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[1]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[2]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[3]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[4]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[5]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[6]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[7]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|hold_s                                                                                              ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|nmi_s                                                                                               ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[5]                                                                                             ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCF                                                                                                 ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCF_reset                                                                                           ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|TOF                                                                                                 ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|TOF_reset                                                                                           ;
; 559.791 ; 560.021      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[0]                                                                 ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[2]                                                                 ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[10]                                                       ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[11]                                                       ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[12]                                                       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 1.658 ; 2.067 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 2.820 ; 3.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.609 ; 3.395 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.805 ; 3.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 2.820 ; 3.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.814 ; 3.651 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.798 ; 3.629 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.820 ; 3.636 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.617 ; 3.455 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.749 ; 3.609 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 2.506 ; 3.296 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 1.698 ; 2.113 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 1.552 ; 2.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 1.698 ; 2.113 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 1.657 ; 2.098 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 1.638 ; 2.085 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 2.216 ; 2.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 2.351 ; 3.106 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -1.316 ; -1.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -2.183 ; -2.971 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -2.237 ; -3.015 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -2.234 ; -3.042 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -2.183 ; -2.971 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -2.420 ; -3.249 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -2.403 ; -3.228 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -2.423 ; -3.235 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -2.241 ; -3.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -2.367 ; -3.209 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -2.131 ; -2.907 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -1.187 ; -1.640 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -1.187 ; -1.640 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -1.361 ; -1.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -1.326 ; -1.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -1.310 ; -1.761 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -1.856 ; -2.588 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -1.991 ; -2.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 2.684 ; 2.679 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 2.315 ; 2.369 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 3.936 ; 3.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 2.455 ; 2.488 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 2.491 ; 2.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 2.489 ; 2.526 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 4.296 ; 4.708 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 2.712 ; 2.856 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 2.684 ; 2.816 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 4.207 ; 4.622 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 2.525 ; 2.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 2.677 ; 2.805 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 2.649 ; 2.773 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 2.505 ; 2.618 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 4.296 ; 4.708 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 2.586 ; 2.723 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 2.725 ; 2.848 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 4.953 ; 4.829 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 2.764 ; 2.977 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 2.490 ; 2.683 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 4.376 ; 4.829 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 2.688 ; 2.845 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 2.612 ; 2.767 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 2.770 ; 2.936 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 2.843 ; 3.001 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 3.041 ; 3.218 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 2.637 ; 2.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 2.797 ; 2.663 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 2.797 ; 2.663 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 2.789 ; 2.656 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 2.459 ; 2.353 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 2.459 ; 2.353 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 4.953 ; 4.509 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 2.898 ; 2.745 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 2.582 ; 2.726 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 2.582 ; 2.726 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 2.545 ; 2.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 2.588 ; 2.695 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 2.315 ; 2.406 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 0.813 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 0.815 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 2.402 ; 2.392 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 2.041 ; 2.092 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 3.658 ; 3.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 2.180 ; 2.208 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 2.214 ; 2.246 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 2.212 ; 2.245 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 2.224 ; 2.332 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 2.423 ; 2.562 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 2.396 ; 2.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 3.928 ; 4.339 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 2.243 ; 2.375 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 2.390 ; 2.512 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 2.361 ; 2.481 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 2.224 ; 2.332 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 4.014 ; 4.422 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 2.302 ; 2.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 2.435 ; 2.553 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 2.178 ; 2.077 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 2.477 ; 2.683 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 2.213 ; 2.402 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 4.091 ; 4.538 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 2.400 ; 2.551 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 2.327 ; 2.476 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 2.479 ; 2.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 2.548 ; 2.699 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 2.737 ; 2.908 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 2.349 ; 2.242 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 2.503 ; 2.375 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 2.503 ; 2.375 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 2.495 ; 2.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 2.178 ; 2.077 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 2.178 ; 2.077 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 4.656 ; 4.218 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 2.600 ; 2.454 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 2.261 ; 2.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 2.296 ; 2.435 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 2.261 ; 2.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 2.304 ; 2.407 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 2.041 ; 2.128 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 0.606 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 0.607 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.833 ; 2.806 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 3.198 ; 3.239 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 3.174 ; 3.215 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.712 ; 4.988 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.938 ; 2.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.938 ; 2.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.921 ; 2.901 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.833 ; 2.806 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.833 ; 2.806 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.537 ; 2.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.898 ; 2.939 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.875 ; 2.916 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.419 ; 4.695 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.645 ; 2.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.645 ; 2.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.628 ; 2.608 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.537 ; 2.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.537 ; 2.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.957     ; 2.984     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 3.446     ; 3.405     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 3.414     ; 3.373     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.165     ; 4.889     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 3.100     ; 3.120     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 3.100     ; 3.120     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 3.071     ; 3.091     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.957     ; 2.984     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.957     ; 2.984     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.655     ; 2.682     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 3.137     ; 3.096     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 3.107     ; 3.066     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.865     ; 4.589     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.799     ; 2.819     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.799     ; 2.819     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.771     ; 2.791     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.655     ; 2.682     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.655     ; 2.682     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.610  ; 0.102 ; N/A      ; N/A     ; 9.423               ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.499  ; 0.102 ; N/A      ; N/A     ; 559.717             ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.832 ; 0.166 ; N/A      ; N/A     ; 19.717              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.610  ; 0.166 ; N/A      ; N/A     ; 9.717               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 3.203 ; 3.406 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 5.945 ; 6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.447 ; 5.750 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.945 ; 6.214 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.935 ; 6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.884 ; 6.217 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.875 ; 6.156 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.879 ; 6.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.333 ; 5.709 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.676 ; 6.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 5.226 ; 5.453 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 3.299 ; 3.545 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 3.094 ; 3.386 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 3.299 ; 3.507 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 3.272 ; 3.545 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 3.221 ; 3.519 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 4.483 ; 4.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 4.863 ; 5.168 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -1.316 ; -1.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -2.183 ; -2.971 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -2.237 ; -3.015 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -2.234 ; -3.042 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -2.183 ; -2.971 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -2.420 ; -3.249 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -2.403 ; -3.228 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -2.423 ; -3.235 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -2.241 ; -3.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -2.367 ; -3.209 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -2.131 ; -2.907 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -1.187 ; -1.640 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -1.187 ; -1.640 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -1.361 ; -1.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -1.326 ; -1.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -1.310 ; -1.761 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -1.856 ; -2.588 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -1.991 ; -2.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 5.843 ; 5.519 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 5.162 ; 4.993 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 7.622 ; 7.048 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 5.520 ; 5.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 5.552 ; 5.312 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 5.590 ; 5.363 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 8.415 ; 8.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 6.164 ; 5.926 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 6.077 ; 5.863 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 8.237 ; 8.334 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 5.665 ; 5.566 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 6.117 ; 5.883 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.952 ; 5.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 5.609 ; 5.469 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 8.415 ; 8.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.860 ; 5.690 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 6.141 ; 5.909 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 9.043 ; 8.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 6.276 ; 6.074 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 5.536 ; 5.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 8.673 ; 8.780 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 6.044 ; 5.903 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 5.908 ; 5.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 6.322 ; 6.134 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 6.496 ; 6.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.914 ; 6.636 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 5.488 ; 5.629 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 5.855 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 5.855 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 5.837 ; 5.956 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 5.203 ; 5.266 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 5.203 ; 5.266 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 9.043 ; 8.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 6.065 ; 6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 5.739 ; 5.671 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 5.739 ; 5.671 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 5.682 ; 5.531 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 5.828 ; 5.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 5.189 ; 5.092 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.712 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.699 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 2.402 ; 2.392 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 2.041 ; 2.092 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 3.658 ; 3.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 2.180 ; 2.208 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 2.214 ; 2.246 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 2.212 ; 2.245 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 2.224 ; 2.332 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 2.423 ; 2.562 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 2.396 ; 2.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 3.928 ; 4.339 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 2.243 ; 2.375 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 2.390 ; 2.512 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 2.361 ; 2.481 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 2.224 ; 2.332 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 4.014 ; 4.422 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 2.302 ; 2.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 2.435 ; 2.553 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 2.178 ; 2.077 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 2.477 ; 2.683 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 2.213 ; 2.402 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 4.091 ; 4.538 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 2.400 ; 2.551 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 2.327 ; 2.476 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 2.479 ; 2.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 2.548 ; 2.699 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 2.737 ; 2.908 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 2.349 ; 2.242 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 2.503 ; 2.375 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 2.503 ; 2.375 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 2.495 ; 2.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 2.178 ; 2.077 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 2.178 ; 2.077 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 4.656 ; 4.218 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 2.600 ; 2.454 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 2.261 ; 2.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 2.296 ; 2.435 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 2.261 ; 2.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 2.304 ; 2.407 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 2.041 ; 2.128 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 0.606 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 0.607 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; beep          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; R             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; G             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; B             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; audio         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TAPE_IN                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; beep          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.156 V            ; 0.147 V                              ; 0.26 V                               ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.156 V           ; 0.147 V                             ; 0.26 V                              ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; beep          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; G             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; beep          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 33261042 ; 198500   ; 162422   ; 373      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 11798    ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1247     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 15873    ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 19       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1522     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 33261042 ; 198500   ; 162422   ; 373      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 11798    ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1247     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 15873    ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 19       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1522     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri Jan 10 09:40:08 2003
Info: Command: quartus_sta TRS80_MC10 -c TRS80_MC10
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'TRS80_MC10.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 1.610
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.610         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.499         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    14.832         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.426
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.426         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.433         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.433         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.718
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.718         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.858         0.000 Clk 
    Info:    19.718         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.721         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 2.256
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.256         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    10.049         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    15.158         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.381
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.381         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.381         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.382         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.717
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.717         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.855         0.000 Clk 
    Info:    19.717         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.717         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 4.199
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.199         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    15.343         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    17.655         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.102
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.102         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.166         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.166         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.423         0.000 Clk 
    Info:     9.733         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.734         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.744         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Fri Jan 10 09:40:39 2003
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:25


