/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for GLITCHFILTER
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file GLITCHFILTER.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for GLITCHFILTER
 *
 * CMSIS Peripheral Access Layer for GLITCHFILTER
 */

#if !defined(GLITCHFILTER_H_)
#define GLITCHFILTER_H_                          /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- GLITCHFILTER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GLITCHFILTER_Peripheral_Access_Layer GLITCHFILTER Peripheral Access Layer
 * @{
 */

/** GLITCHFILTER - Size of Registers Arrays */
#define GLITCHFILTER_MCR_COUNT                    32u

/** GLITCHFILTER - Register Layout Typedef */
typedef struct {
  struct {                                         /* offset: 0x0, array step: 0x40 */
    __IO uint32_t MCR;                               /**< Module Configuration Register, array offset: 0x0, array step: 0x40 */
    __IO uint32_t MSR;                               /**< Module Status Register, array offset: 0x4, array step: 0x40 */
         uint8_t RESERVED_0[8];
    __IO uint32_t PRESR;                             /**< Prescaler Register, array offset: 0x10, array step: 0x40, valid indices: [0, 16] */
         uint8_t RESERVED_1[8];
    __IO uint32_t RTHR;                              /**< Rising edge Threshold Register, array offset: 0x1C, array step: 0x40 */
    __IO uint32_t FTHR;                              /**< Falling edge Threshold Register, array offset: 0x20, array step: 0x40 */
         uint8_t RESERVED_2[28];
  } MCR[GLITCHFILTER_MCR_COUNT];
} GLITCHFILTER_Type;

/* ----------------------------------------------------------------------------
   -- GLITCHFILTER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GLITCHFILTER_Register_Masks GLITCHFILTER Register Masks
 * @{
 */

/*! @name MCR - Module Configuration Register */
/*! @{ */

#define GLITCHFILTER_MCR_RFM_MASK                (0x7U)
#define GLITCHFILTER_MCR_RFM_SHIFT               (0U)
/*! RFM - Rising edge filter type selection
 *  0b000..bypass: edge is propagated to filter output without any filtering in three system clock cycles
 *  0b001..windowing: windowing filter is selected for the rising edge
 *  0b010..integrating: integrating filter is selected for the rising edge
 *  0b011..integrating-hold: integrating-hold filter is selected for the rising edge
 *  0b100..windowing with post sample: windowing filter with post sample is selected for the rising edge
 */
#define GLITCHFILTER_MCR_RFM(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_RFM_SHIFT)) & GLITCHFILTER_MCR_RFM_MASK)

#define GLITCHFILTER_MCR_FFM_MASK                (0x38U)
#define GLITCHFILTER_MCR_FFM_SHIFT               (3U)
/*! FFM - Falling edge filter type selection
 *  0b000..bypass: edge is propagated to filter output without any filtering in three system clock cycles
 *  0b001..windowing: windowing filter is selected for the falling edge
 *  0b010..integrating: integrating filter is selected for the falling edge
 *  0b011..integrating-hold: integrating-hold filter is selected for the falling edge
 *  0b100..windowing with post sample: windowing filter with post sample is selected for the falling edge
 */
#define GLITCHFILTER_MCR_FFM(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_FFM_SHIFT)) & GLITCHFILTER_MCR_FFM_MASK)

#define GLITCHFILTER_MCR_FGEN_MASK               (0x40U)
#define GLITCHFILTER_MCR_FGEN_SHIFT              (6U)
/*! FGEN - Filter global enable
 *  0b0..filter is disabled: filter output keeps current state.
 *  0b1..filter is enabled: filtering is applied to selected edges.
 */
#define GLITCHFILTER_MCR_FGEN(x)                 (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_FGEN_SHIFT)) & GLITCHFILTER_MCR_FGEN_MASK)

#define GLITCHFILTER_MCR_POL_MASK                (0x80U)
#define GLITCHFILTER_MCR_POL_SHIFT               (7U)
/*! POL - Output polarity bit
 *  0b0..not inverted output
 *  0b1..inverted output
 */
#define GLITCHFILTER_MCR_POL(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_POL_SHIFT)) & GLITCHFILTER_MCR_POL_MASK)

#define GLITCHFILTER_MCR_PSSEL_MASK              (0x100U)
#define GLITCHFILTER_MCR_PSSEL_SHIFT             (8U)
/*! PSSEL - Prescaler selection bit
 *  0b0..Internal prescaler selected
 *  0b1..external prescaler selected
 */
#define GLITCHFILTER_MCR_PSSEL(x)                (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_PSSEL_SHIFT)) & GLITCHFILTER_MCR_PSSEL_MASK)

#define GLITCHFILTER_MCR_IMM_MASK                (0x200U)
#define GLITCHFILTER_MCR_IMM_SHIFT               (9U)
/*! IMM - Immediate edge propagation control bit
 *  0b0..edge propagation depends on prescaler
 *  0b1..edge propagation within three system clock cycles
 */
#define GLITCHFILTER_MCR_IMM(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_IMM_SHIFT)) & GLITCHFILTER_MCR_IMM_MASK)

#define GLITCHFILTER_MCR_FOL_MASK                (0x4000000U)
#define GLITCHFILTER_MCR_FOL_SHIFT               (26U)
/*! FOL - Force filter output low
 *  0b0..no action
 *  0b1..forces the filter output to '0'
 */
#define GLITCHFILTER_MCR_FOL(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_FOL_SHIFT)) & GLITCHFILTER_MCR_FOL_MASK)

#define GLITCHFILTER_MCR_FOH_MASK                (0x8000000U)
#define GLITCHFILTER_MCR_FOH_SHIFT               (27U)
/*! FOH - Force filter output high
 *  0b0..no action
 *  0b1..forces the filter output to '1'
 */
#define GLITCHFILTER_MCR_FOH(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_FOH_SHIFT)) & GLITCHFILTER_MCR_FOH_MASK)

#define GLITCHFILTER_MCR_FBP_MASK                (0x10000000U)
#define GLITCHFILTER_MCR_FBP_SHIFT               (28U)
/*! FBP - Force Bypass
 *  0b0..no filter bypass
 *  0b1..transfer input signal value to the filter output
 */
#define GLITCHFILTER_MCR_FBP(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_FBP_SHIFT)) & GLITCHFILTER_MCR_FBP_MASK)

#define GLITCHFILTER_MCR_FRZ_MASK                (0x20000000U)
#define GLITCHFILTER_MCR_FRZ_SHIFT               (29U)
/*! FRZ - Freeze bit for debug operation
 *  0b0..Freeze mode disabled
 *  0b1..Freeze mode enabled
 */
#define GLITCHFILTER_MCR_FRZ(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_FRZ_SHIFT)) & GLITCHFILTER_MCR_FRZ_MASK)

#define GLITCHFILTER_MCR_MDIS_MASK               (0x40000000U)
#define GLITCHFILTER_MCR_MDIS_SHIFT              (30U)
/*! MDIS - Module Disable
 *  0b0..Input Glitch Filter is not in low power mode due to MDIS bit
 *  0b1..Input Glitch Filter is in low power mode
 */
#define GLITCHFILTER_MCR_MDIS(x)                 (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MCR_MDIS_SHIFT)) & GLITCHFILTER_MCR_MDIS_MASK)
/*! @} */

/*! @name MSR - Module Status Register */
/*! @{ */

#define GLITCHFILTER_MSR_FLO_MASK                (0x1U)
#define GLITCHFILTER_MSR_FLO_SHIFT               (0U)
/*! FLO - Filter output */
#define GLITCHFILTER_MSR_FLO(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MSR_FLO_SHIFT)) & GLITCHFILTER_MSR_FLO_MASK)

#define GLITCHFILTER_MSR_FLI_MASK                (0x2U)
#define GLITCHFILTER_MSR_FLI_SHIFT               (1U)
/*! FLI - Filter input */
#define GLITCHFILTER_MSR_FLI(x)                  (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MSR_FLI_SHIFT)) & GLITCHFILTER_MSR_FLI_MASK)

#define GLITCHFILTER_MSR_FNDET_MASK              (0x4U)
#define GLITCHFILTER_MSR_FNDET_SHIFT             (2U)
/*! FNDET - Fall noise detected bit
 *  0b0..noise was not detected
 *  0b1..noise was detected after a falling edge
 */
#define GLITCHFILTER_MSR_FNDET(x)                (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MSR_FNDET_SHIFT)) & GLITCHFILTER_MSR_FNDET_MASK)

#define GLITCHFILTER_MSR_RNDET_MASK              (0x8U)
#define GLITCHFILTER_MSR_RNDET_SHIFT             (3U)
/*! RNDET - Rise noise detected bit
 *  0b0..noise was not detected
 *  0b1..noise was detected after a rising edge
 */
#define GLITCHFILTER_MSR_RNDET(x)                (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MSR_RNDET_SHIFT)) & GLITCHFILTER_MSR_RNDET_MASK)

#define GLITCHFILTER_MSR_FEDGE_MASK              (0x10U)
#define GLITCHFILTER_MSR_FEDGE_SHIFT             (4U)
/*! FEDGE - Filter is active processing an edge
 *  0b0..Input Glitch Filter internal counter is not active
 *  0b1..Input Glitch Filter internal counter is active
 */
#define GLITCHFILTER_MSR_FEDGE(x)                (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MSR_FEDGE_SHIFT)) & GLITCHFILTER_MSR_FEDGE_MASK)

#define GLITCHFILTER_MSR_WEDGE_MASK              (0x20U)
#define GLITCHFILTER_MSR_WEDGE_SHIFT             (5U)
/*! WEDGE - Filter is active waiting for an edge
 *  0b0..Input Glitch Filter is disabled or the internal counter is active
 *  0b1..Input Glitch Filter is waiting for an edge
 */
#define GLITCHFILTER_MSR_WEDGE(x)                (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_MSR_WEDGE_SHIFT)) & GLITCHFILTER_MSR_WEDGE_MASK)
/*! @} */

/* The count of GLITCHFILTER_MSR */
#define GLITCHFILTER_MSR_COUNT                   (32U)

/*! @name PRESR - Prescaler Register */
/*! @{ */

#define GLITCHFILTER_PRESR_FPRE_MASK             (0x3FFU)
#define GLITCHFILTER_PRESR_FPRE_SHIFT            (0U)
/*! FPRE - Filter prescaler */
#define GLITCHFILTER_PRESR_FPRE(x)               (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_PRESR_FPRE_SHIFT)) & GLITCHFILTER_PRESR_FPRE_MASK)
/*! @} */

/* The count of GLITCHFILTER_PRESR */
#define GLITCHFILTER_PRESR_COUNT                 (32U)

/*! @name RTHR - Rising edge Threshold Register */
/*! @{ */

#define GLITCHFILTER_RTHR_RTH_MASK               (0xFFFFFFU)
#define GLITCHFILTER_RTHR_RTH_SHIFT              (0U)
/*! RTH - Rising edge threshold */
#define GLITCHFILTER_RTHR_RTH(x)                 (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_RTHR_RTH_SHIFT)) & GLITCHFILTER_RTHR_RTH_MASK)
/*! @} */

/* The count of GLITCHFILTER_RTHR */
#define GLITCHFILTER_RTHR_COUNT                  (32U)

/*! @name FTHR - Falling edge Threshold Register */
/*! @{ */

#define GLITCHFILTER_FTHR_FTH_MASK               (0xFFFFFFU)
#define GLITCHFILTER_FTHR_FTH_SHIFT              (0U)
/*! FTH - Falling edge threshold */
#define GLITCHFILTER_FTHR_FTH(x)                 (((uint32_t)(((uint32_t)(x)) << GLITCHFILTER_FTHR_FTH_SHIFT)) & GLITCHFILTER_FTHR_FTH_MASK)
/*! @} */

/* The count of GLITCHFILTER_FTHR */
#define GLITCHFILTER_FTHR_COUNT                  (32U)


/*!
 * @}
 */ /* end of group GLITCHFILTER_Register_Masks */


/*!
 * @}
 */ /* end of group GLITCHFILTER_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* GLITCHFILTER_H_ */

