#! 
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_000002351aca7140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002351aca94b0 .scope module, "processor_test" "processor_test" 3 2;
 .timescale 0 0;
v000002351ad04340_0 .var "clk", 0 0;
v000002351ad038a0_0 .var "reset", 0 0;
E_000002351ac78660 .event negedge, v000002351aca61b0_0;
S_000002351ac90430 .scope module, "dut" "processor" 3 8, 4 1 0, S_000002351aca94b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000002351ad03580_0 .net *"_ivl_0", 6 0, L_000002351ad04a20;  1 drivers
L_000002351ad30088 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002351ad03c60_0 .net/2u *"_ivl_1", 6 0, L_000002351ad30088;  1 drivers
v000002351ad04480_0 .net *"_ivl_3", 0 0, L_000002351ad03d00;  1 drivers
L_000002351ad300d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002351ad03800_0 .net/2s *"_ivl_5", 1 0, L_000002351ad300d0;  1 drivers
L_000002351ad30118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002351ad04b60_0 .net/2s *"_ivl_7", 1 0, L_000002351ad30118;  1 drivers
v000002351ad04160_0 .net *"_ivl_9", 1 0, L_000002351ad04c00;  1 drivers
v000002351ad03620_0 .net "addr", 31 0, v000002351aca6110_0;  1 drivers
v000002351ad04660_0 .net "alu_operand", 31 0, v000002351aca6c50_0;  1 drivers
v000002351ad03b20_0 .net "alu_operation", 3 0, v000002351aca5fd0_0;  1 drivers
v000002351ad03260_0 .net "clk", 0 0, v000002351ad04340_0;  1 drivers
v000002351ad03da0_0 .net "data", 31 0, L_000002351ac9c610;  1 drivers
v000002351ad03bc0_0 .net "data1", 31 0, L_000002351ac9c530;  1 drivers
v000002351ad03440_0 .net "data2", 31 0, L_000002351ac9bab0;  1 drivers
v000002351ad045c0_0 .net "imm32", 31 0, v000002351aca5850_0;  1 drivers
v000002351ad04200_0 .net "instr", 31 0, v000002351aca5df0_0;  1 drivers
v000002351ad03ee0_0 .net "reset", 0 0, v000002351ad038a0_0;  1 drivers
v000002351ad03300_0 .net "result", 31 0, v000002351aca5cb0_0;  1 drivers
v000002351ad04ca0_0 .var "write_enable_rf", 0 0;
v000002351ad047a0_0 .net "write_enable_store", 0 0, L_000002351ad04d40;  1 drivers
L_000002351ad03d00 .cmp/eq 7, L_000002351ad04a20, L_000002351ad30088;
L_000002351ad04c00 .functor MUXZ 2, L_000002351ad30118, L_000002351ad300d0, L_000002351ad03d00, C4<>;
L_000002351ad04d40 .part L_000002351ad04c00, 0, 1;
S_000002351ac905c0 .scope module, "alu_inst" "alu" 4 87, 5 2 0, S_000002351ac90430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "operation";
    .port_info 3 /OUTPUT 32 "result";
L_000002351ac9c5a0 .functor BUFZ 32, L_000002351ac9c530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002351ac9c680 .functor BUFZ 32, v000002351aca6c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002351aca5ad0_0 .net/s "op1_s", 31 0, L_000002351ac9c5a0;  1 drivers
v000002351aca50d0_0 .net/s "op2_s", 31 0, L_000002351ac9c680;  1 drivers
v000002351aca52b0_0 .net "operand1", 31 0, L_000002351ac9c530;  alias, 1 drivers
v000002351aca5170_0 .net "operand2", 31 0, v000002351aca6c50_0;  alias, 1 drivers
v000002351aca53f0_0 .net "operation", 3 0, v000002351aca5fd0_0;  alias, 1 drivers
v000002351aca5cb0_0 .var "result", 31 0;
E_000002351ac786a0/0 .event anyedge, v000002351aca53f0_0, v000002351aca52b0_0, v000002351aca5170_0, v000002351aca5ad0_0;
E_000002351ac786a0/1 .event anyedge, v000002351aca50d0_0;
E_000002351ac786a0 .event/or E_000002351ac786a0/0, E_000002351ac786a0/1;
S_000002351ac90750 .scope module, "decode_inst" "decoder" 4 61, 6 1 0, S_000002351ac90430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "imm32";
    .port_info 2 /INPUT 32 "data2";
    .port_info 3 /OUTPUT 4 "alu_operation";
    .port_info 4 /OUTPUT 32 "alu_operand";
v000002351aca64d0_0 .net *"_ivl_1", 6 0, L_000002351ad04de0;  1 drivers
v000002351aca5530_0 .net *"_ivl_10", 1 0, L_000002351ad04e80;  1 drivers
L_000002351ad30238 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002351aca5350_0 .net/2u *"_ivl_2", 6 0, L_000002351ad30238;  1 drivers
v000002351aca62f0_0 .net *"_ivl_4", 0 0, L_000002351ad043e0;  1 drivers
L_000002351ad30280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002351aca5f30_0 .net/2s *"_ivl_6", 1 0, L_000002351ad30280;  1 drivers
L_000002351ad302c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002351aca6bb0_0 .net/2s *"_ivl_8", 1 0, L_000002351ad302c8;  1 drivers
v000002351aca6c50_0 .var "alu_operand", 31 0;
v000002351aca5fd0_0 .var "alu_operation", 3 0;
v000002351aca5490_0 .net "data2", 31 0, L_000002351ac9bab0;  alias, 1 drivers
v000002351aca6750_0 .net "imm32", 31 0, v000002351aca5850_0;  alias, 1 drivers
v000002351aca6610_0 .net "instr", 31 0, v000002351aca5df0_0;  alias, 1 drivers
v000002351aca55d0_0 .net "load_check", 0 0, L_000002351ad03080;  1 drivers
E_000002351ac77d20/0 .event anyedge, v000002351aca55d0_0, v000002351aca6750_0, v000002351aca6610_0, v000002351aca6610_0;
E_000002351ac77d20/1 .event anyedge, v000002351aca6610_0, v000002351aca5490_0, v000002351aca6750_0;
E_000002351ac77d20 .event/or E_000002351ac77d20/0, E_000002351ac77d20/1;
L_000002351ad04de0 .part v000002351aca5df0_0, 0, 7;
L_000002351ad043e0 .cmp/eq 7, L_000002351ad04de0, L_000002351ad30238;
L_000002351ad04e80 .functor MUXZ 2, L_000002351ad302c8, L_000002351ad30280, L_000002351ad043e0, C4<>;
L_000002351ad03080 .part L_000002351ad04e80, 0, 1;
S_000002351ac96ec0 .scope module, "dm_inst" "datamem" 4 54, 7 1 0, S_000002351ac90430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /OUTPUT 32 "data";
    .port_info 4 /INPUT 32 "data_in";
P_000002351ac787a0 .param/l "MEM_WORDS" 0 7 8, +C4<00000000000000000000000000100000>;
L_000002351ac9c610 .functor BUFZ 32, L_000002351ad04020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002351aca5210_0 .net *"_ivl_2", 29 0, L_000002351ad048e0;  1 drivers
L_000002351ad301f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002351aca57b0_0 .net *"_ivl_4", 1 0, L_000002351ad301f0;  1 drivers
v000002351aca5670_0 .net *"_ivl_6", 31 0, L_000002351ad04020;  1 drivers
v000002351aca66b0_0 .net "addr", 31 0, v000002351aca6110_0;  alias, 1 drivers
v000002351aca61b0_0 .net "clk", 0 0, v000002351ad04340_0;  alias, 1 drivers
v000002351aca6070_0 .net "data", 31 0, L_000002351ac9c610;  alias, 1 drivers
v000002351aca67f0_0 .net "data_in", 31 0, L_000002351ac9bab0;  alias, 1 drivers
v000002351aca5e90 .array "memory", 0 31, 31 0;
v000002351aca5710_0 .net "word_num", 31 0, L_000002351ad04980;  1 drivers
v000002351aca6890_0 .net "write_enable", 0 0, L_000002351ad04d40;  alias, 1 drivers
E_000002351ac78820 .event posedge, v000002351aca61b0_0;
L_000002351ad048e0 .part v000002351aca6110_0, 2, 30;
L_000002351ad04980 .concat [ 30 2 0 0], L_000002351ad048e0, L_000002351ad301f0;
L_000002351ad04020 .array/port v000002351aca5e90, L_000002351ad04980;
S_000002351ac97050 .scope module, "im_inst" "immextend" 4 50, 8 1 0, S_000002351ac90430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm32";
v000002351aca6930_0 .var "extend", 19 0;
v000002351aca5850_0 .var "imm32", 31 0;
v000002351aca6390_0 .net "instr", 31 0, v000002351aca5df0_0;  alias, 1 drivers
v000002351aca58f0_0 .net "sign_bit", 0 0, L_000002351ad03f80;  1 drivers
E_000002351ac788e0/0 .event anyedge, v000002351aca58f0_0, v000002351aca6610_0, v000002351aca6610_0, v000002351aca6610_0;
E_000002351ac788e0/1 .event anyedge, v000002351aca6610_0;
E_000002351ac788e0 .event/or E_000002351ac788e0/0, E_000002351ac788e0/1;
L_000002351ad03f80 .part v000002351aca5df0_0, 31, 1;
S_000002351ac971e0 .scope module, "pc_inst" "pc" 4 27, 9 2 0, S_000002351ac90430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "addr";
v000002351aca6110_0 .var "addr", 31 0;
v000002351aca6250_0 .net "clk", 0 0, v000002351ad04340_0;  alias, 1 drivers
v000002351aca5990_0 .net "reset", 0 0, v000002351ad038a0_0;  alias, 1 drivers
S_000002351ac85b20 .scope module, "pm_inst" "progmem" 4 32, 10 7 0, S_000002351ac90430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v000002351aca6430_0 .net "addr", 31 0, v000002351aca6110_0;  alias, 1 drivers
v000002351aca5df0_0 .var "instr", 31 0;
E_000002351ac78960 .event anyedge, v000002351aca66b0_0;
L_000002351ad04a20 .part v000002351aca5df0_0, 0, 7;
L_000002351ad039e0 .part v000002351aca5df0_0, 15, 5;
L_000002351ad03e40 .part v000002351aca5df0_0, 20, 5;
L_000002351ad031c0 .part v000002351aca5df0_0, 7, 5;
S_000002351ac85cb0 .scope module, "rf_inst" "regfile" 4 39, 11 1 0, S_000002351ac90430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "data1";
    .port_info 7 /OUTPUT 32 "data2";
    .port_info 8 /INPUT 32 "rd_data";
L_000002351ac9c530 .functor BUFZ 32, L_000002351ad03a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002351ac9bab0 .functor BUFZ 32, L_000002351ad03760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002351aca5d50_0 .net *"_ivl_0", 31 0, L_000002351ad03a80;  1 drivers
v000002351aca6570_0 .net *"_ivl_10", 6 0, L_000002351ad03940;  1 drivers
L_000002351ad301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002351aca6ed0_0 .net *"_ivl_13", 1 0, L_000002351ad301a8;  1 drivers
v000002351aca5b70_0 .net *"_ivl_2", 6 0, L_000002351ad04f20;  1 drivers
L_000002351ad30160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002351aca69d0_0 .net *"_ivl_5", 1 0, L_000002351ad30160;  1 drivers
v000002351aca5c10_0 .net *"_ivl_8", 31 0, L_000002351ad03760;  1 drivers
v000002351aca6cf0_0 .net "clk", 0 0, v000002351ad04340_0;  alias, 1 drivers
v000002351aca6a70_0 .net "data1", 31 0, L_000002351ac9c530;  alias, 1 drivers
v000002351aca6d90_0 .net "data2", 31 0, L_000002351ac9bab0;  alias, 1 drivers
v000002351aca6f70_0 .net "rd", 4 0, L_000002351ad031c0;  1 drivers
v000002351ac72f40_0 .net "rd_data", 31 0, v000002351aca5cb0_0;  alias, 1 drivers
v000002351ad033a0 .array "registers", 0 31, 31 0;
v000002351ad04700_0 .net "reset", 0 0, v000002351ad038a0_0;  alias, 1 drivers
v000002351ad042a0_0 .net "rs1", 4 0, L_000002351ad039e0;  1 drivers
v000002351ad040c0_0 .net "rs2", 4 0, L_000002351ad03e40;  1 drivers
v000002351ad036c0_0 .net "write_enable", 0 0, v000002351ad04ca0_0;  1 drivers
L_000002351ad03a80 .array/port v000002351ad033a0, L_000002351ad04f20;
L_000002351ad04f20 .concat [ 5 2 0 0], L_000002351ad039e0, L_000002351ad30160;
L_000002351ad03760 .array/port v000002351ad033a0, L_000002351ad03940;
L_000002351ad03940 .concat [ 5 2 0 0], L_000002351ad03e40, L_000002351ad301a8;
S_000002351ac85e40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 21, 11 21 0, S_000002351ac85cb0;
 .timescale 0 0;
v000002351aca5a30_0 .var/2s "i", 31 0;
    .scope S_000002351ac971e0;
T_0 ;
    %wait E_000002351ac78820;
    %load/vec4 v000002351aca5990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002351aca6110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002351aca6110_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002351aca6110_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002351ac85b20;
T_1 ;
Ewait_0 .event/or E_000002351ac78960, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002351aca6430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002351aca5df0_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 268435603, 0, 32;
    %store/vec4 v000002351aca5df0_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 5243155, 0, 32;
    %store/vec4 v000002351aca5df0_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 2138147, 0, 32;
    %store/vec4 v000002351aca5df0_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 41347, 0, 32;
    %store/vec4 v000002351aca5df0_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 41347, 0, 32;
    %store/vec4 v000002351aca5df0_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3186723, 0, 32;
    %store/vec4 v000002351aca5df0_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002351ac85cb0;
T_2 ;
    %wait E_000002351ac78820;
    %load/vec4 v000002351ad04700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %fork t_1, S_000002351ac85e40;
    %jmp t_0;
    .scope S_000002351ac85e40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002351aca5a30_0, 0, 32;
T_2.2 ; Top of for-loop
    %load/vec4 v000002351aca5a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002351aca5a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002351ad033a0, 0, 4;
T_2.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002351aca5a30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002351aca5a30_0, 0, 32;
    %jmp T_2.2;
T_2.3 ; for-loop exit label
    %end;
    .scope S_000002351ac85cb0;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002351ad036c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002351aca6f70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002351ac72f40_0;
    %load/vec4 v000002351aca6f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002351ad033a0, 0, 4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002351ac97050;
T_3 ;
Ewait_1 .event/or E_000002351ac788e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002351aca58f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v000002351aca6930_0, 0, 20;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000002351aca6930_0, 0, 20;
T_3.1 ;
    %load/vec4 v000002351aca6390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000002351aca6930_0;
    %load/vec4 v000002351aca6390_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002351aca6390_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351aca5850_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002351aca6930_0;
    %load/vec4 v000002351aca6390_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351aca5850_0, 0, 32;
T_3.3 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002351ac96ec0;
T_4 ;
    %wait E_000002351ac78820;
    %load/vec4 v000002351aca6890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000002351aca67f0_0;
    %ix/getv 3, v000002351aca5710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002351aca5e90, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002351ac90750;
T_5 ;
Ewait_2 .event/or E_000002351ac77d20, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002351aca55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002351aca5fd0_0, 0, 4;
    %load/vec4 v000002351aca5850_0;
    %store/vec4 v000002351aca6c50_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002351aca6610_0;
    %parti/s 1, 30, 6;
    %load/vec4 v000002351aca6610_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351aca5fd0_0, 0, 4;
    %load/vec4 v000002351aca6610_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v000002351aca5490_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v000002351aca6750_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v000002351aca6c50_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002351ac905c0;
T_6 ;
Ewait_3 .event/or E_000002351ac786a0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002351aca53f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002351aca52b0_0;
    %load/vec4 v000002351aca5170_0;
    %add;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002351aca52b0_0;
    %ix/getv 4, v000002351aca5170_0;
    %shiftl 4;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002351aca5ad0_0;
    %load/vec4 v000002351aca50d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002351aca52b0_0;
    %load/vec4 v000002351aca5170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002351aca52b0_0;
    %load/vec4 v000002351aca5170_0;
    %xor;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002351aca52b0_0;
    %ix/getv 4, v000002351aca5170_0;
    %shiftr 4;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002351aca52b0_0;
    %load/vec4 v000002351aca5170_0;
    %or;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002351aca52b0_0;
    %load/vec4 v000002351aca5170_0;
    %and;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002351aca5ad0_0;
    %load/vec4 v000002351aca50d0_0;
    %sub;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002351aca5ad0_0;
    %load/vec4 v000002351aca50d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002351aca5cb0_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002351ac90430;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002351ad04ca0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000002351aca94b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ad04340_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000002351aca94b0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000002351ad04340_0;
    %inv;
    %store/vec4 v000002351ad04340_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002351aca94b0;
T_10 ;
    %vpi_call/w 3 16 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002351ad033a0, 1> {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002351ad033a0, 2> {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002351ad033a0, 3> {0 0 0};
    %vpi_call/w 3 23 "$display", "(reset asserted)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002351ad038a0_0, 0, 1;
    %delay 20, 0;
    %wait E_000002351ac78660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ad038a0_0, 0, 1;
    %delay 200, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "processor_test.sv";
    "processor.sv";
    "alu.sv";
    "decoder.sv";
    "datamem.sv";
    "immextend.sv";
    "pc.sv";
    "progmem.sv";
    "regfile.sv";
