//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi

.visible .entry _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi(
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_0,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_1,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_2,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_3,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_4,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_5,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_6,
	.param .u32 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_7,
	.param .u32 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_8,
	.param .f64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_9,
	.param .f64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_10,
	.param .f64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_11,
	.param .u32 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_12
)
{
	.reg .pred 	%p<23>;
	.reg .b16 	%rs<16>;
	.reg .b32 	%r<57>;
	.reg .f64 	%fd<102>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd12, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_0];
	ld.param.u64 	%rd13, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_1];
	ld.param.u64 	%rd15, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_3];
	ld.param.u64 	%rd18, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_6];
	ld.param.u32 	%r17, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_7];
	ld.param.u32 	%r19, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_8];
	ld.param.f64 	%fd30, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_11];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	add.s32 	%r20, %r19, -1;
	setp.gt.s32	%p2, %r4, %r20;
	@%p2 bra 	BB0_17;

	mul.lo.s32 	%r55, %r4, %r17;
	add.s32 	%r22, %r55, %r17;
	add.s32 	%r23, %r22, -1;
	cvt.rn.f64.s32	%fd97, %r23;
	mov.u32 	%r56, 0;
	setp.lt.s32	%p3, %r17, 1;
	mov.f64 	%fd96, %fd97;
	@%p3 bra 	BB0_13;

	cvta.to.global.u64 	%rd19, %rd12;
	cvta.to.global.u64 	%rd20, %rd13;
	cvta.to.global.u64 	%rd21, %rd18;
	mul.lo.s32 	%r27, %r17, %r4;
	mul.wide.s32 	%rd22, %r27, 8;
	add.s64 	%rd39, %rd19, %rd22;
	add.s64 	%rd38, %rd20, %rd22;
	add.s64 	%rd37, %rd21, %rd22;
	mov.f64 	%fd67, 0d0000000000000000;
	mov.f64 	%fd84, %fd67;
	mov.f64 	%fd83, %fd67;
	mov.f64 	%fd82, %fd67;
	mov.f64 	%fd81, %fd67;
	mov.u32 	%r56, 0;
	mov.f64 	%fd80, %fd67;
	mov.f64 	%fd76, 0d7FEFFFFFFFFFFFFF;
	mov.f64 	%fd65, 0dFFEFFFFFFFFFFFFF;
	mov.u16 	%rs14, 0;
	mov.u16 	%rs15, %rs14;
	mov.u32 	%r54, %r56;
	mov.f64 	%fd100, %fd97;
	mov.f64 	%fd98, %fd97;

BB0_3:
	mov.f64 	%fd92, %fd100;
	mov.f64 	%fd101, %fd92;
	mov.f64 	%fd99, %fd98;
	mov.f64 	%fd78, %fd80;
	mov.f64 	%fd77, %fd76;
	mov.f64 	%fd11, %fd67;
	mov.f64 	%fd62, %fd65;
	mov.f64 	%fd66, %fd62;
	mov.u16 	%rs2, %rs14;
	ld.param.f64 	%fd60, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_10];
	ld.param.f64 	%fd59, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_9];
	ld.global.f64 	%fd39, [%rd37];
	setp.neu.f64	%p4, %fd39, 0d0000000000000000;
	mul.f64 	%fd40, %fd83, %fd59;
	add.f64 	%fd41, %fd40, %fd39;
	mul.f64 	%fd42, %fd82, %fd60;
	add.f64 	%fd43, %fd42, %fd39;
	selp.f64	%fd83, %fd41, %fd40, %p4;
	selp.f64	%fd82, %fd43, %fd42, %p4;
	mul.f64 	%fd44, %fd81, %fd59;
	add.f64 	%fd45, %fd44, %fd30;
	and.b16  	%rs8, %rs2, 255;
	setp.eq.s16	%p5, %rs8, 0;
	selp.f64	%fd81, %fd44, %fd45, %p5;
	sub.f64 	%fd46, %fd83, %fd82;
	sub.f64 	%fd67, %fd46, %fd81;
	st.global.f64 	[%rd38], %fd67;
	setp.gt.f64	%p1, %fd67, %fd30;
	@%p1 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_5:
	mov.u64 	%rd23, 4607182418800017408;
	st.global.u64 	[%rd39], %rd23;
	add.f64 	%fd78, %fd78, %fd67;
	mov.u32 	%r54, 0;
	mov.u16 	%rs15, 1;
	bra.uni 	BB0_6;

BB0_4:
	add.s32 	%r54, %r54, 1;

BB0_6:
	mov.f64 	%fd17, %fd78;
	ld.param.u32 	%r53, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_12];
	mad.lo.s32 	%r11, %r4, %r17, %r17;
	add.s32 	%r33, %r11, -1;
	setp.ge.s32	%p6, %r55, %r33;
	setp.ge.s32	%p7, %r54, %r53;
	or.pred  	%p8, %p6, %p7;
	and.b16  	%rs10, %rs15, 255;
	setp.eq.s16	%p9, %rs10, 1;
	and.pred  	%p10, %p8, %p9;
	mov.f64 	%fd79, %fd17;
	@!%p10 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_7:
	add.s32 	%r56, %r56, 1;
	mov.u16 	%rs15, 0;
	mov.f64 	%fd47, 0d0000000000000000;
	setp.geu.f64	%p11, %fd17, %fd77;
	mov.f64 	%fd79, %fd47;
	@%p11 bra 	BB0_9;

	sub.s32 	%r34, %r55, %r54;
	add.s32 	%r35, %r34, -1;
	cvt.rn.f64.s32	%fd99, %r35;
	mov.f64 	%fd68, %fd47;
	mov.f64 	%fd77, %fd17;
	mov.f64 	%fd79, %fd68;

BB0_9:
	mov.f64 	%fd98, %fd99;
	mov.f64 	%fd80, %fd79;
	mov.f64 	%fd76, %fd77;
	setp.gt.f64	%p12, %fd11, %fd67;
	setp.gt.f64	%p13, %fd84, 0d0000000000000000;
	and.pred  	%p14, %p13, %p12;
	@!%p14 bra 	BB0_12;
	bra.uni 	BB0_10;

BB0_10:
	setp.gt.f64	%p15, %fd11, %fd66;
	setp.le.f64	%p16, %fd11, %fd30;
	and.pred  	%p17, %p16, %p15;
	and.b16  	%rs13, %rs15, 255;
	setp.eq.s16	%p18, %rs13, 0;
	and.pred  	%p19, %p17, %p18;
	@!%p19 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_11:
	add.s32 	%r36, %r55, -1;
	cvt.rn.f64.s32	%fd101, %r36;
	mov.f64 	%fd66, %fd67;

BB0_12:
	mov.f64 	%fd100, %fd101;
	mov.f64 	%fd65, %fd66;
	selp.u16	%rs14, 1, 0, %p1;
	sub.f64 	%fd84, %fd67, %fd11;
	add.s64 	%rd39, %rd39, 8;
	add.s64 	%rd38, %rd38, 8;
	add.s64 	%rd37, %rd37, 8;
	add.s32 	%r55, %r55, 1;
	setp.lt.s32	%p20, %r55, %r11;
	mov.f64 	%fd96, %fd98;
	mov.f64 	%fd97, %fd100;
	@%p20 bra 	BB0_3;

BB0_13:
	ld.param.u64 	%rd36, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_4];
	ld.param.u64 	%rd35, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_5];
	ld.param.u64 	%rd34, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_2];
	cvta.to.global.u64 	%rd24, %rd34;
	mul.wide.s32 	%rd25, %r4, 4;
	add.s64 	%rd26, %rd24, %rd25;
	st.global.u32 	[%rd26], %r56;
	cvta.to.global.u64 	%rd27, %rd35;
	add.s64 	%rd28, %rd27, %rd25;
	ld.global.u32 	%r16, [%rd28];
	setp.gt.s32	%p21, %r56, %r16;
	cvta.to.global.u64 	%rd29, %rd36;
	mul.wide.s32 	%rd30, %r4, 8;
	add.s64 	%rd10, %rd29, %rd30;
	cvta.to.global.u64 	%rd31, %rd15;
	add.s64 	%rd11, %rd31, %rd25;
	@%p21 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	mov.u64 	%rd33, -4616189618054758400;
	st.global.u64 	[%rd10], %rd33;
	mad.lo.s32 	%r51, %r4, %r17, %r17;
	cvt.rn.f64.s32	%fd54, %r51;
	sub.f64 	%fd55, %fd96, %fd54;
	cvt.rn.f64.s32	%fd56, %r17;
	add.f64 	%fd57, %fd56, %fd55;
	add.f64 	%fd58, %fd57, 0d3FF0000000000000;
	cvt.rzi.s32.f64	%r52, %fd58;
	st.global.u32 	[%rd11], %r52;
	bra.uni 	BB0_17;

BB0_14:
	setp.ge.s32	%p22, %r56, %r16;
	@%p22 bra 	BB0_17;

	mov.u64 	%rd32, 4607182418800017408;
	st.global.u64 	[%rd10], %rd32;
	mad.lo.s32 	%r45, %r4, %r17, %r17;
	cvt.rn.f64.s32	%fd49, %r45;
	sub.f64 	%fd50, %fd97, %fd49;
	cvt.rn.f64.s32	%fd51, %r17;
	add.f64 	%fd52, %fd51, %fd50;
	add.f64 	%fd53, %fd52, 0d3FF0000000000000;
	cvt.rzi.s32.f64	%r46, %fd53;
	st.global.u32 	[%rd11], %r46;

BB0_17:
	ret;
}


