// Seed: 4144857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_13;
  assign id_7 = $signed(65);
  ;
endmodule
module module_0 #(
    parameter id_4 = 32'd37
) (
    id_1,
    id_2
);
  inout tri0 id_2;
  input wire id_1;
  final $clog2(26);
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [-1 'b0 : -1 'b0] id_3;
  wire _id_4;
  for (id_5 = 1; -1; id_3 = 1) begin : LABEL_0
    for (id_6 = id_2; id_3; id_5 = id_3 <-> 1) begin : LABEL_1
      assign id_2 = -1;
      logic [id_4 : -1] id_7;
    end
    assign id_3 = id_5 * id_4 / id_2 + module_1;
  end
endmodule
