INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/TDC.sim/sim_1/synth/timing/xsim/tb_TDC_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_TC_MACRO_viv_
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Multi_Carry4_Start_DelayLine
INFO: [VRFC 10-311] analyzing module Multi_Carry4_Stop_DelayLine
INFO: [VRFC 10-311] analyzing module StartPipeline
INFO: [VRFC 10-311] analyzing module StartThermo2OneHot
INFO: [VRFC 10-311] analyzing module StopPipeline
INFO: [VRFC 10-311] analyzing module StopThermo2OneHot
INFO: [VRFC 10-311] analyzing module TDC
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/bench/ClockGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/bench/tb_TDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TDC
