

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Coresight - HW Assisted Tracing on ARM &mdash; The Linux Kernel  documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript">
          var DOCUMENTATION_OPTIONS = {
              URL_ROOT:'../../',
              VERSION:'',
              LANGUAGE:'None',
              COLLAPSE_INDEX:false,
              FILE_SUFFIX:'.html',
              HAS_SOURCE:  true,
              SOURCELINK_SUFFIX: '.txt'
          };
      </script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> The Linux Kernel
          

          
          </a>

          
            
            
              <div class="version">
                5.7.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/mm/damon/index.html">DAMON: Data Access MONitor</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">The Linux Kernel</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
      <li>Coresight - HW Assisted Tracing on ARM</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/trace/coresight/coresight.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="coresight-hw-assisted-tracing-on-arm">
<h1>Coresight - HW Assisted Tracing on ARM<a class="headerlink" href="#coresight-hw-assisted-tracing-on-arm" title="Permalink to this headline">¶</a></h1>
<blockquote>
<div><table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Author:</th><td class="field-body">Mathieu Poirier &lt;<a class="reference external" href="mailto:mathieu&#46;poirier&#37;&#52;&#48;linaro&#46;org">mathieu<span>&#46;</span>poirier<span>&#64;</span>linaro<span>&#46;</span>org</a>&gt;</td>
</tr>
<tr class="field-even field"><th class="field-name">Date:</th><td class="field-body">September 11th, 2014</td>
</tr>
</tbody>
</table>
</div></blockquote>
<div class="section" id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>Coresight is an umbrella of technologies allowing for the debugging of ARM
based SoC.  It includes solutions for JTAG and HW assisted tracing.  This
document is concerned with the latter.</p>
<p>HW assisted tracing is becoming increasingly useful when dealing with systems
that have many SoCs and other components like GPU and DMA engines.  ARM has
developed a HW assisted tracing solution by means of different components, each
being added to a design at synthesis time to cater to specific tracing needs.
Components are generally categorised as source, link and sinks and are
(usually) discovered using the AMBA bus.</p>
<p>“Sources” generate a compressed stream representing the processor instruction
path based on tracing scenarios as configured by users.  From there the stream
flows through the coresight system (via ATB bus) using links that are connecting
the emanating source to a sink(s).  Sinks serve as endpoints to the coresight
implementation, either storing the compressed stream in a memory buffer or
creating an interface to the outside world where data can be transferred to a
host without fear of filling up the onboard coresight memory buffer.</p>
<p>At typical coresight system would look like this:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span> *****************************************************************
**************************** AMBA AXI  ****************************===||
 *****************************************************************    ||
       ^                    ^                            |            ||
       |                    |                            *            **
    0000000    :::::     0000000    :::::    :::::    @@@@@@@    ||||||||||||
    0 CPU 0&lt;--&gt;: C :     0 CPU 0&lt;--&gt;: C :    : C :    @ STM @    || System ||
 |-&gt;0000000    : T :  |-&gt;0000000    : T :    : T :&lt;---&gt;@@@@@     || Memory ||
 |  #######&lt;--&gt;: I :  |  #######&lt;--&gt;: I :    : I :      @@@&lt;-|   ||||||||||||
 |  # ETM #    :::::  |  # PTM #    :::::    :::::       @   |
 |   #####      ^ ^   |   #####      ^ !      ^ !        .   |   |||||||||
 | |-&gt;###       | !   | |-&gt;###       | !      | !        .   |   || DAP ||
 | |   #        | !   | |   #        | !      | !        .   |   |||||||||
 | |   .        | !   | |   .        | !      | !        .   |      |  |
 | |   .        | !   | |   .        | !      | !        .   |      |  *
 | |   .        | !   | |   .        | !      | !        .   |      | SWD/
 | |   .        | !   | |   .        | !      | !        .   |      | JTAG
 *****************************************************************&lt;-|
*************************** AMBA Debug APB ************************
 *****************************************************************
  |    .          !         .          !        !        .    |
  |    .          *         .          *        *        .    |
 *****************************************************************
******************** Cross Trigger Matrix (CTM) *******************
 *****************************************************************
  |    .     ^              .                            .    |
  |    *     !              *                            *    |
 *****************************************************************
****************** AMBA Advanced Trace Bus (ATB) ******************
 *****************************************************************
  |          !                        ===============         |
  |          *                         ===== F =====&lt;---------|
  |   :::::::::                         ==== U ====
  |--&gt;:: CTI ::&lt;!!                       === N ===
  |   :::::::::  !                        == N ==
  |    ^         *                        == E ==
  |    !  &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;       IIIIIII         == L ==
  |------&gt;&amp;&amp; ETB &amp;&amp;&lt;......II     I        =======
  |    !  &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;       II     I           .
  |    !                    I     I          .
  |    !                    I REP I&lt;..........
  |    !                    I     I
  |    !!&gt;&amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;       II     I           *Source: ARM ltd.
  |------&gt;&amp; TPIU  &amp;&lt;......II    I            DAP = Debug Access Port
          &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;       IIIIIII            ETM = Embedded Trace Macrocell
              ;                              PTM = Program Trace Macrocell
              ;                              CTI = Cross Trigger Interface
              *                              ETB = Embedded Trace Buffer
         To trace port                       TPIU= Trace Port Interface Unit
                                             SWD = Serial Wire Debug
</pre></div>
</div>
<p>While on target configuration of the components is done via the APB bus,
all trace data are carried out-of-band on the ATB bus.  The CTM provides
a way to aggregate and distribute signals between CoreSight components.</p>
<p>The coresight framework provides a central point to represent, configure and
manage coresight devices on a platform.  This first implementation centers on
the basic tracing functionality, enabling components such ETM/PTM, funnel,
replicator, TMC, TPIU and ETB.  Future work will enable more
intricate IP blocks such as STM and CTI.</p>
</div>
<div class="section" id="acronyms-and-classification">
<h2>Acronyms and Classification<a class="headerlink" href="#acronyms-and-classification" title="Permalink to this headline">¶</a></h2>
<p>Acronyms:</p>
<dl class="docutils">
<dt>PTM:</dt>
<dd>Program Trace Macrocell</dd>
<dt>ETM:</dt>
<dd>Embedded Trace Macrocell</dd>
<dt>STM:</dt>
<dd>System trace Macrocell</dd>
<dt>ETB:</dt>
<dd>Embedded Trace Buffer</dd>
<dt>ITM:</dt>
<dd>Instrumentation Trace Macrocell</dd>
<dt>TPIU:</dt>
<dd>Trace Port Interface Unit</dd>
<dt>TMC-ETR:</dt>
<dd>Trace Memory Controller, configured as Embedded Trace Router</dd>
<dt>TMC-ETF:</dt>
<dd>Trace Memory Controller, configured as Embedded Trace FIFO</dd>
<dt>CTI:</dt>
<dd>Cross Trigger Interface</dd>
</dl>
<p>Classification:</p>
<dl class="docutils">
<dt>Source:</dt>
<dd>ETMv3.x ETMv4, PTMv1.0, PTMv1.1, STM, STM500, ITM</dd>
<dt>Link:</dt>
<dd>Funnel, replicator (intelligent or not), TMC-ETR</dd>
<dt>Sinks:</dt>
<dd>ETBv1.0, ETB1.1, TPIU, TMC-ETF</dd>
<dt>Misc:</dt>
<dd>CTI</dd>
</dl>
</div>
<div class="section" id="device-tree-bindings">
<h2>Device Tree Bindings<a class="headerlink" href="#device-tree-bindings" title="Permalink to this headline">¶</a></h2>
<p>See Documentation/devicetree/bindings/arm/coresight.txt for details.</p>
<p>As of this writing drivers for ITM, STMs and CTIs are not provided but are
expected to be added as the solution matures.</p>
</div>
<div class="section" id="framework-and-implementation">
<h2>Framework and implementation<a class="headerlink" href="#framework-and-implementation" title="Permalink to this headline">¶</a></h2>
<p>The coresight framework provides a central point to represent, configure and
manage coresight devices on a platform.  Any coresight compliant device can
register with the framework for as long as they use the right APIs:</p>
<dl class="function">
<dt>
<code class="descname">struct coresight_device *coresight_register(struct coresight_desc *desc);</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<code class="descname">void coresight_unregister(struct coresight_device *csdev);</code></dt>
<dd></dd></dl>

<p>The registering function is taking a <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_desc</span> <span class="pre">*desc</span></code> and
register the device with the core framework. The unregister function takes
a reference to a <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_device</span> <span class="pre">*csdev</span></code> obtained at registration time.</p>
<p>If everything goes well during the registration process the new devices will
show up under /sys/bus/coresight/devices, as showns here for a TC2 platform:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:~# ls /sys/bus/coresight/devices/
replicator  20030000.tpiu    2201c000.ptm  2203c000.etm  2203e000.etm
20010000.etb         20040000.funnel  2201d000.ptm  2203d000.etm
root:~#
</pre></div>
</div>
<p>The functions take a <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_device</span></code>, which looks like this:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct coresight_desc {
        enum coresight_dev_type type;
        struct coresight_dev_subtype subtype;
        const struct coresight_ops *ops;
        struct coresight_platform_data *pdata;
        struct device *dev;
        const struct attribute_group **groups;
};
</pre></div>
</div>
<p>The “coresight_dev_type” identifies what the device is, i.e, source link or
sink while the “coresight_dev_subtype” will characterise that type further.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_ops</span></code> is mandatory and will tell the framework how to
perform base operations related to the components, each component having
a different set of requirement. For that <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_ops_sink</span></code>,
<code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_ops_link</span></code> and <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_ops_source</span></code> have been
provided.</p>
<p>The next field <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_platform_data</span> <span class="pre">*pdata</span></code> is acquired by calling
<code class="docutils literal notranslate"><span class="pre">of_get_coresight_platform_data()</span></code>, as part of the driver’s _probe routine and
<code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*dev</span></code> gets the device reference embedded in the <code class="docutils literal notranslate"><span class="pre">amba_device</span></code>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>static int etm_probe(struct amba_device *adev, const struct amba_id *id)
{
 ...
 ...
 drvdata-&gt;dev = &amp;adev-&gt;dev;
 ...
}
</pre></div>
</div>
<p>Specific class of device (source, link, or sink) have generic operations
that can be performed on them (see <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">coresight_ops</span></code>). The <code class="docutils literal notranslate"><span class="pre">**groups</span></code>
is a list of sysfs entries pertaining to operations
specific to that component only.  “Implementation defined” customisations are
expected to be accessed and controlled using those entries.</p>
</div>
<div class="section" id="device-naming-scheme">
<h2>Device Naming scheme<a class="headerlink" href="#device-naming-scheme" title="Permalink to this headline">¶</a></h2>
<p>The devices that appear on the “coresight” bus were named the same as their
parent devices, i.e, the real devices that appears on AMBA bus or the platform bus.
Thus the names were based on the Linux Open Firmware layer naming convention,
which follows the base physical address of the device followed by the device
type. e.g:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:~# ls /sys/bus/coresight/devices/
 20010000.etf  20040000.funnel      20100000.stm     22040000.etm
 22140000.etm  230c0000.funnel      23240000.etm     20030000.tpiu
 20070000.etr  20120000.replicator  220c0000.funnel
 23040000.etm  23140000.etm         23340000.etm
</pre></div>
</div>
<p>However, with the introduction of ACPI support, the names of the real
devices are a bit cryptic and non-obvious. Thus, a new naming scheme was
introduced to use more generic names based on the type of the device. The
following rules apply:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>1) Devices that are bound to CPUs, are named based on the CPU logical
   number.

   e.g, ETM bound to CPU0 is named &quot;etm0&quot;

2) All other devices follow a pattern, &quot;&lt;device_type_prefix&gt;N&quot;, where :

      &lt;device_type_prefix&gt;    - A prefix specific to the type of the device
      N                       - a sequential number assigned based on the order
                                of probing.

      e.g, tmc_etf0, tmc_etr0, funnel0, funnel1
</pre></div>
</div>
<p>Thus, with the new scheme the devices could appear as</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:~# ls /sys/bus/coresight/devices/
 etm0     etm1     etm2         etm3  etm4      etm5      funnel0
 funnel1  funnel2  replicator0  stm0  tmc_etf0  tmc_etr0  tpiu0
</pre></div>
</div>
<p>Some of the examples below might refer to old naming scheme and some
to the newer scheme, to give a confirmation that what you see on your
system is not unexpected. One must use the “names” as they appear on
the system under specified locations.</p>
</div>
<div class="section" id="how-to-use-the-tracer-modules">
<h2>How to use the tracer modules<a class="headerlink" href="#how-to-use-the-tracer-modules" title="Permalink to this headline">¶</a></h2>
<p>There are two ways to use the Coresight framework:</p>
<ol class="arabic simple">
<li>using the perf cmd line tools.</li>
<li>interacting directly with the Coresight devices using the sysFS interface.</li>
</ol>
<p>Preference is given to the former as using the sysFS interface
requires a deep understanding of the Coresight HW.  The following sections
provide details on using both methods.</p>
<ol class="arabic simple">
<li>Using the sysFS interface:</li>
</ol>
<p>Before trace collection can start, a coresight sink needs to be identified.
There is no limit on the amount of sinks (nor sources) that can be enabled at
any given moment.  As a generic operation, all device pertaining to the sink
class will have an “active” entry in sysfs:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:/sys/bus/coresight/devices# ls
replicator  20030000.tpiu    2201c000.ptm  2203c000.etm  2203e000.etm
20010000.etb         20040000.funnel  2201d000.ptm  2203d000.etm
root:/sys/bus/coresight/devices# ls 20010000.etb
enable_sink  status  trigger_cntr
root:/sys/bus/coresight/devices# echo 1 &gt; 20010000.etb/enable_sink
root:/sys/bus/coresight/devices# cat 20010000.etb/enable_sink
1
root:/sys/bus/coresight/devices#
</pre></div>
</div>
<p>At boot time the current etm3x driver will configure the first address
comparator with “_stext” and “_etext”, essentially tracing any instruction
that falls within that range.  As such “enabling” a source will immediately
trigger a trace capture:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:/sys/bus/coresight/devices# echo 1 &gt; 2201c000.ptm/enable_source
root:/sys/bus/coresight/devices# cat 2201c000.ptm/enable_source
1
root:/sys/bus/coresight/devices# cat 20010000.etb/status
Depth:          0x2000
Status:         0x1
RAM read ptr:   0x0
RAM wrt ptr:    0x19d3   &lt;----- The write pointer is moving
Trigger cnt:    0x0
Control:        0x1
Flush status:   0x0
Flush ctrl:     0x2001
root:/sys/bus/coresight/devices#
</pre></div>
</div>
<p>Trace collection is stopped the same way:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:/sys/bus/coresight/devices# echo 0 &gt; 2201c000.ptm/enable_source
root:/sys/bus/coresight/devices#
</pre></div>
</div>
<p>The content of the ETB buffer can be harvested directly from /dev:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:/sys/bus/coresight/devices# dd if=/dev/20010000.etb \
of=~/cstrace.bin
64+0 records in
64+0 records out
32768 bytes (33 kB) copied, 0.00125258 s, 26.2 MB/s
root:/sys/bus/coresight/devices#
</pre></div>
</div>
<p>The file cstrace.bin can be decompressed using “ptm2human”, DS-5 or Trace32.</p>
<p>Following is a DS-5 output of an experimental loop that increments a variable up
to a certain value.  The example is simple and yet provides a glimpse of the
wealth of possibilities that coresight provides.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Info                                    Tracing enabled
Instruction     106378866       0x8026B53C      E52DE004        false   PUSH     {lr}
Instruction     0       0x8026B540      E24DD00C        false   SUB      sp,sp,#0xc
Instruction     0       0x8026B544      E3A03000        false   MOV      r3,#0
Instruction     0       0x8026B548      E58D3004        false   STR      r3,[sp,#4]
Instruction     0       0x8026B54C      E59D3004        false   LDR      r3,[sp,#4]
Instruction     0       0x8026B550      E3530004        false   CMP      r3,#4
Instruction     0       0x8026B554      E2833001        false   ADD      r3,r3,#1
Instruction     0       0x8026B558      E58D3004        false   STR      r3,[sp,#4]
Instruction     0       0x8026B55C      DAFFFFFA        true    BLE      {pc}-0x10 ; 0x8026b54c
Timestamp                                       Timestamp: 17106715833
Instruction     319     0x8026B54C      E59D3004        false   LDR      r3,[sp,#4]
Instruction     0       0x8026B550      E3530004        false   CMP      r3,#4
Instruction     0       0x8026B554      E2833001        false   ADD      r3,r3,#1
Instruction     0       0x8026B558      E58D3004        false   STR      r3,[sp,#4]
Instruction     0       0x8026B55C      DAFFFFFA        true    BLE      {pc}-0x10 ; 0x8026b54c
Instruction     9       0x8026B54C      E59D3004        false   LDR      r3,[sp,#4]
Instruction     0       0x8026B550      E3530004        false   CMP      r3,#4
Instruction     0       0x8026B554      E2833001        false   ADD      r3,r3,#1
Instruction     0       0x8026B558      E58D3004        false   STR      r3,[sp,#4]
Instruction     0       0x8026B55C      DAFFFFFA        true    BLE      {pc}-0x10 ; 0x8026b54c
Instruction     7       0x8026B54C      E59D3004        false   LDR      r3,[sp,#4]
Instruction     0       0x8026B550      E3530004        false   CMP      r3,#4
Instruction     0       0x8026B554      E2833001        false   ADD      r3,r3,#1
Instruction     0       0x8026B558      E58D3004        false   STR      r3,[sp,#4]
Instruction     0       0x8026B55C      DAFFFFFA        true    BLE      {pc}-0x10 ; 0x8026b54c
Instruction     7       0x8026B54C      E59D3004        false   LDR      r3,[sp,#4]
Instruction     0       0x8026B550      E3530004        false   CMP      r3,#4
Instruction     0       0x8026B554      E2833001        false   ADD      r3,r3,#1
Instruction     0       0x8026B558      E58D3004        false   STR      r3,[sp,#4]
Instruction     0       0x8026B55C      DAFFFFFA        true    BLE      {pc}-0x10 ; 0x8026b54c
Instruction     10      0x8026B54C      E59D3004        false   LDR      r3,[sp,#4]
Instruction     0       0x8026B550      E3530004        false   CMP      r3,#4
Instruction     0       0x8026B554      E2833001        false   ADD      r3,r3,#1
Instruction     0       0x8026B558      E58D3004        false   STR      r3,[sp,#4]
Instruction     0       0x8026B55C      DAFFFFFA        true    BLE      {pc}-0x10 ; 0x8026b54c
Instruction     6       0x8026B560      EE1D3F30        false   MRC      p15,#0x0,r3,c13,c0,#1
Instruction     0       0x8026B564      E1A0100D        false   MOV      r1,sp
Instruction     0       0x8026B568      E3C12D7F        false   BIC      r2,r1,#0x1fc0
Instruction     0       0x8026B56C      E3C2203F        false   BIC      r2,r2,#0x3f
Instruction     0       0x8026B570      E59D1004        false   LDR      r1,[sp,#4]
Instruction     0       0x8026B574      E59F0010        false   LDR      r0,[pc,#16] ; [0x8026B58C] = 0x80550368
Instruction     0       0x8026B578      E592200C        false   LDR      r2,[r2,#0xc]
Instruction     0       0x8026B57C      E59221D0        false   LDR      r2,[r2,#0x1d0]
Instruction     0       0x8026B580      EB07A4CF        true    BL       {pc}+0x1e9344 ; 0x804548c4
Info                                    Tracing enabled
Instruction     13570831        0x8026B584      E28DD00C        false   ADD      sp,sp,#0xc
Instruction     0       0x8026B588      E8BD8000        true    LDM      sp!,{pc}
Timestamp                                       Timestamp: 17107041535
</pre></div>
</div>
<ol class="arabic simple" start="2">
<li>Using perf framework:</li>
</ol>
<p>Coresight tracers are represented using the Perf framework’s Performance
Monitoring Unit (PMU) abstraction.  As such the perf framework takes charge of
controlling when tracing gets enabled based on when the process of interest is
scheduled.  When configured in a system, Coresight PMUs will be listed when
queried by the perf command line tool:</p>
<blockquote>
<div><p><a class="reference external" href="mailto:linaro&#37;&#52;&#48;linaro-nano">linaro<span>&#64;</span>linaro-nano</a>:~$ ./perf list pmu</p>
<blockquote>
<div><p>List of pre-defined events (to be used in -e):</p>
<p>cs_etm//                                    [Kernel PMU event]</p>
</div></blockquote>
<p><a class="reference external" href="mailto:linaro&#37;&#52;&#48;linaro-nano">linaro<span>&#64;</span>linaro-nano</a>:~$</p>
</div></blockquote>
<p>Regardless of the number of tracers available in a system (usually equal to the
amount of processor cores), the “cs_etm” PMU will be listed only once.</p>
<p>A Coresight PMU works the same way as any other PMU, i.e the name of the PMU is
listed along with configuration options within forward slashes ‘/’.  Since a
Coresight system will typically have more than one sink, the name of the sink to
work with needs to be specified as an event option.
On newer kernels the available sinks are listed in sysFS under
($SYSFS)/bus/event_source/devices/cs_etm/sinks/:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root@localhost:/sys/bus/event_source/devices/cs_etm/sinks# ls
tmc_etf0  tmc_etr0  tpiu0
</pre></div>
</div>
<p>On older kernels, this may need to be found from the list of coresight devices,
available under ($SYSFS)/bus/coresight/devices/:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root:~# ls /sys/bus/coresight/devices/
 etm0     etm1     etm2         etm3  etm4      etm5      funnel0
 funnel1  funnel2  replicator0  stm0  tmc_etf0  tmc_etr0  tpiu0
root@linaro-nano:~# perf record -e cs_etm/@tmc_etr0/u --per-thread program
</pre></div>
</div>
<p>As mentioned above in section “Device Naming scheme”, the names of the devices could
look different from what is used in the example above. One must use the device names
as it appears under the sysFS.</p>
<p>The syntax within the forward slashes ‘/’ is important.  The ‘&#64;’ character
tells the parser that a sink is about to be specified and that this is the sink
to use for the trace session.</p>
<p>More information on the above and other example on how to use Coresight with
the perf tools can be found in the “HOWTO.md” file of the openCSD gitHub
repository <a class="footnote-reference" href="#third" id="id1">[3]</a>.</p>
<p>2.1) AutoFDO analysis using the perf tools:</p>
<p>perf can be used to record and analyze trace of programs.</p>
<p>Execution can be recorded using ‘perf record’ with the cs_etm event,
specifying the name of the sink to record to, e.g:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf record -e cs_etm/@tmc_etr0/u --per-thread
</pre></div>
</div>
<p>The ‘perf report’ and ‘perf script’ commands can be used to analyze execution,
synthesizing instruction and branch events from the instruction trace.
‘perf inject’ can be used to replace the trace data with the synthesized events.
The –itrace option controls the type and frequency of synthesized events
(see perf documentation).</p>
<p>Note that only 64-bit programs are currently supported - further work is
required to support instruction decode of 32-bit Arm programs.</p>
</div>
<div class="section" id="generating-coverage-files-for-feedback-directed-optimization-autofdo">
<h2>Generating coverage files for Feedback Directed Optimization: AutoFDO<a class="headerlink" href="#generating-coverage-files-for-feedback-directed-optimization-autofdo" title="Permalink to this headline">¶</a></h2>
<p>‘perf inject’ accepts the –itrace option in which case tracing data is
removed and replaced with the synthesized events. e.g.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf inject --itrace --strip -i perf.data -o perf.data.new
</pre></div>
</div>
<p>Below is an example of using ARM ETM for autoFDO.  It requires autofdo
(<a class="reference external" href="https://github.com/google/autofdo">https://github.com/google/autofdo</a>) and gcc version 5.  The bubble
sort example is from the AutoFDO tutorial (<a class="reference external" href="https://gcc.gnu.org/wiki/AutoFDO/Tutorial">https://gcc.gnu.org/wiki/AutoFDO/Tutorial</a>).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>$ gcc-5 -O3 sort.c -o sort
$ taskset -c 2 ./sort
Bubble sorting array of 30000 elements
5910 ms

$ perf record -e cs_etm/@tmc_etr0/u --per-thread taskset -c 2 ./sort
Bubble sorting array of 30000 elements
12543 ms
[ perf record: Woken up 35 times to write data ]
[ perf record: Captured and wrote 69.640 MB perf.data ]

$ perf inject -i perf.data -o inj.data --itrace=il64 --strip
$ create_gcov --binary=./sort --profile=inj.data --gcov=sort.gcov -gcov_version=1
$ gcc-5 -O3 -fauto-profile=sort.gcov sort.c -o sort_autofdo
$ taskset -c 2 ./sort_autofdo
Bubble sorting array of 30000 elements
5806 ms
</pre></div>
</div>
</div>
<div class="section" id="how-to-use-the-stm-module">
<h2>How to use the STM module<a class="headerlink" href="#how-to-use-the-stm-module" title="Permalink to this headline">¶</a></h2>
<p>Using the System Trace Macrocell module is the same as the tracers - the only
difference is that clients are driving the trace capture rather
than the program flow through the code.</p>
<p>As with any other CoreSight component, specifics about the STM tracer can be
found in sysfs with more information on each entry being found in <a class="footnote-reference" href="#first" id="id2">[1]</a>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root@genericarmv8:~# ls /sys/bus/coresight/devices/stm0
enable_source   hwevent_select  port_enable     subsystem       uevent
hwevent_enable  mgmt            port_select     traceid
root@genericarmv8:~#
</pre></div>
</div>
<p>Like any other source a sink needs to be identified and the STM enabled before
being used:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root@genericarmv8:~# echo 1 &gt; /sys/bus/coresight/devices/tmc_etf0/enable_sink
root@genericarmv8:~# echo 1 &gt; /sys/bus/coresight/devices/stm0/enable_source
</pre></div>
</div>
<p>From there user space applications can request and use channels using the devfs
interface provided for that purpose by the generic STM API:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>root@genericarmv8:~# ls -l /dev/stm0
crw-------    1 root     root       10,  61 Jan  3 18:11 /dev/stm0
root@genericarmv8:~#
</pre></div>
</div>
<p>Details on how to use the generic STM API can be found here:- <a class="reference internal" href="../stm.html"><span class="doc">System Trace Module</span></a> <a class="footnote-reference" href="#second" id="id3">[2]</a>.</p>
</div>
<div class="section" id="the-cti-ctm-modules">
<h2>The CTI &amp; CTM Modules<a class="headerlink" href="#the-cti-ctm-modules" title="Permalink to this headline">¶</a></h2>
<p>The CTI (Cross Trigger Interface) provides a set of trigger signals between
individual CTIs and components, and can propagate these between all CTIs via
channels on the CTM (Cross Trigger Matrix).</p>
<p>A separate documentation file is provided to explain the use of these devices.
(<a class="reference internal" href="coresight-ect.html"><span class="doc">CoreSight Embedded Cross Trigger (CTI &amp; CTM).</span></a>) <a class="footnote-reference" href="#fourth" id="id4">[4]</a>.</p>
<table class="docutils footnote" frame="void" id="first" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id2">[1]</a></td><td>Documentation/ABI/testing/sysfs-bus-coresight-devices-stm</td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="second" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id3">[2]</a></td><td>Documentation/trace/stm.rst</td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="third" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id1">[3]</a></td><td><a class="reference external" href="https://github.com/Linaro/perf-opencsd">https://github.com/Linaro/perf-opencsd</a></td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="fourth" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id4">[4]</a></td><td>Documentation/trace/coresight/coresight-ect.rst</td></tr>
</tbody>
</table>
</div>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright The kernel development community

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>