0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/port3116/Desktop/lab_1/project_1/project_1.sim/sim_1/impl/timing/lab1_tb_time_impl.v,1579741085,verilog,,,,glbl;lab1,,,,,,,,
C:/Users/port3116/Desktop/lab_1/project_1/project_1.srcs/sim_1/imports/lab_1/lab1_tb.v,1579739324,verilog,,,,lab1_tb,,,,,,,,
