{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751565558405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751565558406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  3 19:59:18 2025 " "Processing started: Thu Jul  3 19:59:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751565558406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565558406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565558406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751565562623 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "14 " "Parallel compilation is enabled and will use up to 14 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1751565562623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_NANO_SoC_GHRD.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE10_NANO_SoC_GHRD.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_SoC_GHRD " "Found entity 1: DE10_NANO_SoC_GHRD" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkbuffer/synthesis/clkbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file clkbuffer/synthesis/clkbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkbuffer " "Found entity 1: clkbuffer" {  } { { "clkbuffer/synthesis/clkbuffer.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/clkbuffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkbuffer_altclkctrl_0_sub " "Found entity 1: clkbuffer_altclkctrl_0_sub" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566731 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkbuffer_altclkctrl_0 " "Found entity 2: clkbuffer_altclkctrl_0" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_adder/simple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_adder/simple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_adder " "Found entity 1: simple_adder" {  } { { "simple_adder/simple_adder.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/simple_adder/simple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566732 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751565566732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001 " "Found entity 1: soc_system_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter " "Found entity 1: soc_system_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566742 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566743 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566744 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566759 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566759 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566759 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566759 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566766 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566767 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566767 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566768 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566775 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751565566775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566776 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/iq_stream_source_change.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/iq_stream_source_change.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iq_stream_source_change " "Found entity 1: iq_stream_source_change" {  } { { "soc_system/synthesis/submodules/iq_stream_source_change.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/iq_stream_source_change.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_msgdma_0 " "Found entity 1: soc_system_msgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file soc_system/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ST_to_MM_Adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ST_to_MM_Adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "soc_system/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "soc_system/synthesis/submodules/csr_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "soc_system/synthesis/submodules/read_signal_breakout.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "soc_system/synthesis/submodules/write_signal_breakout.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_fuser.sv 1 1 " "Found 1 design units, including 1 entities, in source file cs_fuser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cs_fuser_edges " "Found entity 1: cs_fuser_edges" {  } { { "cs_fuser.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/cs_fuser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file lvds_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf215_lvds_rx " "Found entity 1: rf215_lvds_rx" {  } { { "lvds_rx.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalTAPPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file signalTAPPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalTAPPLL " "Found entity 1: signalTAPPLL" {  } { { "signalTAPPLL.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalTAPPLL/signalTAPPLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file signalTAPPLL/signalTAPPLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalTAPPLL_0002 " "Found entity 1: signalTAPPLL_0002" {  } { { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myALTLVDSRX.v 1 1 " "Found 1 design units, including 1 entities, in source file myALTLVDSRX.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALTLVDSRX " "Found entity 1: myALTLVDSRX" {  } { { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDSPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDSPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDSPLL " "Found entity 1: LVDSPLL" {  } { { "LVDSPLL.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDSPLL/LVDSPLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDSPLL/LVDSPLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDSPLL_0002 " "Found entity 1: LVDSPLL_0002" {  } { { "LVDSPLL/LVDSPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565566828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565566828 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566828 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_SoC_GHRD " "Elaborating entity \"DE10_NANO_SoC_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751565566915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpga_led_internal DE10_NANO_SoC_GHRD.sv(56) " "Verilog HDL or VHDL warning at DE10_NANO_SoC_GHRD.sv(56): object \"fpga_led_internal\" assigned a value but never read" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565566916 "|DE10_NANO_SoC_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "u0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0 " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dc_fifo_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565566995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565567041 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751565567042 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567044 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567045 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567065 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1751565567067 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565567067 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751565567070 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751565567070 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565567118 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565567118 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567121 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751565567126 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751565567126 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751565567126 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751565567126 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567226 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565567226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565567247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567372 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1751565567373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565567394 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565567394 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565567394 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565567394 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565567394 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565567394 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_msgdma_0 soc_system:u0\|soc_system_msgdma_0:msgdma_0 " "Elaborating entity \"soc_system_msgdma_0\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "msgdma_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "dispatcher_internal" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567670 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751565567671 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567695 ""}  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565567695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9j1 " "Found entity 1: altsyncram_d9j1" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565567731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d9j1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated " "Elaborating entity \"altsyncram_d9j1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_response_block" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "soc_system/synthesis/submodules/response_block.v" "the_response_FIFO" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565567874 ""}  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565567874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fa71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fa71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fa71 " "Found entity 1: scfifo_fa71" {  } { { "db/scfifo_fa71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fa71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565567894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fa71 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated " "Elaborating entity \"scfifo_fa71\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2271 " "Found entity 1: a_dpfifo_2271" {  } { { "db/a_dpfifo_2271.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565567898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2271 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo " "Elaborating entity \"a_dpfifo_2271\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\"" {  } { { "db/scfifo_fa71.tdf" "dpfifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fa71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9kn1 " "Found entity 1: altsyncram_9kn1" {  } { { "db/altsyncram_9kn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9kn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565567925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9kn1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|altsyncram_9kn1:FIFOram " "Elaborating entity \"altsyncram_9kn1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|altsyncram_9kn1:FIFOram\"" {  } { { "db/a_dpfifo_2271.tdf" "FIFOram" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565567958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2271.tdf" "almost_full_comparer" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_2271.tdf" "three_comparison" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565567982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565567982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_lgb:rd_ptr_msb " "Elaborating entity \"cntr_lgb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_lgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2271.tdf" "rd_ptr_msb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565567982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_2h7:usedw_counter " "Elaborating entity \"cntr_2h7\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_2h7:usedw_counter\"" {  } { { "db/a_dpfifo_2271.tdf" "usedw_counter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_mgb:wr_ptr " "Elaborating entity \"cntr_mgb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_mgb:wr_ptr\"" {  } { { "db/a_dpfifo_2271.tdf" "wr_ptr" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "write_mstr_internal" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568033 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751565568038 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 77 " "Parameter \"lpm_width\" = \"77\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565568131 ""}  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565568131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fd71 " "Found entity 1: scfifo_fd71" {  } { { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fd71 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated " "Elaborating entity \"scfifo_fd71\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2571 " "Found entity 1: a_dpfifo_2571" {  } { { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2571 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo " "Elaborating entity \"a_dpfifo_2571\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\"" {  } { { "db/scfifo_fd71.tdf" "dpfifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9qn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9qn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9qn1 " "Found entity 1: altsyncram_9qn1" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9qn1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram " "Elaborating entity \"altsyncram_9qn1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\"" {  } { { "db/a_dpfifo_2571.tdf" "FIFOram" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gm8 " "Found entity 1: cmpr_gm8" {  } { { "db/cmpr_gm8.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_gm8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cmpr_gm8:almost_full_comparer " "Elaborating entity \"cmpr_gm8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cmpr_gm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2571.tdf" "almost_full_comparer" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cmpr_gm8:three_comparison " "Elaborating entity \"cmpr_gm8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cmpr_gm8:three_comparison\"" {  } { { "db/a_dpfifo_2571.tdf" "three_comparison" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_ai7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cntr_ai7:usedw_counter " "Elaborating entity \"cntr_ai7\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cntr_ai7:usedw_counter\"" {  } { { "db/a_dpfifo_2571.tdf" "usedw_counter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565568276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565568276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cntr_uhb:wr_ptr " "Elaborating entity \"cntr_uhb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|cntr_uhb:wr_ptr\"" {  } { { "db/a_dpfifo_2571.tdf" "wr_ptr" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_four_bit_byteenable_FSM soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM " "Elaborating entity \"sixty_four_bit_byteenable_FSM\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "the_sixty_four_bit_byteenable_FSM" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "lower_thirty_two_bit_byteenable_FSM" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568302 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751565568303 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iq_stream_source_change soc_system:u0\|iq_stream_source_change:my_iq_source_0 " "Elaborating entity \"iq_stream_source_change\" for hierarchy \"soc_system:u0\|iq_stream_source_change:my_iq_source_0\"" {  } { { "soc_system/synthesis/soc_system.v" "my_iq_source_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_response_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_response_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_response_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_agent_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_agent_rdata_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_agent_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_agent_rdata_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_1_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_003" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565568893 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565568950 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565568975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_rsp_width_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569050 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751565569059 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751565569059 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_cmd_width_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569085 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569086 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569086 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:msgdma_0_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:msgdma_0_mm_write_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "msgdma_0_mm_write_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:msgdma_0_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:msgdma_0_mm_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "msgdma_0_mm_write_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569289 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/soc_system.v" "avalon_st_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_data_format_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "data_format_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_001 soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/soc_system.v" "avalon_st_adapter_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_001_data_format_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(93) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(93): object \"state_read_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569337 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata4 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(144): object \"mem_readdata4\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569338 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata5 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(149) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(149): object \"mem_readdata5\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569338 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata6 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(154) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(154): object \"mem_readdata6\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569338 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(161) " "Verilog HDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(161): object state_waitrequest used but never assigned" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 161 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1751565569338 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(162) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(162): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569338 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(165) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(165): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569338 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(170) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(170): object \"out_error\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569338 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(356) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(356): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569339 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(380) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(380): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569339 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(407) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(407): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569340 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(430) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(430): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569340 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(457) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(457): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569340 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(480) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(480): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569340 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(507) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(507): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569340 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(530) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(530): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751565569341 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalTAPPLL_0002 signalTAPPLL_0002:mySignalTAPPLL " "Elaborating entity \"signalTAPPLL_0002\" for hierarchy \"signalTAPPLL_0002:mySignalTAPPLL\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "mySignalTAPPLL" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\"" {  } { { "signalTAPPLL/signalTAPPLL_0002.v" "altera_pll_i" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569374 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751565569381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\"" {  } { { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i " "Instantiated megafunction \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569384 ""}  } { { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565569384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_fuser_edges cs_fuser_edges:u_cs_fuser " "Elaborating entity \"cs_fuser_edges\" for hierarchy \"cs_fuser_edges:u_cs_fuser\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "u_cs_fuser" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf215_lvds_rx rf215_lvds_rx:u_lvds_rx " "Elaborating entity \"rf215_lvds_rx\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "u_lvds_rx" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkbuffer rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf " "Elaborating entity \"clkbuffer\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\"" {  } { { "lvds_rx.sv" "u_buf" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkbuffer_altclkctrl_0 rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkbuffer_altclkctrl_0\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\"" {  } { { "clkbuffer/synthesis/clkbuffer.v" "altclkctrl_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/clkbuffer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkbuffer_altclkctrl_0_sub rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component " "Elaborating entity \"clkbuffer_altclkctrl_0_sub\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component\"" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "clkbuffer_altclkctrl_0_sub_component" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect clkbuffer_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at clkbuffer_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751565569395 "|DE10_NANO_SoC_GHRD|rf215_lvds_rx:u_lvds_rx|clkbuffer:u_buf|clkbuffer_altclkctrl_0:altclkctrl_0|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDSPLL_0002 rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll " "Elaborating entity \"LVDSPLL_0002\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\"" {  } { { "lvds_rx.sv" "u_pll" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\"" {  } { { "LVDSPLL/LVDSPLL_0002.v" "altera_pll_i" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569398 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751565569405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\"" {  } { { "LVDSPLL/LVDSPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 64.0 MHz " "Parameter \"reference_clock_frequency\" = \"64.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 64.000000 MHz " "Parameter \"output_clock_frequency0\" = \"64.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569408 ""}  } { { "LVDSPLL/LVDSPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565569408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALTLVDSRX rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx " "Elaborating entity \"myALTLVDSRX\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\"" {  } { { "lvds_rx.sv" "u_rx" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "myALTLVDSRX.v" "ALTLVDS_RX_component" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 800.0 Mbps " "Parameter \"data_rate\" = \"800.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 2 " "Parameter \"deserialization_factor\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 50000 " "Parameter \"inclock_period\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 800 " "Parameter \"input_data_rate\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myALTLVDSRX " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myALTLVDSRX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lvds_rx_reg_setting ON " "Parameter \"lvds_rx_reg_setting\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Dual-Regional clock " "Parameter \"outclock_resource\" = \"Dual-Regional clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode NORMAL " "Parameter \"pll_operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock UNUSED " "Parameter \"pll_self_reset_on_loss_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 20.000000 MHz " "Parameter \"refclk_frequency\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg RISING_EDGE " "Parameter \"rx_align_data_reg\" = \"RISING_EDGE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565569439 ""}  } { { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565569439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2 " "Elaborating entity \"altddio_in\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\"" {  } { { "altlvds_rx.tdf" "rx_deser_2" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 247 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2 rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\", which is child of megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 247 3 0 } } { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myALTLVDSRX_ddio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myALTLVDSRX_ddio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALTLVDSRX_ddio_in " "Found entity 1: myALTLVDSRX_ddio_in" {  } { { "db/myALTLVDSRX_ddio_in.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/myALTLVDSRX_ddio_in.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565569468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565569468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALTLVDSRX_ddio_in rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\|myALTLVDSRX_ddio_in:auto_generated " "Elaborating entity \"myALTLVDSRX_ddio_in\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\|myALTLVDSRX_ddio_in:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565569468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_8mp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_8mp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_8mp " "Found entity 1: sld_ela_trigger_8mp" {  } { { "db/sld_ela_trigger_8mp.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/sld_ela_trigger_8mp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565572054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565572054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_7d82.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_7d82.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_7d82 " "Found entity 1: sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_7d82" {  } { { "db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_7d82.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_7d82.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565572189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565572189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l84 " "Found entity 1: altsyncram_7l84" {  } { { "db/altsyncram_7l84.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_7l84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4bi " "Found entity 1: cntr_4bi" {  } { { "db/cntr_4bi.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_4bi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565573580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565573580 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565574120 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1751565574533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.07.03.19:59:35 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2025.07.03.19:59:35 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565575997 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565577154 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565577202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565577978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565578132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565578285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565578447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565578449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565578449 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1751565579085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565579313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565579313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565579394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565579394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565579395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565579395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565579466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565579466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565579550 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565579550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565579550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565579623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565579623 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[65\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2120 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[69\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2248 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[70\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2280 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[71\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2312 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[72\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2344 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[73\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2376 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[74\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2408 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[75\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2440 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[76\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_fd71:auto_generated\|a_dpfifo_2571:dpfifo\|altsyncram_9qn1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_9qn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9qn1.tdf" 2472 2 0 } } { "db/a_dpfifo_2571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2571.tdf" 47 2 0 } } { "db/scfifo_fd71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fd71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3049 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3749 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[37\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[38\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[39\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[40\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[41\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[42\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[43\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[44\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[45\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[46\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[47\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[48\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[49\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[64\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[65\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2314 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[66\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[67\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[68\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[69\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[70\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2489 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[71\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[72\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[73\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[74\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2629 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[75\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2664 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[76\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2699 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[77\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[78\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[79\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[80\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2839 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[81\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2874 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3049 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3749 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[110\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581106 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751565581106 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751565581106 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565581119 "|DE10_NANO_SoC_GHRD|signalTAPPLL_0002:mySignalTAPPLL|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751565581119 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751565581119 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565582673 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565582673 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 472 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565582673 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751565582673 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751565582673 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751565582723 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751565582723 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751565582723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565582744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 34 " "Parameter \"WIDTH_A\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 34 " "Parameter \"WIDTH_B\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751565582744 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751565582744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6j1 " "Found entity 1: altsyncram_a6j1" {  } { { "db/altsyncram_a6j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_a6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751565582769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565582769 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751565583618 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565584923 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1751565584923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565585124 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "687 " "687 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751565586079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565586289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565586784 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LVDSPLL 16 " "Ignored 16 assignments for entity \"LVDSPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565586952 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565586952 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565586952 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1751565586952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signalTAPPLL 16 " "Ignored 16 assignments for entity \"signalTAPPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565586952 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565586952 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565586952 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1751565586952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/augustin/Documents/TFE/Quartus/SPI_project/output_files/DE10_NANO_SoC_GHRD.map.smsg " "Generated suppressed messages file /home/augustin/Documents/TFE/Quartus/SPI_project/output_files/DE10_NANO_SoC_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565587349 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 382 447 0 0 65 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 382 of its 447 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 65 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1751565765836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 1 1 0 0 " "Adding 34 node(s), including 1 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751565766040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751565766040 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1751565766273 ""}  } { { "altera_pll.v" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1751565766273 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751565766544 "|DE10_NANO_SoC_GHRD|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751565766544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7186 " "Implemented 7186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751565766554 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751565766554 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1751565766554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5891 " "Implemented 5891 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751565766554 ""} { "Info" "ICUT_CUT_TM_RAMS" "564 " "Implemented 564 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751565766554 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1751565766554 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1751565766554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751565766554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 324 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751565766618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  3 20:02:46 2025 " "Processing ended: Thu Jul  3 20:02:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751565766618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:28 " "Elapsed time: 00:03:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751565766618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751565766618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751565766618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1751565769226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751565769226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  3 20:02:47 2025 " "Processing started: Thu Jul  3 20:02:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751565769226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1751565769226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1751565769227 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1751565769244 ""}
{ "Info" "0" "" "Project  = DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Project  = DE10_NANO_SoC_GHRD" 0 0 "Fitter" 0 0 1751565769245 ""}
{ "Info" "0" "" "Revision = DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Revision = DE10_NANO_SoC_GHRD" 0 0 "Fitter" 0 0 1751565769245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751565769433 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "14 " "Parallel compilation is enabled and will use up to 14 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1751565769433 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_SoC_GHRD 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_SoC_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1751565769476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751565769508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751565769508 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1751565769572 ""}  } { { "altera_pll.v" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1751565769572 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1751565769584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751565769928 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1751565772605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1751565772858 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 80 " "No exact pin location assignment(s) for 72 pins of 80 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751565773129 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1751565773145 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1751565773145 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "2 " "2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "LVDS_clk_in LVDS_clk_in(n) " "differential I/O pin \"LVDS_clk_in\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"LVDS_clk_in(n)\"." {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { LVDS_clk_in } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_clk_in" } { 0 "LVDS_clk_in(n)" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { LVDS_clk_in(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1751565780063 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "LVDS_data_in LVDS_data_in(n) " "differential I/O pin \"LVDS_data_in\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"LVDS_data_in(n)\"." {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { LVDS_data_in } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_data_in" } { 0 "LVDS_data_in(n)" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { LVDS_data_in(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1751565780063 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1751565780063 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1751565780763 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (4 global, 1 regional) " "Promoted 5 clocks (4 global, 1 regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component\|sd1 1 global CLKCTRL_G6 " "rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component\|sd1 with 1 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1751565781354 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1751565781354 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 81 global CLKCTRL_G14 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 81 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1751565781354 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|spim0_sclk_out\[0\]~CLKENA0 3 regional CLKCTRL_R78 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|spim0_sclk_out\[0\]~CLKENA0 with 3 fanout uses regional clock CLKCTRL_R78" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 2 45 0 89 36 " "Node drives Regional Clock Region 2 from (45, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1751565781354 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1751565781354 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2640 global CLKCTRL_G2 " "rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2640 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1751565781354 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 1795 global CLKCTRL_G7 " "FPGA_CLK1_50~inputCLKENA0 with 1795 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1751565781354 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1751565781354 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component\|sd1 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component\|sd1, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad LVDS_clk_in PIN_AF22 " "Refclk input I/O pad LVDS_clk_in is placed onto PIN_AF22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1751565781354 ""} { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad LVDS_clk_in(n) PIN_AF21 " "Refclk input I/O pad LVDS_clk_in(n) is placed onto PIN_AF21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1751565781354 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1751565781354 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1751565781354 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751565781354 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1751565784822 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1751565784822 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1751565784822 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1751565784822 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1751565784822 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_SOC_GHRD.sdc " "Reading SDC File: 'DE10_NANO_SOC_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1751565784869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SOC_GHRD.sdc 10 FPGA_CLK2_50 port " "Ignored filter at DE10_NANO_SOC_GHRD.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565784869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_NANO_SOC_GHRD.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_NANO_SOC_GHRD.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565784870 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565784870 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1751565784870 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 5 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 5 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1751565784871 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1751565784871 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1751565784871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1751565784871 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1751565784871 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1751565784904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1751565784906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785189 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785190 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785190 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1751565785191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785191 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785192 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785192 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785192 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785192 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785192 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785193 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785193 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785193 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785193 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785193 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785194 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785194 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785194 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785194 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785194 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785195 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785195 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785195 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785195 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785195 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785195 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785196 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785196 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785196 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785196 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785197 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785197 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785197 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785197 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785197 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785198 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785198 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785198 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785198 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785198 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785199 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785199 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785199 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785199 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785199 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785200 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785200 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785200 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785200 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785200 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785201 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785201 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785201 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785201 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785201 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785202 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785202 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785202 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785202 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785202 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785202 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785203 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785203 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785203 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785203 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785203 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785204 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785204 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785204 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785204 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785204 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785204 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785205 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785205 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785205 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785205 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785205 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785205 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785206 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785206 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785206 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785206 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785206 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785207 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785207 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785207 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785207 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785207 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785208 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785208 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785208 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785208 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785208 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785209 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785209 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785209 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1751565785209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565785209 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1751565785209 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1751565785212 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1751565785304 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1751565785304 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1751565785304 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LVDS_clk_in " "Node: LVDS_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] LVDS_clk_in " "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] is being clocked by LVDS_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1751565785305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1751565785305 "|DE10_NANO_SoC_GHRD|LVDS_clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565785317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1751565785317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1751565785373 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1751565785373 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1751565785382 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1751565785382 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565785383 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1751565785383 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1751565785385 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|hps_0\|fpga_interfaces\|peripheral_spim0\|sclk_out " "  10.000 u0\|hps_0\|fpga_interfaces\|peripheral_spim0\|sclk_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751565785385 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1751565785385 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751565785575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751565785615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1751565785617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751565785624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751565785646 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1751565785660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1751565785660 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1751565785668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1751565786571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 Block RAM " "Packed 34 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1751565786579 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751565786579 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751565787102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751565790193 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1751565791677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751565797504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751565804300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751565809372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751565809372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751565812851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.5% " "3e+03 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1751565819843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751565822306 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751565822306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751565831468 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751565831468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751565831471 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.16 " "Total time spent on timing analysis during the Fitter is 8.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751565834615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751565834843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751565836844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751565836848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751565839813 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751565850649 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1751565851101 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/augustin/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/augustin/Documents/TFE/Quartus/SPI_project/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1751565851117 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1751565851117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/augustin/Documents/TFE/Quartus/SPI_project/output_files/DE10_NANO_SoC_GHRD.fit.smsg " "Generated suppressed messages file /home/augustin/Documents/TFE/Quartus/SPI_project/output_files/DE10_NANO_SoC_GHRD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751565851599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 208 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3682 " "Peak virtual memory: 3682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751565853763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  3 20:04:13 2025 " "Processing ended: Thu Jul  3 20:04:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751565853763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751565853763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:22 " "Total CPU time (on all processors): 00:05:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751565853763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751565853763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1751565855278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751565855278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  3 20:04:15 2025 " "Processing started: Thu Jul  3 20:04:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751565855278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751565855278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751565855279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751565857322 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751565863953 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1751565865756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751565865862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  3 20:04:25 2025 " "Processing ended: Thu Jul  3 20:04:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751565865862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751565865862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751565865862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751565865862 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1751565866611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1751565868433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751565868434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  3 20:04:26 2025 " "Processing started: Thu Jul  3 20:04:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751565868434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751565868434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_sta DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751565868434 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751565868453 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LVDSPLL 16 " "Ignored 16 assignments for entity \"LVDSPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565869545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565869545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565869545 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1751565869545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signalTAPPLL 16 " "Ignored 16 assignments for entity \"signalTAPPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565869546 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565869546 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1751565869546 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1751565869546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751565869623 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "14 " "Parallel compilation is enabled and will use up to 14 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1751565869623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565869655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565869655 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1751565870748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1751565870748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1751565870748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1751565870748 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1751565870748 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_SOC_GHRD.sdc " "Reading SDC File: 'DE10_NANO_SOC_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1751565870832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SOC_GHRD.sdc 10 FPGA_CLK2_50 port " "Ignored filter at DE10_NANO_SOC_GHRD.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565870832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_NANO_SOC_GHRD.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_NANO_SOC_GHRD.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565870833 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SOC_GHRD.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565870833 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751565870833 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 10 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 10 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1751565870834 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1751565870834 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565870834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1751565870834 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1751565870835 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1751565870876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1751565870894 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1751565870895 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565871313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871378 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871379 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871379 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1751565871381 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1751565871381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871382 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871382 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871382 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871382 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871383 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871383 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871383 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871383 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871383 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871384 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871384 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871384 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871384 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871384 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871385 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871385 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871385 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871385 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871385 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871385 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871386 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871386 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871386 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871386 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871386 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871387 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871387 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871387 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871387 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871388 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871388 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871388 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871388 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871388 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871389 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871389 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871389 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871389 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871389 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871389 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871390 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871390 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871390 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871390 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871390 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871390 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871391 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871391 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871391 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871391 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871391 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871392 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871392 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871392 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871392 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871392 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871393 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871393 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871393 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871393 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871393 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871394 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871394 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871394 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871394 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871394 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871394 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871395 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871395 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871395 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871395 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871395 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871396 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871396 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871396 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871396 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871396 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871397 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871397 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871397 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871397 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871397 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871397 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871398 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871398 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871398 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871398 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871398 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871398 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871399 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871399 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871399 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1751565871399 ""}  } { { "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1751565871399 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1751565871403 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1751565871515 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1751565871515 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1751565871516 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LVDS_clk_in " "Node: LVDS_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] LVDS_clk_in " "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] is being clocked by LVDS_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1751565871518 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1751565871518 "|DE10_NANO_SoC_GHRD|LVDS_clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565871536 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1751565871536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565872726 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565872726 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1751565872748 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565872748 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565872749 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565872749 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751565872751 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1751565872761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.574 " "Worst-case setup slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.924               0.000 FPGA_CLK1_50  " "    8.924               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.929               0.000 altera_reserved_tck  " "    9.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565872866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 FPGA_CLK1_50  " "    0.261               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 altera_reserved_tck  " "    0.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565872884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.666               0.000 FPGA_CLK1_50  " "   13.666               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.649               0.000 altera_reserved_tck  " "   35.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565872894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 altera_reserved_tck  " "    0.981               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 FPGA_CLK1_50  " "    1.010               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565872904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.818               0.000 FPGA_CLK1_50  " "    8.818               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.263               0.000 altera_reserved_tck  " "   18.263               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565872908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565872908 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.545 ns " "Worst Case Available Settling Time: 37.545 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565873005 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565873005 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1751565873060 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565873466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874065 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565874065 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565874086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874106 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565874106 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565874127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565874127 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1751565874158 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1751565874255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751565874290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751565880670 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1751565881233 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1751565881233 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1751565881233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LVDS_clk_in " "Node: LVDS_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] LVDS_clk_in " "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] is being clocked by LVDS_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1751565881235 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1751565881235 "|DE10_NANO_SoC_GHRD|LVDS_clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565881251 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1751565881251 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565882402 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565882402 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1751565882423 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565882423 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565882424 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565882424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.573 " "Worst-case setup slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 FPGA_CLK1_50  " "    9.371               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.961               0.000 altera_reserved_tck  " "    9.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565882524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 FPGA_CLK1_50  " "    0.249               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 altera_reserved_tck  " "    0.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565882557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.952               0.000 FPGA_CLK1_50  " "   13.952               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.890               0.000 altera_reserved_tck  " "   35.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565882581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 FPGA_CLK1_50  " "    0.929               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 altera_reserved_tck  " "    0.998               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565882607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.813               0.000 FPGA_CLK1_50  " "    8.813               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.222               0.000 altera_reserved_tck  " "   18.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565882626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565882626 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.490 ns " "Worst Case Available Settling Time: 37.490 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565882711 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565882711 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1751565882789 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565883198 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883736 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565883736 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565883771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883807 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565883807 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565883843 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565883843 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1751565883889 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1751565884017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751565884278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751565888313 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1751565888821 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1751565888821 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1751565888821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LVDS_clk_in " "Node: LVDS_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] LVDS_clk_in " "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] is being clocked by LVDS_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1751565888823 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1751565888823 "|DE10_NANO_SoC_GHRD|LVDS_clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565888839 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1751565888839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565890008 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565890009 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1751565890030 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565890030 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565890031 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565890031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.834               0.000 altera_reserved_tck  " "   12.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.713               0.000 FPGA_CLK1_50  " "   13.713               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565890080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 FPGA_CLK1_50  " "    0.139               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 altera_reserved_tck  " "    0.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565890128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.923               0.000 FPGA_CLK1_50  " "   15.923               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.103               0.000 altera_reserved_tck  " "   37.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565890169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 altera_reserved_tck  " "    0.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 FPGA_CLK1_50  " "    0.494               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565890211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.487               0.000 FPGA_CLK1_50  " "    8.487               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.078               0.000 altera_reserved_tck  " "   18.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565890246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565890246 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.722 ns " "Worst Case Available Settling Time: 38.722 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565890331 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565890331 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1751565890455 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565890863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891561 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565891561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891613 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565891613 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565891664 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565891716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565891716 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565891777 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1751565891778 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1751565891938 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1751565892457 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1751565892457 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1751565892457 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LVDS_clk_in " "Node: LVDS_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] LVDS_clk_in " "Register soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|in_wr_ptr_gray\[4\] is being clocked by LVDS_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1751565892459 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1751565892459 "|DE10_NANO_SoC_GHRD|LVDS_clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1751565892474 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1751565892474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565893612 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565893612 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625 " "Node: u_lvds_rx\|u_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 15.625" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1751565893633 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565893633 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1751565893634 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1751565893634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.119               0.000 altera_reserved_tck  " "   13.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.774               0.000 FPGA_CLK1_50  " "   14.774               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565893700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 FPGA_CLK1_50  " "    0.122               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 altera_reserved_tck  " "    0.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565893771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.687               0.000 FPGA_CLK1_50  " "   16.687               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.605               0.000 altera_reserved_tck  " "   37.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565893830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.341 " "Worst-case removal slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altera_reserved_tck  " "    0.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 FPGA_CLK1_50  " "    0.425               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565893886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.416               0.000 FPGA_CLK1_50  " "    8.416               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.158               0.000 altera_reserved_tck  " "   18.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751565893935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751565893935 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.798 ns " "Worst Case Available Settling Time: 38.798 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751565894022 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565894022 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1751565894208 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565894615 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565895545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565895611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565895676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1751565895744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751565895744 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1751565895822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751565897438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751565897439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 226 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 226 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2121 " "Peak virtual memory: 2121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751565897911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  3 20:04:57 2025 " "Processing ended: Thu Jul  3 20:04:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751565897911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751565897911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751565897911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751565897911 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 759 s " "Quartus Prime Full Compilation was successful. 0 errors, 759 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751565899041 ""}
