{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:58:54 2021 " "Info: Processing started: Sun Jul 04 14:58:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(41) " "Warning (10268): Verilog HDL information at HDCPU.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 HDCPU.v(322) " "Warning (10229): Verilog HDL Expression warning at HDCPU.v(322): truncated literal to match 2 bits" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(54) " "Warning (10268): Verilog HDL information at HDCPU.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hdcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDCPU " "Info: Found entity 1: HDCPU" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDCPU " "Info: Elaborating entity \"HDCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(67) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(67): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(68) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(68): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(69) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(69): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(77) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(77): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(78) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(78): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(79) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(79): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(80) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(80): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(81) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(81): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(99) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(99): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(100): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(102) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(102): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HDCPU.v(107) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(107): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EI HDCPU.v(112) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(112): variable \"EI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(113) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(113): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HDCPU.v(113) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(113): truncated value with size 32 to match size of target (8)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C HDCPU.v(162) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(162): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EI HDCPU.v(164) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(164): variable \"EI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(169) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(169): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z HDCPU.v(179) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(179): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EI HDCPU.v(181) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(181): variable \"EI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(186) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(186): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_R0 HDCPU.v(235) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(235): variable \"SELF_R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C HDCPU.v(236) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(236): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(238) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(238): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(239) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(239): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(239) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(239): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(243) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(243): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(257) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(257): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(258) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(258): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(258) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(258): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(263) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(263): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(268) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(268): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_IR HDCPU.v(304) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(304): variable \"SELF_IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C HDCPU.v(305) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(305): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(307) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(307): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(308) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(308): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(308) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(308): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(312) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(312): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(322) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(322): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HDCPU.v(324) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(324): truncated value with size 32 to match size of target (8)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(329) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(329): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(330) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(330): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(330) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(330): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(335) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(335): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_R0 HDCPU.v(340) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(340): variable \"SELF_R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(361) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(361): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(362) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(362): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(362) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(362): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(367) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(367): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(372) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(372): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "HDCPU.v(65) " "Warning (10270): Verilog HDL Case Statement warning at HDCPU.v(65): incomplete case statement has no default case item" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SST0 HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELF_PC HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SELF_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EI HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"EI\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELF_R0 HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SELF_R0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELF_IR HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SELF_IR\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EI HDCPU.v(54) " "Info (10041): Inferred latch for \"EI\" at HDCPU.v(54)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SST0 HDCPU.v(54) " "Info (10041): Inferred latch for \"SST0\" at HDCPU.v(54)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[3\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[3\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[4\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[4\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[5\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[5\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[6\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[6\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[3\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[3\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[4\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[4\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[5\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[5\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[6\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[6\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[7\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[7\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.101 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.101\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.100 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.100\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.011 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.011\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.010 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.010\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.001 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.001\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.000 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.000\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[3\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[3\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[4\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[4\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[5\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[5\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[6\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[6\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[7\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[7\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"count\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"count\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"count\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "EI " "Warning: LATCH primitive \"EI\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 35 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[0\] " "Warning: LATCH primitive \"SELF_PC\[0\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[1\] " "Warning: LATCH primitive \"SELF_PC\[1\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[2\] " "Warning: LATCH primitive \"SELF_PC\[2\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[3\] " "Warning: LATCH primitive \"SELF_PC\[3\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[4\] " "Warning: LATCH primitive \"SELF_PC\[4\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[5\] " "Warning: LATCH primitive \"SELF_PC\[5\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[6\] " "Warning: LATCH primitive \"SELF_PC\[6\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[7\] " "Warning: LATCH primitive \"SELF_PC\[7\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_R0\[0\] " "Warning: LATCH primitive \"SELF_R0\[0\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LDC GND " "Warning (13410): Pin \"LDC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LDZ GND " "Warning (13410): Pin \"LDZ\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[0\] GND " "Warning (13410): Pin \"S\[0\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[1\] GND " "Warning (13410): Pin \"S\[1\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[2\] GND " "Warning (13410): Pin \"S\[2\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[3\] GND " "Warning (13410): Pin \"S\[3\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M GND " "Warning (13410): Pin \"M\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ABUS GND " "Warning (13410): Pin \"ABUS\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCINC GND " "Warning (13410): Pin \"PCINC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LPC GND " "Warning (13410): Pin \"LPC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCADD GND " "Warning (13410): Pin \"PCADD\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LIR GND " "Warning (13410): Pin \"LIR\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LONG GND " "Warning (13410): Pin \"LONG\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLR " "Info: Promoted clear signal driven by pin \"CLR\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "T3 " "Info: Promoted clock signal driven by pin \"T3\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "Warning (15610): No output dependent on input pin \"C\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z " "Warning (15610): No output dependent on input pin \"Z\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "Warning (15610): No output dependent on input pin \"IR\[4\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "Warning (15610): No output dependent on input pin \"IR\[5\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "Warning (15610): No output dependent on input pin \"IR\[6\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "Warning (15610): No output dependent on input pin \"IR\[7\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[3\] " "Warning (15610): No output dependent on input pin \"W\[3\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "35 " "Info: Implemented 35 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "4 " "Info: Implemented 4 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/Github/HD-CPU/nopipe/HDCPU.map.smsg " "Info: Generated suppressed messages file D:/Code/Github/HD-CPU/nopipe/HDCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 14:58:55 2021 " "Info: Processing ended: Sun Jul 04 14:58:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:58:56 2021 " "Info: Processing started: Sun Jul 04 14:58:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HDCPU EPM7128SLC84-15 " "Info: Selected device EPM7128SLC84-15 for design \"HDCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 14:58:56 2021 " "Info: Processing ended: Sun Jul 04 14:58:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:58:57 2021 " "Info: Processing started: Sun Jul 04 14:58:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 14:58:58 2021 " "Info: Processing ended: Sun Jul 04 14:58:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:58:59 2021 " "Info: Processing started: Sun Jul 04 14:58:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "count\[2\]~30 " "Warning: Node \"count\[2\]~30\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add1~3 " "Warning: Node \"Add1~3\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "count\[1\]~26 " "Warning: Node \"count\[1\]~26\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add1~4 " "Warning: Node \"Add1~4\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "count\[0\]~23 " "Warning: Node \"count\[0\]~23\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "SST0~9 " "Warning: Node \"SST0~9\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T3 " "Info: Assuming node \"T3\" is an undefined clock" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } } { "e:/quartus/v9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/v9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "T3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "T3 register ST0 register ST0 32.26 MHz 31.0 ns Internal " "Info: Clock \"T3\" has Internal fmax of 32.26 MHz between source register \"ST0\" and destination register \"ST0\" (period= 31.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest register register " "Info: + Longest register to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ST0 1 REG LC33 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Mux27~5 2 COMB LC42 5 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC42; Fanout = 5; COMB Node = 'Mux27~5'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ST0 Mux27~5 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 18.000 ns SST0~9 3 COMB LOOP LC47 4 " "Info: 3: + IC(0.000 ns) + CELL(9.000 ns) = 18.000 ns; Loc. = LC47; Fanout = 4; COMB LOOP Node = 'SST0~9'" { { "Info" "ITDB_PART_OF_SCC" "SST0~9 LC47 " "Info: Loc. = LC47; Node \"SST0~9\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux27~5 SST0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 26.000 ns ST0 4 REG LC33 15 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SST0~9 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 84.62 % ) " "Info: Total cell delay = 22.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 4.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { ST0 Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { ST0 {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 7.000ns 9.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 3.000 ns + Shortest register " "Info: + Shortest clock path from clock \"T3\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 source 3.000 ns - Longest register " "Info: - Longest clock path from clock \"T3\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { ST0 Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { ST0 {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 7.000ns 9.000ns 6.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ST0 W\[1\] T3 29.000 ns register " "Info: tsu for register \"ST0\" (data pin = \"W\[1\]\", clock pin = \"T3\") is 29.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.000 ns + Longest pin register " "Info: + Longest pin to register delay is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns W\[1\] 1 PIN PIN_12 26 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_12; Fanout = 26; PIN Node = 'W\[1\]'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[1] } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Mux27~5 2 COMB LC42 5 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC42; Fanout = 5; COMB Node = 'Mux27~5'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { W[1] Mux27~5 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 20.000 ns SST0~9 3 COMB LOOP LC47 4 " "Info: 3: + IC(0.000 ns) + CELL(9.000 ns) = 20.000 ns; Loc. = LC47; Fanout = 4; COMB LOOP Node = 'SST0~9'" { { "Info" "ITDB_PART_OF_SCC" "SST0~9 LC47 " "Info: Loc. = LC47; Node \"SST0~9\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux27~5 SST0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns ST0 4 REG LC33 15 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SST0~9 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 85.71 % ) " "Info: Total cell delay = 24.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 4.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { W[1] Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { W[1] {} W[1]~out {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 9.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 3.000 ns - Shortest register " "Info: - Shortest clock path from clock \"T3\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { W[1] Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { W[1] {} W[1]~out {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 9.000ns 6.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "T3 SBUS ST0 17.000 ns register " "Info: tco from clock \"T3\" to destination pin \"SBUS\" through register \"ST0\" is 17.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 source 3.000 ns + Longest register " "Info: + Longest clock path from clock \"T3\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ST0 1 REG LC33 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Mux13~8 2 COMB LC49 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC49; Fanout = 1; COMB Node = 'Mux13~8'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ST0 Mux13~8 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns SBUS 3 PIN PIN_41 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'SBUS'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux13~8 SBUS } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { ST0 Mux13~8 SBUS } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { ST0 {} Mux13~8 {} SBUS {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { ST0 Mux13~8 SBUS } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { ST0 {} Mux13~8 {} SBUS {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR CIN 60.000 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"CIN\" is 60.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLR 1 PIN PIN_1 56 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_1; Fanout = 56; PIN Node = 'CLR'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 11.000 ns count\[0\]~23 2 COMB LOOP LC34 9 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 11.000 ns; Loc. = LC34; Fanout = 9; COMB LOOP Node = 'count\[0\]~23'" { { "Info" "ITDB_PART_OF_SCC" "count\[0\]~23 LC34 " "Info: Loc. = LC34; Node \"count\[0\]~23\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLR count[0]~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(18.000 ns) 29.000 ns count\[1\]~26 3 COMB LOOP LC36 6 " "Info: 3: + IC(0.000 ns) + CELL(18.000 ns) = 29.000 ns; Loc. = LC36; Fanout = 6; COMB LOOP Node = 'count\[1\]~26'" { { "Info" "ITDB_PART_OF_SCC" "count\[0\]~23 LC34 " "Info: Loc. = LC34; Node \"count\[0\]~23\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~4 LC44 " "Info: Loc. = LC44; Node \"Add1~4\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "count\[1\]~26 LC36 " "Info: Loc. = LC36; Node \"count\[1\]~26\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { count[0]~23 count[1]~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(18.000 ns) 47.000 ns count\[2\]~30 4 COMB LOOP LC41 4 " "Info: 4: + IC(0.000 ns) + CELL(18.000 ns) = 47.000 ns; Loc. = LC41; Fanout = 4; COMB LOOP Node = 'count\[2\]~30'" { { "Info" "ITDB_PART_OF_SCC" "count\[1\]~26 LC36 " "Info: Loc. = LC36; Node \"count\[1\]~26\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "count\[2\]~30 LC41 " "Info: Loc. = LC41; Node \"count\[2\]~30\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2]~30 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "count\[0\]~23 LC34 " "Info: Loc. = LC34; Node \"count\[0\]~23\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~4 LC44 " "Info: Loc. = LC44; Node \"Add1~4\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~3 LC48 " "Info: Loc. = LC48; Node \"Add1~3\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2]~30 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~3 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { count[1]~26 count[2]~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 56.000 ns CIN~6 5 COMB LC64 1 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 56.000 ns; Loc. = LC64; Fanout = 1; COMB Node = 'CIN~6'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { count[2]~30 CIN~6 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 60.000 ns CIN 6 PIN PIN_33 0 " "Info: 6: + IC(0.000 ns) + CELL(4.000 ns) = 60.000 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'CIN'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CIN~6 CIN } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "58.000 ns ( 96.67 % ) " "Info: Total cell delay = 58.000 ns ( 96.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 3.33 % ) " "Info: Total interconnect delay = 2.000 ns ( 3.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "60.000 ns" { CLR count[0]~23 count[1]~26 count[2]~30 CIN~6 CIN } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "60.000 ns" { CLR {} CLR~out {} count[0]~23 {} count[1]~26 {} count[2]~30 {} CIN~6 {} CIN {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 18.000ns 18.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ST0 SW\[1\] T3 -3.000 ns register " "Info: th for register \"ST0\" (data pin = \"SW\[1\]\", clock pin = \"T3\") is -3.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 3.000 ns + Longest register " "Info: + Longest clock path from clock \"T3\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns SW\[1\] 1 PIN PIN_5 52 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_5; Fanout = 52; PIN Node = 'SW\[1\]'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SW[1] ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SW[1] ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SW[1] {} SW[1]~out {} ST0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SW[1] ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SW[1] {} SW[1]~out {} ST0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 14:58:59 2021 " "Info: Processing ended: Sun Jul 04 14:58:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:59:00 2021 " "Info: Processing started: Sun Jul 04 14:59:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Warning: Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 0 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 14:59:00 2021 " "Info: Processing ended: Sun Jul 04 14:59:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Info: Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
