<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2024.1.0.3</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</p>
        <p>Date: Thu Jul 18 02:21:31 2024
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>UART_TOP</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td>40.000</td>
                <td>25.000</td>
                <td>38.209</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain i_Clk</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>UART_RX_Inst/r_Clock_Count[3]:CLK</td>
                <td>UART_RX_Inst/o_RX_Byte[6]:EN</td>
                <td>1.601</td>
                <td>38.209</td>
                <td>4.356</td>
                <td>42.565</td>
                <td>0.128</td>
                <td>1.791</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>UART_RX_Inst/r_Clock_Count[4]:CLK</td>
                <td>UART_RX_Inst/o_RX_Byte[6]:EN</td>
                <td>1.461</td>
                <td>38.349</td>
                <td>4.216</td>
                <td>42.565</td>
                <td>0.128</td>
                <td>1.651</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>UART_RX_Inst/r_Clock_Count[3]:CLK</td>
                <td>UART_RX_Inst/o_RX_Byte[2]:EN</td>
                <td>1.416</td>
                <td>38.401</td>
                <td>4.171</td>
                <td>42.572</td>
                <td>0.128</td>
                <td>1.599</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>UART_RX_Inst/r_Clock_Count[3]:CLK</td>
                <td>UART_RX_Inst/r_Clock_Count[2]:D</td>
                <td>1.557</td>
                <td>38.434</td>
                <td>4.312</td>
                <td>42.746</td>
                <td>0.000</td>
                <td>1.566</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>UART_RX_Inst/r_Clock_Count[3]:CLK</td>
                <td>UART_RX_Inst/r_Clock_Count[0]:D</td>
                <td>1.552</td>
                <td>38.440</td>
                <td>4.307</td>
                <td>42.747</td>
                <td>0.000</td>
                <td>1.560</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: UART_RX_Inst/r_Clock_Count[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_RX_Inst/o_RX_Byte[6]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>42.565</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.356</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>38.209</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Clk</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>i_Clk_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.280</td>
                <td>0.889</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.030</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:A</td>
                <td>net</td>
                <td>i_Clk_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.612</td>
                <td>1.642</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>1.813</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:A</td>
                <td>net</td>
                <td>I_1/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.393</td>
                <td>2.206</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.264</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/r_Clock_Count[3]:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.491</td>
                <td>2.755</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/r_Clock_Count[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.209</td>
                <td>2.964</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/r_Bit_Index_1_sqmuxa:D</td>
                <td>net</td>
                <td>UART_RX_Inst/r_Clock_Count_Z[3]</td>
                <td/>
                <td>+</td>
                <td>0.372</td>
                <td>3.336</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/r_Bit_Index_1_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.156</td>
                <td>3.492</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/o_RX_Byte_80_0:B</td>
                <td>net</td>
                <td>UART_RX_Inst/r_Bit_Index_1_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.261</td>
                <td>3.753</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/o_RX_Byte_80_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>3.806</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/o_RX_Byte[6]:EN</td>
                <td>net</td>
                <td>UART_RX_Inst/o_RX_Byte_80</td>
                <td/>
                <td>+</td>
                <td>0.550</td>
                <td>4.356</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.356</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>40.000</td>
                <td>40.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>40.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Clk</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>40.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>40.528</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>i_Clk_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.255</td>
                <td>40.783</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>40.905</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:A</td>
                <td>net</td>
                <td>i_Clk_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.556</td>
                <td>41.461</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>41.617</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:A</td>
                <td>net</td>
                <td>I_1/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>41.974</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>42.026</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_RX_Inst/o_RX_Byte[6]:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.417</td>
                <td>42.443</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.250</td>
                <td>42.693</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>UART_RX_Inst/o_RX_Byte[6]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.128</td>
                <td>42.565</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>42.565</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_Clock_Count[0]:EN</td>
                <td>9.137</td>
                <td/>
                <td>9.137</td>
                <td/>
                <td>0.128</td>
                <td>6.811</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_Clock_Count[3]:EN</td>
                <td>9.136</td>
                <td/>
                <td>9.136</td>
                <td/>
                <td>0.128</td>
                <td>6.810</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_Clock_Count[2]:EN</td>
                <td>9.136</td>
                <td/>
                <td>9.136</td>
                <td/>
                <td>0.128</td>
                <td>6.810</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_Clock_Count[1]:EN</td>
                <td>9.136</td>
                <td/>
                <td>9.136</td>
                <td/>
                <td>0.128</td>
                <td>6.810</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_Clock_Count[4]:EN</td>
                <td>9.135</td>
                <td/>
                <td>9.135</td>
                <td/>
                <td>0.128</td>
                <td>6.809</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_TX_Inst/r_Clock_Count[0]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.137</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Reset</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.610</td>
                <td>0.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>i_Reset_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.946</td>
                <td>24</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/un1_r_TX_Data_0_sqmuxa:A</td>
                <td>net</td>
                <td>i_Reset_c</td>
                <td/>
                <td>+</td>
                <td>7.547</td>
                <td>8.493</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/un1_r_TX_Data_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.200</td>
                <td>8.693</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_SM_Main_RNIBS9U7[4]:A</td>
                <td>net</td>
                <td>UART_TX_Inst/un1_r_TX_Data_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>8.825</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_SM_Main_RNIBS9U7[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.090</td>
                <td>8.915</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_Clock_Count[0]:EN</td>
                <td>net</td>
                <td>UART_TX_Inst/r_Clock_Counte</td>
                <td/>
                <td>+</td>
                <td>0.222</td>
                <td>9.137</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.137</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Clk</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>i_Clk_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.255</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:A</td>
                <td>net</td>
                <td>i_Clk_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.556</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:A</td>
                <td>net</td>
                <td>I_1/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_Clock_Count[0]:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.428</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_Clock_Count[0]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.128</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>UART_TX_Inst/o_TX_Active:CLK</td>
                <td>o_UART_TX</td>
                <td>5.154</td>
                <td/>
                <td>7.897</td>
                <td/>
                <td>7.897</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>UART_TX_Inst/o_TX_Serial:CLK</td>
                <td>o_UART_TX</td>
                <td>5.077</td>
                <td/>
                <td>7.820</td>
                <td/>
                <td>7.820</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: UART_TX_Inst/o_TX_Active:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: o_UART_TX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.897</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Clk</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>i_Clk_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.280</td>
                <td>0.889</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.030</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:A</td>
                <td>net</td>
                <td>i_Clk_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.612</td>
                <td>1.642</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>1.813</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:A</td>
                <td>net</td>
                <td>I_1/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.393</td>
                <td>2.206</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.264</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/o_TX_Active:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.479</td>
                <td>2.743</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/o_TX_Active:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>2.944</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/o_UART_TX:A</td>
                <td>net</td>
                <td>UART_TX_Inst/w_TX_Active</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>3.129</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/o_UART_TX:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.142</td>
                <td>3.271</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>o_UART_TX_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>o_UART_TX_c</td>
                <td/>
                <td>+</td>
                <td>1.081</td>
                <td>4.352</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>o_UART_TX_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>5.270</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>o_UART_TX_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>o_UART_TX_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.270</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>o_UART_TX_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.627</td>
                <td>7.897</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>o_UART_TX</td>
                <td>net</td>
                <td>o_UART_TX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.897</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.897</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>o_UART_TX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_SM_Main[4]:ALn</td>
                <td>8.426</td>
                <td/>
                <td>8.426</td>
                <td/>
                <td>0.196</td>
                <td>6.172</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_SM_Main[1]:ALn</td>
                <td>8.426</td>
                <td/>
                <td>8.426</td>
                <td/>
                <td>0.196</td>
                <td>6.172</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_SM_Main[0]:ALn</td>
                <td>8.426</td>
                <td/>
                <td>8.426</td>
                <td/>
                <td>0.196</td>
                <td>6.172</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_SM_Main[3]:ALn</td>
                <td>8.425</td>
                <td/>
                <td>8.425</td>
                <td/>
                <td>0.196</td>
                <td>6.171</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>i_Reset</td>
                <td>UART_TX_Inst/r_SM_Main[2]:ALn</td>
                <td>8.425</td>
                <td/>
                <td>8.425</td>
                <td/>
                <td>0.196</td>
                <td>6.171</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_TX_Inst/r_SM_Main[4]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.426</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Reset</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.610</td>
                <td>0.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>i_Reset_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.946</td>
                <td>24</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_SM_Main[4]:ALn</td>
                <td>net</td>
                <td>i_Reset_c</td>
                <td/>
                <td>+</td>
                <td>7.480</td>
                <td>8.426</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.426</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Clk</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Clk</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Clk_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>i_Clk_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.255</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:A</td>
                <td>net</td>
                <td>i_Clk_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.556</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:A</td>
                <td>net</td>
                <td>I_1/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_SM_Main[4]:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_TX_Inst/r_SM_Main[4]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
