-----
Input in normal order
[0, 1, 2, 3]
[4, 5, 6, 7]
.....
[252, 254, 254, 255]

Structure:

RAM =>>>> SIPO_A => circuit =>>>> SIPO_A
RAM =>>>> SIPO_B => circuit =>>>> SIPO_B
RAM =>>>> SIPO_C => circuit =>>>> SIPO_C
RAM =>>>> SIPO_D => circuit =>>>> SIPO_D

32: [1] 0 32
32: [1] 16 48
16: [2] 0 16
16: [3] 32 48

32: [1] 8 40
32: [1] 24 56
16: [2] 8 24
16: [3] 40 56

32: [1] 4 36
32: [1] 20 52
16: [2] 4 20
16: [3] 36 52

32: [1] 12 44
32: [1] 28 60
16: [2] 12 28
16: [3] 44 60

-----------------

32: [1] 1 33
32: [1] 17 49
16: [2] 1 17
16: [3] 33 49

32: [1] 9 41
32: [1] 25 57
16: [2] 9 25
16: [3] 41 57

32: [1] 5 37
32: [1] 21 53
16: [2] 5 21
16: [3] 37 53

32: [1] 13 45
32: [1] 29 61
16: [2] 13 29
16: [3] 45 61

---------------

32: [1] 2 34
32: [1] 18 50
16: [2] 2 18
16: [3] 34 50

32: [1] 10 42
32: [1] 26 58
16: [2] 10 26
16: [3] 42 58

32: [1] 6 38
32: [1] 22 54
16: [2] 6 22
16: [3] 38 54

32: [1] 14 46
32: [1] 30 62
16: [2] 14 30
16: [3] 46 62

----------------
32: [1] 3 35
32: [1] 19 51
16: [2] 3 19
16: [3] 35 51

32: [1] 11 43
32: [1] 27 59
16: [2] 11 27
16: [3] 43 59

32: [1] 7 39
32: [1] 23 55
16: [2] 7 23
16: [3] 39 55

32: [1] 15 47
32: [1] 31 63
16: [2] 15 31
16: [3] 47 63

-------------------
After 1st iteration, skip SIPO before circuit, bypass

RAM =>>>> circuit =>>>> SIPO_A
RAM =>>>> circuit =>>>> SIPO_B
RAM =>>>> circuit =>>>> SIPO_C
RAM =>>>> circuit =>>>> SIPO_D

8: [4] 0 8
8: [4] 4 12
4: [8] 0 4
4: [9] 8 12

8: [4] 2 10
8: [4] 6 14
4: [8] 2 6
4: [9] 10 14


8: [4] 1 9
8: [4] 5 13
4: [8] 1 5
4: [9] 9 13

8: [4] 3 11
8: [4] 7 15
4: [8] 3 7
4: [9] 11 15
-------------------

8: [5] 16 24
8: [5] 20 28
4: [10] 16 20
4: [11] 24 28

8: [5] 18 26
8: [5] 22 30
4: [10] 18 22
4: [11] 26 30

8: [5] 17 25
8: [5] 21 29
4: [10] 17 21
4: [11] 25 29

8: [5] 19 27
8: [5] 23 31
4: [10] 19 23
4: [11] 27 31

--------------------

8: [6] 32 40
8: [6] 36 44
4: [12] 32 36
4: [13] 40 44

8: [6] 34 42
8: [6] 38 46
4: [12] 34 38
4: [13] 42 46

8: [6] 33 41
8: [6] 37 45
4: [12] 33 37
4: [13] 41 45

8: [6] 35 43
8: [6] 39 47
4: [12] 35 39
4: [13] 43 47

---------------------

8: [7] 48 56
8: [7] 52 60
4: [14] 48 52
4: [15] 56 60

8: [7] 50 58
8: [7] 54 62
4: [14] 50 54
4: [15] 58 62

8: [7] 49 57
8: [7] 53 61
4: [14] 49 53
4: [15] 57 61

8: [7] 51 59
8: [7] 55 63
4: [14] 51 55
4: [15] 59 63


----------------------------------
Parallel out, store back to RAM directly, bypass SIPO
RAM =>>>> circuit =>>>> PO_A
RAM =>>>> circuit =>>>> PO_B
RAM =>>>> circuit =>>>> PO_C
RAM =>>>> circuit =>>>> PO_D


2: [16] 0 2
2: [16] 1 3
1: [32] 0 1
1: [33] 2 3

2: [17] 4 6
2: [17] 5 7
1: [34] 4 5
1: [35] 6 7

2: [18] 8 10
2: [18] 9 11
1: [36] 8 9
1: [37] 10 11

2: [19] 12 14
2: [19] 13 15
1: [38] 12 13
1: [39] 14 15

---------------------

2: [20] 16 18
2: [20] 17 19
1: [40] 16 17
1: [41] 18 19

2: [21] 20 22
2: [21] 21 23
1: [42] 20 21
1: [43] 22 23

2: [22] 24 26
2: [22] 25 27
1: [44] 24 25
1: [45] 26 27

2: [23] 28 30
2: [23] 29 31
1: [46] 28 29
1: [47] 30 31

---------------------

2: [24] 32 34
2: [24] 33 35
1: [48] 32 33
1: [49] 34 35

2: [25] 36 38
2: [25] 37 39
1: [50] 36 37
1: [51] 38 39

2: [26] 40 42
2: [26] 41 43
1: [52] 40 41
1: [53] 42 43

2: [27] 44 46
2: [27] 45 47
1: [54] 44 45
1: [55] 46 47

---------------------

2: [28] 48 50
2: [28] 49 51
1: [56] 48 49
1: [57] 50 51

2: [29] 52 54
2: [29] 53 55
1: [58] 52 53
1: [59] 54 55

2: [30] 56 58
2: [30] 57 59
1: [60] 56 57
1: [61] 58 59

2: [31] 60 62
2: [31] 61 63
1: [62] 60 61
1: [63] 62 63