/*******************************************************************************
* Copyright 2010, Cypress Semiconductor Corporation.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#include <string.h>
#include <cytypes.h>
#include <cydevice.h>
#include <cydevice_trm.h>
#include <cyfitter.h>
#include <CyLib.h>
#include <CyDmac.h>
#include <cyfitter_cfg.h>

/* Clock startup error codes                                                   */
#define CYCLOCKSTART_NO_ERROR    0
#define CYCLOCKSTART_XTAL_ERROR  1
#define CYCLOCKSTART_32KHZ_ERROR 2
#define CYCLOCKSTART_PLL_ERROR   3

/*******************************************************************************
* Function Name: CyClockStartupError
********************************************************************************
* Summary:
*  If an error is encountered during clock configuration (crystal startup error,
*  PLL lock error, etc) the system will end up here.  Unless reimplemented by 
*  the customer, an infinite loop will be encountered.
*
* Parameters:  
*   void.
*
*
* Return:
*   void.
*
*******************************************************************************/
#if defined(__GNUC__) || defined(__ARMCC_VERSION)
__attribute__ ((unused))
#endif
static void CyClockStartupError(uint8 errorCode)
{
    /* To remove the compiler warning if errorCode not used.                */
    errorCode = errorCode;

    /* `#START CyClockStartupError` */

    /* `#END` */

    /* If nothing else, stop here since the clocks have not started         */
    /* correctly.                                                           */
    while(1) {}
}

/* This file contains the data used to initialize the device. */

#undef CYCODE
#undef CYDATA
#undef CYXDATA
#undef CYFAR
#if defined(__C51__) || defined(__CX51__)
#define CYCODE code
#define CYDATA data
#define CYXDATA xdata
#define CYFAR far
extern void cymemzero(void CYFAR *addr, uint16 size);
extern void cyconfigcpy(uint16 size, const void CYFAR *src, void CYFAR *dest) small;
extern void cyconfigcpycode(uint16 size, const void CYCODE *src, void CYFAR *dest);
#define CYMEMZERO(a,c) cymemzero((a),(c))
#define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
#define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
#else
#define CYCODE
#define CYDATA
#define CYXDATA
#define CYFAR
#define CYMEMZERO(a,c) cymemset((a),0,(c))
#define CYCONFIGCPY(d,s,c) cymemcpy((d),(s),(c))
#define CYCONFIGCPYCODE(d,s,c) cymemcpy((d),(s),(c))
#endif

#if defined(__GNUC__) || defined(__ARMCC_VERSION)
#define CYPACKED __attribute__ ((packed))
#define CYALIGNED __attribute__ ((aligned))
#if CYDEV_CONFIGURATION_DMA
#define DMAINITSEC __attribute__ ((section (".dma_init")))
#else
#define DMAINITSEC
#endif
#if defined(__ARMCC_VERSION)
#define CY_CFG_MEMORY_BARRIER() __memory_changed()
#else
#define CY_CFG_MEMORY_BARRIER() __sync_synchronize()
#endif
#else
/* Keil C51 and others */
#define CYPACKED
#define CYALIGNED
#define DMAINITSEC
#define CY_CFG_MEMORY_BARRIER()
#endif

typedef struct {
	void CYFAR *address;
	uint16 size;
} CYPACKED cfg_memset_t;

typedef struct {
	void CYFAR *dest;
	const void CYCODE *src;
	uint16 size;
} CYPACKED cfg_memcpy_t;


#if defined(__C51__) || defined(__CX51__)
#define CYMEMZERO8(a,c) cymemzero((a),(c))
#define CYCONFIGCPY8(d,s,c) cyconfigcpy((c),(s),(d))
#define CYCONFIGCPYCODE8(d,s,c) cyconfigcpycode((c),(s),(d))
#else
#if defined(__GNUC__) || defined(__ARMCC_VERSION)
__attribute__ ((unused))
#endif
static void cymemzero8(void *addr, unsigned int count)
{
	volatile uint8 *addr8 = (uint8 *)addr;
	while (count--)
	{
		*addr8 = 0;
		addr8++;
	}
}

#if defined(__GNUC__) || defined(__ARMCC_VERSION)
__attribute__ ((unused))
#endif
static void cymemcpy8(void *dest, const void *src, unsigned int count)
{
	volatile uint8 *dest8 = (uint8 *)dest;
	const uint8 *src8 = (const uint8 *)src;

	while (count--)
	{
		*dest8 = *src8;
		dest8++;
		src8++;
	}
}

#define CYMEMZERO8(a,c) cymemzero8((a),(c))
#define CYCONFIGCPY8(d,s,c) cymemcpy8((d),(s),(c))
#define CYCONFIGCPYCODE8(d,s,c) cymemcpy8((d),(s),(c))
#endif

#define CFG_MEMSET_COUNT (sizeof(cfg_memset_list)/sizeof(*cfg_memset_list))
static const cfg_memset_t CYCODE cfg_memset_list [] = {
	/* address, size */
	{(void CYFAR *)(CYDEV_IO_PRT_PRT0_DR), 32},
	{(void CYFAR *)(CYDEV_IO_PRT_PRT3_DR), 16},
	{(void CYFAR *)(CYDEV_IO_PRT_PRT5_DR), 32},
	{(void CYFAR *)(CYDEV_IO_PRT_PRT12_DR), 16},
	{(void CYFAR *)(CYDEV_IO_PRT_PRT15_DR), 16},
	{(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 2688},
	{(void CYFAR *)(CYDEV_UCFG_B0_P5_ROUTE_BASE), 1280},
	{(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048},
	{(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560},
	{(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512},
};

const uint8 CYCODE cfg_byte_table[] = {
	0x0F,
	0x00, 0x64, 0x03, /* Base address 0x006400 */
	/* CYDEV_UWRK_UWRK8_B0_BASE */
	0x2B, 0x04, 0x2C, 0x0F, 0x3C, 0x08, 
	0x01, 0x05, 0x01, /* Base address 0x010500 */
	/* CYDEV_UCFG_B0_P2_ROUTE_BASE + 0x00000080 */
	0xE2, 0x80, 
	0x01, 0x08, 0x34, /* Base address 0x010800 */
	/* CYDEV_UCFG_B0_P4_U0_BASE */
	0x00, 0x64, 0x01, 0x81, 0x02, 0x8A, 0x03, 0x20, 0x04, 0x21, 0x05, 0x75, 0x07, 0x0A, 0x08, 0x01, 
	0x09, 0x6D, 0x0A, 0x20, 0x0B, 0x12, 0x0C, 0x64, 0x0D, 0x60, 0x0E, 0x92, 0x0F, 0x80, 0x11, 0x02, 
	0x12, 0xFF, 0x13, 0x19, 0x14, 0x40, 0x15, 0x40, 0x16, 0x9F, 0x17, 0x9F, 0x18, 0x21, 0x19, 0x18, 
	0x1B, 0x67, 0x1D, 0x04, 0x1E, 0xFF, 0x1F, 0x7A, 0x21, 0x02, 0x22, 0x02, 0x25, 0x01, 0x28, 0x04, 
	0x29, 0x01, 0x2A, 0x79, 0x2C, 0x25, 0x30, 0x1F, 0x31, 0xE0, 0x32, 0x1F, 0x33, 0x1F, 0x34, 0xE4, 
	0x35, 0x1F, 0x36, 0xE4, 0x37, 0xE0, 0x3A, 0xAA, 0x3B, 0xAA, 0x3C, 0xAA, 0x3D, 0xAA, 0x58, 0x0F, 
	0x59, 0x0F, 0x5B, 0x05, 0x5E, 0x04, 0x5F, 0x10, 
	0x01, 0x09, 0x35, /* Base address 0x010900 */
	/* CYDEV_UCFG_B0_P4_ROUTE_BASE */
	0x04, 0x20, 0x05, 0x49, 0x0C, 0x20, 0x0D, 0x09, 0x0E, 0x02, 0x16, 0x02, 0x17, 0x22, 0x1C, 0x10, 
	0x1D, 0x41, 0x1E, 0x04, 0x1F, 0x06, 0x24, 0x40, 0x25, 0x1C, 0x26, 0x50, 0x2C, 0x88, 0x2E, 0x08, 
	0x36, 0x16, 0x37, 0x50, 0x3C, 0x58, 0x3D, 0x01, 0x3E, 0x04, 0x4A, 0x04, 0x4B, 0x10, 0x6C, 0x15, 
	0x6F, 0x08, 0x74, 0xA8, 0x75, 0x08, 0x76, 0x08, 0x77, 0x02, 0x7E, 0x01, 0x7F, 0x40, 
	/* CYDEV_UCFG_B0_P4_ROUTE_BASE + 0x00000080 */
	0x91, 0x03, 0x93, 0x90, 0x94, 0x0A, 0x97, 0x08, 0x9A, 0x02, 0x9B, 0x60, 0x9C, 0x01, 0x9D, 0x01, 
	0x9F, 0x12, 0xA2, 0x03, 0xA4, 0xAC, 0xA5, 0x14, 0xA6, 0x40, 0xA7, 0x0A, 0xB6, 0x80, 0xC0, 0xF0, 
	0xC2, 0xF0, 0xC4, 0xD0, 0xCA, 0xE0, 0xCC, 0xF0, 0xCE, 0xF0, 0xDE, 0x90, 
	0x01, 0x0B, 0x43, /* Base address 0x010B00 */
	/* CYDEV_UCFG_B0_P5_ROUTE_BASE */
	0x06, 0x80, 0x07, 0x1A, 0x0E, 0x40, 0x0F, 0x29, 0x14, 0x80, 0x15, 0x08, 0x16, 0x08, 0x17, 0x40, 
	0x1C, 0x90, 0x1E, 0x40, 0x24, 0x20, 0x25, 0x80, 0x26, 0x02, 0x27, 0x28, 0x2C, 0xA8, 0x2F, 0x02, 
	0x36, 0x12, 0x3C, 0x20, 0x3D, 0x08, 0x3F, 0x82, 0x45, 0x22, 0x4D, 0x03, 0x4E, 0x04, 0x56, 0x0B, 
	0x57, 0x40, 0x5C, 0x10, 0x5E, 0x80, 0x60, 0x90, 0x61, 0x80, 0x62, 0x42, 0x63, 0x20, 0x64, 0x40, 
	0x66, 0x40, 0x7F, 0x48, 
	/* CYDEV_UCFG_B0_P5_ROUTE_BASE + 0x00000080 */
	0x88, 0x40, 0x91, 0x0A, 0x92, 0x08, 0x93, 0x91, 0x94, 0x2A, 0x97, 0x08, 0x9B, 0x40, 0x9C, 0x01, 
	0x9D, 0x03, 0x9E, 0x01, 0xA0, 0x10, 0xA1, 0x22, 0xA2, 0x11, 0xA3, 0x05, 0xA4, 0x44, 0xA5, 0x14, 
	0xA7, 0x08, 0xAC, 0x02, 0xAF, 0x02, 0xC0, 0xF0, 0xC2, 0xF0, 0xC4, 0xF0, 0xCA, 0xF0, 0xCC, 0xA0, 
	0xCE, 0xF0, 0xD0, 0xA0, 0xD2, 0x20, 0xD6, 0x30, 0xD8, 0x90, 0xDE, 0xA0, 0xE2, 0x80, 0xEA, 0x08, 
	0xEC, 0x02, 
	0x01, 0x0C, 0x53, /* Base address 0x010C00 */
	/* CYDEV_UCFG_B0_P6_U0_BASE */
	0x00, 0x40, 0x04, 0x40, 0x05, 0x90, 0x07, 0x44, 0x08, 0x01, 0x0A, 0x02, 0x0B, 0xFF, 0x0C, 0x20, 
	0x0D, 0x2D, 0x0E, 0x04, 0x0F, 0xD2, 0x10, 0x02, 0x11, 0x03, 0x12, 0x01, 0x14, 0x04, 0x18, 0x04, 
	0x1E, 0x18, 0x20, 0x0C, 0x21, 0xA7, 0x22, 0x10, 0x23, 0x48, 0x24, 0x14, 0x25, 0x45, 0x26, 0x08, 
	0x27, 0xBA, 0x29, 0x1F, 0x2A, 0x20, 0x2B, 0x60, 0x2C, 0x04, 0x30, 0x18, 0x31, 0xFF, 0x32, 0x07, 
	0x34, 0x20, 0x35, 0xFF, 0x36, 0x40, 0x37, 0xFF, 0x38, 0x88, 0x3B, 0xA2, 0x3D, 0xA2, 0x3E, 0x55, 
	0x40, 0x13, 0x46, 0x22, 0x47, 0x05, 0x48, 0x1C, 0x49, 0xFF, 0x4A, 0x7F, 0x4B, 0xFF, 0x4C, 0x42, 
	0x4D, 0xA0, 0x4E, 0x70, 0x50, 0x08, 0x51, 0x10, 0x58, 0x04, 0x59, 0x0F, 0x5A, 0x0F, 0x5E, 0x05, 
	0x61, 0x48, 0x62, 0x40, 0x63, 0x48, 0x65, 0x48, 0x66, 0x80, 0x67, 0x48, 
	/* CYDEV_UCFG_B0_P6_U1_BASE */
	0x85, 0x1F, 0x8B, 0x12, 0x91, 0x01, 0x93, 0x02, 0x99, 0x20, 0x9B, 0x08, 0x9D, 0x10, 0x9F, 0x20, 
	0xA1, 0x20, 0xA3, 0x04, 0xAB, 0x40, 0xAD, 0x12, 0xAF, 0x21, 0xB1, 0x40, 0xB3, 0x40, 0xB5, 0x3F, 
	0xB7, 0x3F, 0xB9, 0xA0, 0xBD, 0x55, 0xD9, 0x0F, 0xDE, 0x05, 
	0x01, 0x0D, 0x41, /* Base address 0x010D00 */
	/* CYDEV_UCFG_B0_P6_ROUTE_BASE */
	0x00, 0x08, 0x03, 0x20, 0x04, 0x0A, 0x06, 0x01, 0x07, 0x08, 0x0C, 0x06, 0x0D, 0x90, 0x10, 0x04, 
	0x11, 0x20, 0x12, 0x40, 0x13, 0x01, 0x15, 0x10, 0x16, 0x60, 0x17, 0x40, 0x1D, 0x2A, 0x1F, 0x40, 
	0x20, 0x20, 0x21, 0x05, 0x22, 0x02, 0x23, 0x0A, 0x24, 0x40, 0x26, 0x91, 0x28, 0x01, 0x29, 0x01, 
	0x2A, 0x10, 0x2C, 0x40, 0x2F, 0x14, 0x32, 0x82, 0x33, 0x60, 0x35, 0x02, 0x38, 0x20, 0x39, 0x20, 
	0x3A, 0x08, 0x3B, 0x20, 0x3C, 0x70, 0x3D, 0x08, 0x3F, 0x10, 0x45, 0xC8, 0x55, 0x40, 0x56, 0x18, 
	0x58, 0x02, 0x59, 0x01, 0x5C, 0x10, 0x5D, 0x10, 0x60, 0x08, 0x63, 0x08, 0x64, 0x0A, 0x66, 0x20, 
	0x67, 0x01, 0x7B, 0x88, 0x7F, 0xC8, 
	/* CYDEV_UCFG_B0_P6_ROUTE_BASE + 0x00000080 */
	0x86, 0x04, 0x88, 0x40, 0x98, 0x48, 0xA3, 0x01, 0xA7, 0x20, 0xC0, 0xF0, 0xC2, 0xF0, 0xC4, 0xF0, 
	0xCA, 0xED, 0xCC, 0x8D, 0xCE, 0x76, 0xD0, 0x50, 0xDE, 0xA5, 0xE6, 0x08, 
	0x01, 0x0F, 0x02, /* Base address 0x010F00 */
	/* CYDEV_UCFG_B0_P7_ROUTE_BASE + 0x00000080 */
	0x88, 0x48, 0x8B, 0x21, 
	0x01, 0x19, 0x04, /* Base address 0x011900 */
	/* CYDEV_UCFG_B1_P4_ROUTE_BASE + 0x00000080 */
	0xB0, 0x01, 0xB1, 0x08, 0xB2, 0x01, 0xB3, 0x08, 
	0x01, 0x42, 0x03, /* Base address 0x014200 */
	/* CYDEV_UCFG_DSI2_BASE */
	0x35, 0x02, 
	/* CYDEV_UCFG_DSI2_BASE + 0x00000080 */
	0x89, 0x02, 0xCC, 0x80, 
	0x01, 0x45, 0x0A, /* Base address 0x014500 */
	/* CYDEV_UCFG_DSI5_BASE */
	0x0B, 0x10, 0x0E, 0x30, 0x58, 0x01, 0x5C, 0x02, 0x64, 0x02, 
	/* CYDEV_UCFG_DSI5_BASE + 0x00000080 */
	0x86, 0x10, 0x88, 0x01, 0xC2, 0x0C, 0xD6, 0x03, 0xE4, 0x04, 
	0x01, 0x46, 0x03, /* Base address 0x014600 */
	/* CYDEV_UCFG_DSI6_BASE + 0x00000080 */
	0x92, 0x10, 0xAC, 0x02, 0xAF, 0x10, 
	0x01, 0x47, 0x02, /* Base address 0x014700 */
	/* CYDEV_UCFG_DSI7_BASE + 0x00000080 */
	0xB6, 0x10, 0xEE, 0x08, 
	0x01, 0x50, 0x03, /* Base address 0x015000 */
	/* CYDEV_UCFG_BCTL0_MDCLK_EN */
	0x00, 0x01, 0x0C, 0x01, 0x0E, 0x01, 
	0x01, 0x51, 0x01, /* Base address 0x015100 */
	/* CYDEV_IDMUX_IRQ_CTL0 */
	0x03, 0x0C, 
};
/* BYTES: 750 */

/* UDB_0_3_1_CONFIG Address: CYDEV_UCFG_B0_P5_U1_BASE Size (bytes): 128 */
static const uint8 CYCODE BS_UDB_0_3_1_CONFIG_VAL[] DMAINITSEC = {
	0x20, 0x61, 0x40, 0x0E, 0x08, 0x44, 0x72, 0x12, 0x01, 0x00, 0x1E, 0xFF, 0x02, 0x01, 0x00, 0x00, 
	0x01, 0x0A, 0x00, 0x01, 0x40, 0x00, 0x20, 0x00, 0x18, 0x10, 0x66, 0x43, 0x1C, 0x00, 0x62, 0x00, 
	0x02, 0x00, 0x78, 0x02, 0x00, 0x02, 0x60, 0x00, 0x04, 0x01, 0x00, 0x00, 0x10, 0x1C, 0x6A, 0x20, 
	0x1F, 0x7F, 0x60, 0x7F, 0x00, 0x80, 0x00, 0x00, 0x02, 0x00, 0x08, 0x8A, 0x09, 0x9A, 0x00, 0x00, 
	0x24, 0x00, 0x00, 0x00, 0x06, 0xD0, 0x0D, 0xDB, 0x36, 0xFF, 0x7F, 0xFF, 0x42, 0xA0, 0x70, 0x00, 
	0x08, 0x10, 0x00, 0x00, 0x00, 0x00, 0x04, 0x00, 0x0F, 0x0F, 0x0F, 0x0F, 0x00, 0x00, 0x05, 0x00, 
	0x00, 0x09, 0x40, 0x09, 0x30, 0x09, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};

/* IOPINS0_2 Address: CYDEV_IO_PRT_PRT2_DM0 Size (bytes): 8 */
static const uint8 CYCODE BS_IOPINS0_2_VAL[] DMAINITSEC = {
	0x00, 0x7F, 0x7F, 0x00, 0x00, 0x00, 0x00, 0x00};

/* IOPINS0_4 Address: CYDEV_IO_PRT_PRT4_DM0 Size (bytes): 8 */
static const uint8 CYCODE BS_IOPINS0_4_VAL[] DMAINITSEC = {
	0x00, 0x00, 0x30, 0x00, 0x30, 0x00, 0x00, 0x00};

/* IOPORT_4 Address: CYDEV_PRTDSI_PRT4_BASE Size (bytes): 7 */
static const uint8 CYCODE BS_IOPORT_4_VAL[] DMAINITSEC = {
	0x10, 0x00, 0x00, 0x00, 0x30, 0x00, 0x00};

#define CFG_MEMCPY_COUNT (sizeof(cfg_memcpy_list)/sizeof(*cfg_memcpy_list))
static const cfg_memcpy_t CYCODE cfg_memcpy_list [] = {
	/* dest, src, size */
	{(void CYFAR *)(CYDEV_UCFG_B0_P5_U1_BASE), BS_UDB_0_3_1_CONFIG_VAL, 128},
};


#if defined(__C51__) || defined(__CX51__)
extern void cfg_write_bytes_code(void CYCODE *table);
extern void cfg_write_bytes(void CYFAR *table);
#else
/* For 32-bit little-endian architectures */
static void cfg_write_bytes32(void)
{
	unsigned int i, j = 0;
	for (i = 0; i < CY_CFG_BASE_ADDR_COUNT; i++)
	{
		uint32 baseAddr = cy_cfg_addr_table[i];
		uint8 count = baseAddr & 0xFFu;
		baseAddr &= 0xFFFFFF00u;
		while (count--)
		{
			CY_SET_XTND_REG8((void CYFAR *)(baseAddr + cy_cfg_data_table[j].offset), cy_cfg_data_table[j].value);
			j++;
		}
	}
}
#endif

static void ClockSetup(void)
{
	reg32  timeout;
	reg32* timeout_p = &timeout;
	reg8   pllLock;

	CY_SET_XTND_REG24((void CYFAR *)(CYDEV_CLKDIST_DCFG0_CFG0), 0x18000E);
	CY_SET_REG8((void CYXDATA *)(CYDEV_SLOWCLK_ILO_CR0), 0x02);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_CR), 0x08);
	CY_SET_REG8((void CYXDATA *)(CYDEV_FASTCLK_IMO_CR), 0x03);
	CY_SET_REG8((void CYXDATA *)(CYDEV_MFGCFG_IMO_TR1), (CY_GET_XTND_REG8(CYDEV_FLSHID_CUST_TABLES_IMO_3MHZ)));
	CY_SET_XTND_REG16((void CYFAR *)(CYDEV_FASTCLK_PLL_P), 0x0008);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_CR), 0x08);
	CY_SET_XTND_REG16((void CYFAR *)(CYDEV_FASTCLK_PLL_CFG0), 0x1051);
	pllLock = 0;
	for (timeout = 14; *timeout_p && (pllLock != 0x03u); timeout--) { pllLock = 0x03u & ((pllLock << 1) | ((CY_GET_REG8(CYDEV_FASTCLK_PLL_SR) & 0x01u) >> 0)); }
	CY_SET_XTND_REG16((void CYFAR *)(CYDEV_CLKDIST_MSTR0), 0x0103);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_MSTR0), 0x00);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_MSTR0), 0x07);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_BCFG0), 0x00);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_BCFG2), 0x48);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_MSTR0), 0x00);
	CY_SET_REG8((void CYXDATA *)(CYDEV_CLKDIST_LD), 0x02);

	CY_SET_REG8((void CYXDATA *)(CYDEV_PM_ACT_CFG2), ((CY_GET_REG8(CYDEV_PM_ACT_CFG2) | 0x01)));
}

/* Analog API Functions */
void AnalogSetDefault(void)
{
	CY_SET_REG8(CYDEV_IO_PRT_PRT12_AG, 0xAA);
	CY_SET_REG8(CYDEV_ANAIF_CFG_PUMP_CR0, 0x44);
}

#define CY_AMUX_UNUSED CYDEV_BOOST_SR

/* This function is called by the start-up code for the selected device. */
void cyfitter_cfg(void)
{
	uint8 CYDATA i;

	CY_SET_REG8((void CYXDATA *)(CYDEV_CACHE_CR), ((CYDEV_INSTRUCT_CACHE_ENABLED) ? 0x50 : 0x40));
	CY_SET_REG8((void CYXDATA *)(CYDEV_PHUB_CH0_BASIC_CFG), 0x00);
	CY_SET_REG8((void CYXDATA *)(CYDEV_PHUB_CH1_BASIC_CFG), 0x00);

	CY_SET_XTND_REG8(CYDEV_MFGCFG_MLOGIC_DBG_EN_DBG_EN, (CY_GET_XTND_REG8(CYDEV_MFGCFG_MLOGIC_DBG_EN_DBG_EN) | 0x01));
	for (i = 0; i < CFG_MEMSET_COUNT; i++)
	{
		const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
		CYMEMZERO(ms->address, ms->size);
	}

	for (i = 0; i < CFG_MEMCPY_COUNT; i++)
	{
		const cfg_memcpy_t CYCODE * CYDATA mc = &cfg_memcpy_list[i];
		void * CYDATA dest = mc->dest;
		const void CYCODE * CYDATA src = mc->src;
		uint16 CYDATA size = mc->size;
		CYCONFIGCPYCODE(dest, src, size);
	}

	cfg_write_bytes_code(cfg_byte_table);

	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT0_BASE), 7);
	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT1_BASE), 7);
	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT2_BASE), 7);
	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT3_BASE), 7);
	CYCONFIGCPYCODE8((void CYFAR *)(CYDEV_PRTDSI_PRT4_BASE), (void CYCODE *)(BS_IOPORT_4_VAL), 7);
	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT5_BASE), 7);
	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT6_BASE), 7);
	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT12_BASE), 6);
	CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT15_BASE), 7);
	/* BYTES WRITTEN: 62 */

	/* Enable digital routing */
	CY_SET_XTND_REG8(CYDEV_UCFG_BCTL0_BANK_CTL, CY_GET_XTND_REG8(CYDEV_UCFG_BCTL0_BANK_CTL) | 0x02u);
	CY_SET_XTND_REG8(CYDEV_UCFG_BCTL1_BANK_CTL, CY_GET_XTND_REG8(CYDEV_UCFG_BCTL1_BANK_CTL) | 0x02u);

	/* Enable UDB array */
	CY_SET_REG8(CYDEV_PM_ACT_CFG0, CY_GET_REG8(CYDEV_PM_ACT_CFG0) | 0x40u);
	CY_SET_REG8(CYDEV_PM_AVAIL_CR2, CY_GET_REG8(CYDEV_PM_AVAIL_CR2) | 0x10u);

	CYCONFIGCPYCODE((void CYFAR *)(CYDEV_IO_PRT_PRT2_DM0), (void CYCODE *)(BS_IOPINS0_2_VAL), 8);
	CYCONFIGCPYCODE((void CYFAR *)(CYDEV_IO_PRT_PRT4_DM0), (void CYCODE *)(BS_IOPINS0_4_VAL), 8);
	CY_SET_REG8((void CYXDATA *)(CYDEV_INTC_CLOCK_EN), 0x01);
	/* BYTES WRITTEN: 17 */

	CY_SET_REG8((void CYXDATA *)(CYDEV_CACHE_CR), ((CYDEV_INSTRUCT_CACHE_ENABLED) ? 0x10 : 0x00));
	ClockSetup();
	CY_SET_REG8((void CYXDATA *)(CYDEV_CACHE_CR), ((CYDEV_INSTRUCT_CACHE_ENABLED) ? 0x50 : 0x40));

	AnalogSetDefault();

	/* Configure alternate active mode */
	CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (void CYFAR *)CYDEV_PM_ACT_BASE, 12);
	CY_SET_REG8(CYDEV_PM_STBY_CFG0, CY_GET_REG8(CYDEV_PM_STBY_CFG0) & ~0x02u);	/* Disable CPU */
}
