<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: SPD4_BASE_SECTION Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structSPD4__BASE__SECTION-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">SPD4_BASE_SECTION Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SdramSpdDdr4_8h_source.html">SdramSpdDdr4.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for SPD4_BASE_SECTION:</div>
<div class="dyncontent">
<div class="center"><img src="structSPD4__BASE__SECTION__coll__graph.png" border="0" usemap="#aSPD4__BASE__SECTION_coll__map" alt="Collaboration graph"/></div>
<map name="aSPD4__BASE__SECTION_coll__map" id="aSPD4__BASE__SECTION_coll__map">
<area shape="rect" title=" " alt="" coords="503,1334,664,1359"/>
<area shape="rect" href="unionSPD4__DEVICE__DESCRIPTION__STRUCT.html" title=" " alt="" coords="28,24,235,64"/>
<area shape="poly" title=" " alt="" coords="240,20,302,16,366,21,398,29,428,40,456,56,481,77,498,106,512,154,525,218,537,297,555,484,568,694,581,1098,585,1334,579,1334,576,1098,562,694,549,484,531,297,520,219,507,155,493,108,477,80,453,60,426,45,396,34,365,27,301,21,240,25"/>
<area shape="rect" href="unionSPD4__REVISION__STRUCT.html" title=" " alt="" coords="39,89,223,114"/>
<area shape="poly" title=" " alt="" coords="237,95,308,97,380,102,440,115,464,124,481,136,497,163,511,209,535,344,553,522,566,723,580,1107,585,1334,579,1334,575,1107,560,723,547,523,529,345,506,210,492,165,477,139,461,128,439,120,379,108,308,102,237,101"/>
<area shape="rect" href="unionSPD4__DRAM__DEVICE__TYPE__STRUCT.html" title=" " alt="" coords="33,139,230,179"/>
<area shape="poly" title=" " alt="" coords="244,153,314,154,383,160,442,172,464,181,481,193,496,219,510,263,533,392,551,561,564,751,579,1117,584,1334,579,1334,574,1117,559,752,545,561,527,392,505,264,491,221,477,196,462,186,440,177,382,166,313,160,244,158"/>
<area shape="rect" href="unionSPD4__MODULE__TYPE__STRUCT.html" title=" " alt="" coords="22,203,241,229"/>
<area shape="poly" title=" " alt="" coords="255,211,322,213,388,219,444,232,465,240,481,252,495,276,509,318,531,440,548,600,562,780,579,1127,584,1334,579,1334,573,1127,557,780,543,600,526,440,503,319,491,279,477,255,462,245,442,237,387,225,322,218,254,216"/>
<area shape="rect" href="unionSPD4__SDRAM__DENSITY__BANKS__STRUCT.html" title=" " alt="" coords="44,253,219,293"/>
<area shape="poly" title=" " alt="" coords="233,268,304,270,377,276,440,289,463,298,481,310,495,334,507,373,529,488,546,639,560,809,578,1137,584,1334,579,1334,572,1137,555,809,541,639,524,488,502,374,490,336,477,314,461,303,438,294,376,282,304,275,233,274"/>
<area shape="rect" href="unionSPD4__SDRAM__ADDRESSING__STRUCT.html" title=" " alt="" coords="29,317,233,357"/>
<area shape="poly" title=" " alt="" coords="247,329,316,330,384,334,442,345,464,354,481,365,494,387,506,423,528,532,545,675,559,835,577,1146,584,1334,579,1334,572,1146,553,836,540,675,522,533,501,425,489,389,477,369,462,358,441,350,383,340,316,335,247,335"/>
<area shape="rect" href="unionSPD4__PRIMARY__SDRAM__PACKAGE__TYPE__STRUCT.html" title=" " alt="" coords="37,381,225,421"/>
<area shape="poly" title=" " alt="" coords="239,381,301,379,365,386,397,394,428,406,456,422,481,444,493,464,504,498,524,597,541,727,556,874,575,1159,584,1333,579,1334,570,1160,550,875,536,728,519,598,499,499,488,466,477,447,452,427,425,411,396,399,365,392,301,384,239,386"/>
<area shape="rect" href="unionSPD4__SDRAM__OPTIONAL__FEATURES__STRUCT.html" title=" " alt="" coords="39,445,223,485"/>
<area shape="poly" title=" " alt="" coords="237,461,308,463,379,470,440,483,464,492,481,503,492,522,503,554,523,646,540,767,554,904,575,1170,584,1334,579,1334,569,1171,549,905,534,768,517,647,498,555,488,525,477,507,461,496,439,488,378,475,308,469,237,466"/>
<area shape="rect" href="unionSPD4__SDRAM__THERMAL__REFRESH__STRUCT.html" title=" " alt="" coords="41,509,222,549"/>
<area shape="poly" title=" " alt="" coords="236,522,307,522,378,526,440,537,463,545,481,557,492,574,502,603,521,689,538,802,552,930,574,1178,584,1333,579,1334,568,1179,547,930,533,803,516,690,497,605,487,577,477,561,461,550,438,542,378,531,307,527,236,527"/>
<area shape="rect" href="unionSPD4__OTHER__SDRAM__OPTIONAL__FEATURES__STRUCT.html" title=" " alt="" coords="13,573,249,613"/>
<area shape="poly" title=" " alt="" coords="263,572,320,573,378,582,433,602,458,617,481,635,499,660,515,692,541,776,560,879,572,990,584,1202,585,1334,579,1334,578,1202,567,991,555,879,536,777,510,694,495,662,477,639,455,621,431,607,377,587,319,578,263,577"/>
<area shape="rect" href="unionSPD4__SECONDARY__SDRAM__PACKAGE__TYPE__STRUCT.html" title=" " alt="" coords="32,637,231,677"/>
<area shape="poly" title=" " alt="" coords="244,653,314,656,383,663,441,675,464,684,480,695,498,717,513,747,538,823,556,916,569,1018,582,1212,585,1334,579,1334,576,1212,563,1019,551,917,533,824,508,749,493,720,477,699,462,689,440,680,382,668,313,661,244,659"/>
<area shape="rect" href="unionSPD4__MODULE__NOMINAL__VOLTAGE__STRUCT.html" title=" " alt="" coords="37,701,226,741"/>
<area shape="poly" title=" " alt="" coords="240,714,310,714,380,719,440,729,463,738,480,749,497,768,511,795,535,864,553,950,566,1043,580,1220,584,1333,579,1334,575,1221,561,1043,548,951,530,866,506,797,492,771,477,753,461,743,439,735,379,724,310,720,240,719"/>
<area shape="rect" href="unionSPD4__MODULE__ORGANIZATION__STRUCT.html" title=" " alt="" coords="17,765,245,805"/>
<area shape="poly" title=" " alt="" coords="259,763,316,764,375,772,431,791,457,805,481,823,495,841,508,864,530,924,547,998,561,1079,578,1233,584,1334,579,1334,572,1234,555,1080,542,999,525,926,503,866,490,844,477,827,454,810,429,795,374,777,316,769,259,769"/>
<area shape="rect" href="unionSPD4__MODULE__MEMORY__BUS__WIDTH__STRUCT.html" title=" " alt="" coords="39,829,224,869"/>
<area shape="poly" title=" " alt="" coords="238,842,308,843,379,847,439,858,463,866,480,877,494,892,506,912,527,966,544,1031,558,1103,576,1242,584,1334,578,1334,571,1243,552,1104,539,1033,522,967,501,915,489,895,477,881,461,871,438,863,378,853,308,848,238,848"/>
<area shape="rect" href="unionSPD4__MODULE__THERMAL__SENSOR__STRUCT.html" title=" " alt="" coords="36,893,227,933"/>
<area shape="poly" title=" " alt="" coords="240,895,300,895,364,902,426,921,454,936,481,955,502,985,521,1028,538,1082,552,1141,572,1256,583,1333,578,1334,567,1256,546,1142,532,1084,516,1030,497,987,477,959,452,941,424,926,363,907,300,900,240,901"/>
<area shape="rect" href="unionSPD4__EXTENDED__MODULE__TYPE__STRUCT.html" title=" " alt="" coords="32,957,231,997"/>
<area shape="poly" title=" " alt="" coords="245,973,313,975,382,981,440,992,463,1000,480,1010,515,1046,541,1090,560,1137,573,1185,584,1274,585,1334,580,1334,579,1274,567,1186,555,1138,536,1092,511,1050,477,1014,461,1005,439,997,381,986,313,980,245,978"/>
<area shape="rect" href="unionSPD4__TIMEBASE__STRUCT.html" title=" " alt="" coords="37,1022,225,1047"/>
<area shape="poly" title=" " alt="" coords="239,1029,309,1030,379,1034,439,1045,463,1052,480,1062,511,1092,535,1127,553,1167,566,1207,580,1282,584,1334,579,1334,575,1282,561,1208,548,1169,530,1130,507,1095,477,1066,460,1057,438,1050,378,1040,308,1035,239,1034"/>
<area shape="rect" href="unionSPD4__TCK__MIN__MTB__STRUCT.html" title=" " alt="" coords="23,1071,239,1097"/>
<area shape="poly" title=" " alt="" coords="253,1080,385,1088,441,1098,480,1114,507,1138,528,1166,545,1197,559,1229,576,1290,583,1333,578,1334,571,1291,554,1231,541,1199,524,1169,503,1141,477,1118,440,1103,384,1093,253,1085"/>
<area shape="rect" href="unionSPD4__TCK__MAX__MTB__STRUCT.html" title=" " alt="" coords="21,1121,241,1146"/>
<area shape="poly" title=" " alt="" coords="255,1131,385,1139,441,1149,480,1164,502,1182,522,1203,551,1251,571,1298,582,1333,576,1335,566,1300,547,1254,517,1207,499,1186,477,1169,440,1155,385,1145,255,1136"/>
<area shape="rect" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html" title=" " alt="" coords="48,1171,215,1211"/>
<area shape="poly" title=" " alt="" coords="229,1182,288,1183,352,1190,418,1205,480,1230,513,1253,541,1281,577,1332,573,1335,537,1284,509,1257,477,1234,416,1210,351,1196,287,1189,229,1187"/>
<area shape="rect" href="unionSPD4__TAA__MIN__MTB__STRUCT.html" title=" " alt="" coords="23,1235,239,1261"/>
<area shape="poly" title=" " alt="" coords="254,1247,365,1258,423,1269,480,1284,528,1307,567,1332,564,1336,526,1311,478,1289,422,1274,364,1263,253,1252"/>
<area shape="rect" href="unionSPD4__TRCD__MIN__MTB__STRUCT.html" title=" " alt="" coords="18,1285,245,1310"/>
<area shape="poly" title=" " alt="" coords="258,1302,366,1311,479,1324,523,1331,522,1337,478,1329,366,1316,258,1307"/>
<area shape="rect" href="unionSPD4__TRP__MIN__MTB__STRUCT.html" title=" " alt="" coords="23,1334,239,1359"/>
<area shape="poly" title=" " alt="" coords="253,1344,502,1344,502,1349,253,1349"/>
<area shape="rect" href="unionSPD4__TRAS__TRC__MIN__MTB__STRUCT.html" title=" " alt="" coords="32,1384,231,1424"/>
<area shape="poly" title=" " alt="" coords="244,1392,478,1364,520,1357,521,1362,479,1369,245,1397"/>
<area shape="rect" href="unionSPD4__TRAS__MIN__MTB__STRUCT.html" title=" " alt="" coords="19,1449,244,1474"/>
<area shape="poly" title=" " alt="" coords="257,1453,366,1438,423,1425,478,1408,526,1384,564,1357,567,1362,529,1388,480,1413,425,1430,367,1443,258,1458"/>
<area shape="rect" href="unionSPD4__TRC__MIN__MTB__STRUCT.html" title=" " alt="" coords="23,1498,240,1523"/>
<area shape="poly" title=" " alt="" coords="254,1505,383,1494,439,1484,477,1471,511,1446,539,1415,574,1358,578,1361,543,1418,515,1450,480,1476,440,1489,384,1499,254,1510"/>
<area shape="rect" href="unionSPD4__TRFC__MIN__MTB__STRUCT.html" title=" " alt="" coords="19,1547,244,1573"/>
<area shape="poly" title=" " alt="" coords="258,1569,386,1571,440,1565,477,1552,502,1533,522,1509,538,1482,552,1453,569,1399,578,1359,583,1360,574,1400,557,1455,543,1484,526,1512,505,1537,480,1557,441,1570,386,1576,258,1574"/>
<area shape="rect" href="unionSPD4__TFAW__MIN__MTB__UPPER__STRUCT.html" title=" " alt="" coords="23,1597,240,1637"/>
<area shape="poly" title=" " alt="" coords="249,1636,306,1639,366,1634,424,1620,452,1608,477,1593,504,1568,526,1538,543,1505,556,1471,572,1406,578,1359,584,1360,578,1407,562,1472,548,1507,531,1541,508,1571,480,1597,454,1613,426,1625,367,1640,306,1644,248,1641"/>
<area shape="rect" href="unionSPD4__TFAW__MIN__MTB__STRUCT.html" title=" " alt="" coords="18,1662,245,1687"/>
<area shape="poly" title=" " alt="" coords="258,1682,323,1684,387,1682,441,1675,462,1669,477,1661,510,1628,535,1589,554,1545,566,1500,578,1417,580,1359,585,1360,584,1417,572,1502,559,1547,540,1591,514,1631,480,1665,464,1674,442,1680,388,1688,323,1690,258,1688"/>
<area shape="rect" href="unionSPD4__TRRD__MIN__MTB__STRUCT.html" title=" " alt="" coords="18,1711,245,1737"/>
<area shape="poly" title=" " alt="" coords="247,1735,315,1740,382,1741,439,1735,461,1729,477,1721,498,1695,517,1654,533,1603,547,1546,567,1435,578,1359,583,1360,573,1436,552,1547,538,1604,522,1656,502,1698,480,1725,463,1734,440,1740,382,1746,315,1745,247,1741"/>
<area shape="rect" href="unionSPD4__TCCD__MIN__MTB__STRUCT.html" title=" " alt="" coords="18,1761,245,1786"/>
<area shape="poly" title=" " alt="" coords="258,1783,324,1785,388,1784,442,1777,462,1770,477,1762,499,1733,519,1687,536,1629,550,1565,569,1442,578,1359,584,1360,574,1443,555,1566,541,1630,524,1688,504,1735,480,1766,464,1775,443,1782,388,1789,324,1791,258,1788"/>
<area shape="rect" href="unionSPD4__TWR__UPPER__NIBBLE__STRUCT.html" title=" " alt="" coords="33,1811,230,1851"/>
<area shape="poly" title=" " alt="" coords="227,1850,289,1857,356,1855,389,1849,420,1840,450,1826,477,1807,489,1793,501,1774,522,1722,539,1658,552,1587,571,1450,578,1359,584,1360,576,1450,558,1587,544,1659,527,1724,506,1776,494,1797,480,1811,453,1831,422,1845,390,1855,356,1860,289,1862,227,1856"/>
<area shape="rect" href="unionSPD4__TWR__MIN__MTB__STRUCT.html" title=" " alt="" coords="21,1875,242,1901"/>
<area shape="poly" title=" " alt="" coords="256,1899,322,1902,387,1902,441,1894,462,1888,477,1879,491,1863,505,1841,527,1780,545,1704,558,1622,574,1462,579,1359,584,1360,579,1463,563,1622,550,1706,532,1781,509,1843,496,1866,480,1883,464,1893,443,1900,387,1907,322,1908,255,1904"/>
<area shape="rect" href="unionSPD4__TWTR__UPPER__NIBBLE__STRUCT.html" title=" " alt="" coords="29,1925,234,1965"/>
<area shape="poly" title=" " alt="" coords="248,1951,316,1952,383,1949,440,1940,462,1933,477,1923,492,1905,506,1881,529,1814,547,1732,560,1642,575,1469,579,1359,584,1360,580,1470,565,1642,552,1733,534,1815,511,1883,497,1908,480,1927,464,1938,441,1945,384,1954,316,1957,248,1956"/>
<area shape="rect" href="unionSPD4__TWTR__MIN__MTB__STRUCT.html" title=" " alt="" coords="17,1990,246,2015"/>
<area shape="poly" title=" " alt="" coords="260,2012,325,2014,389,2012,442,2004,462,1998,477,1989,494,1969,509,1941,534,1866,552,1774,565,1674,577,1481,579,1360,585,1360,582,1482,570,1674,557,1775,539,1868,514,1943,498,1972,480,1993,465,2002,444,2010,389,2018,325,2020,260,2017"/>
<area shape="rect" href="unionSPD4__CONNECTOR__BIT__MAPPING__BYTE__STRUCT.html" title=" " alt="" coords="37,2040,225,2080"/>
<area shape="poly" title=" " alt="" coords="239,2064,309,2066,379,2063,439,2053,461,2045,477,2035,495,2013,511,1983,536,1902,555,1803,567,1695,578,1488,579,1359,585,1360,584,1488,572,1695,560,1804,541,1904,516,1985,499,2016,480,2039,463,2050,440,2058,380,2068,309,2071,239,2070"/>
<area shape="rect" href="unionSPD4__TCCD__MIN__FTB__STRUCT.html" title=" " alt="" coords="21,2105,242,2130"/>
<area shape="poly" title=" " alt="" coords="256,2120,323,2120,388,2115,442,2105,462,2097,477,2087,496,2063,513,2031,527,1990,539,1943,558,1836,570,1719,577,1603,580,1497,580,1360,585,1360,585,1498,582,1603,575,1720,563,1837,544,1945,532,1992,517,2033,500,2066,480,2091,465,2102,443,2110,388,2120,323,2125,256,2126"/>
<area shape="rect" href="unionSPD4__TRRD__MIN__FTB__STRUCT.html" title=" " alt="" coords="20,2154,243,2179"/>
<area shape="poly" title=" " alt="" coords="257,2178,323,2181,388,2180,442,2172,462,2166,477,2157,488,2140,498,2112,518,2024,535,1907,549,1775,569,1519,579,1360,584,1360,575,1519,554,1776,540,1908,523,2025,503,2113,492,2143,481,2161,465,2171,443,2178,388,2185,323,2186,256,2183"/>
<area shape="rect" href="unionSPD4__TRC__MIN__FTB__STRUCT.html" title=" " alt="" coords="25,2203,237,2229"/>
<area shape="poly" title=" " alt="" coords="251,2225,319,2228,385,2226,441,2218,462,2211,477,2202,488,2185,499,2154,519,2061,536,1937,550,1798,570,1527,579,1360,584,1360,575,1527,555,1798,541,1938,524,2062,504,2155,493,2187,481,2206,464,2216,442,2224,386,2232,319,2233,251,2230"/>
<area shape="rect" href="unionSPD4__TRP__MIN__FTB__STRUCT.html" title=" " alt="" coords="26,2253,237,2278"/>
<area shape="poly" title=" " alt="" coords="251,2274,319,2277,385,2275,441,2267,462,2259,477,2250,489,2231,500,2199,521,2100,538,1969,552,1821,571,1534,579,1359,584,1360,576,1535,557,1822,543,1970,526,2101,505,2200,494,2234,481,2254,464,2264,442,2272,386,2280,319,2282,251,2279"/>
<area shape="rect" href="unionSPD4__TRCD__MIN__FTB__STRUCT.html" title=" " alt="" coords="20,2302,243,2327"/>
<area shape="poly" title=" " alt="" coords="257,2323,323,2325,388,2323,442,2315,462,2307,477,2298,489,2278,501,2244,522,2139,539,2001,553,1845,572,1543,579,1359,584,1360,577,1543,559,1845,545,2002,527,2140,506,2245,494,2281,481,2302,465,2312,443,2320,388,2328,323,2331,256,2328"/>
<area shape="rect" href="unionSPD4__TAA__MIN__FTB__STRUCT.html" title=" " alt="" coords="26,2351,237,2377"/>
<area shape="poly" title=" " alt="" coords="251,2372,318,2374,385,2372,441,2363,462,2356,477,2346,490,2325,502,2289,524,2179,541,2033,555,1868,572,1551,579,1359,584,1360,578,1551,560,1869,546,2033,529,2179,507,2290,495,2327,481,2350,464,2360,442,2368,386,2377,318,2379,250,2377"/>
<area shape="rect" href="unionSPD4__TCK__MAX__FTB__STRUCT.html" title=" " alt="" coords="24,2401,239,2426"/>
<area shape="poly" title=" " alt="" coords="253,2421,320,2423,386,2421,442,2412,462,2405,477,2395,490,2373,503,2335,525,2219,543,2066,556,1893,573,1560,579,1360,584,1360,578,1560,562,1894,548,2067,530,2220,508,2337,495,2376,481,2399,465,2410,443,2417,387,2426,320,2429,253,2426"/>
<area shape="rect" href="unionSPD4__TCK__MIN__FTB__STRUCT.html" title=" " alt="" coords="26,2450,237,2475"/>
<area shape="poly" title=" " alt="" coords="251,2470,319,2473,385,2470,441,2462,462,2454,477,2445,491,2422,504,2381,527,2260,545,2099,558,1917,574,1568,579,1359,584,1360,579,1568,563,1918,550,2099,532,2260,509,2383,496,2424,481,2449,464,2459,442,2467,386,2476,319,2478,251,2476"/>
<area shape="rect" href="unionSPD4__CYCLIC__REDUNDANCY__CODE.html" title=" " alt="" coords="5,2499,257,2525"/>
<area shape="poly" title=" " alt="" coords="186,2526,253,2539,331,2544,371,2541,410,2532,445,2516,477,2493,492,2468,505,2426,528,2299,546,2131,559,1941,575,1577,579,1360,585,1360,580,1577,565,1942,551,2131,534,2300,510,2428,496,2471,481,2496,448,2521,412,2537,372,2546,332,2550,252,2544,185,2531"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a18c2306c8668cbcfbc1bee700bf76e92" id="r_a18c2306c8668cbcfbc1bee700bf76e92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__DEVICE__DESCRIPTION__STRUCT.html">SPD4_DEVICE_DESCRIPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a18c2306c8668cbcfbc1bee700bf76e92">Description</a></td></tr>
<tr class="memdesc:a18c2306c8668cbcfbc1bee700bf76e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2  <br /></td></tr>
<tr class="separator:a18c2306c8668cbcfbc1bee700bf76e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c763fabec99829e3abddf505ecbbfc" id="r_a96c763fabec99829e3abddf505ecbbfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__REVISION__STRUCT.html">SPD4_REVISION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a96c763fabec99829e3abddf505ecbbfc">Revision</a></td></tr>
<tr class="memdesc:a96c763fabec99829e3abddf505ecbbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 SPD Revision  <br /></td></tr>
<tr class="separator:a96c763fabec99829e3abddf505ecbbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23f5fa7bf376c2e7b4c08a6f11ae4ed" id="r_af23f5fa7bf376c2e7b4c08a6f11ae4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__DRAM__DEVICE__TYPE__STRUCT.html">SPD4_DRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#af23f5fa7bf376c2e7b4c08a6f11ae4ed">DramDeviceType</a></td></tr>
<tr class="memdesc:af23f5fa7bf376c2e7b4c08a6f11ae4ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 DRAM Device Type  <br /></td></tr>
<tr class="separator:af23f5fa7bf376c2e7b4c08a6f11ae4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec556f21c12b8a8229717ba38615dcc" id="r_aaec556f21c12b8a8229717ba38615dcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__MODULE__TYPE__STRUCT.html">SPD4_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#aaec556f21c12b8a8229717ba38615dcc">ModuleType</a></td></tr>
<tr class="memdesc:aaec556f21c12b8a8229717ba38615dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Module Type  <br /></td></tr>
<tr class="separator:aaec556f21c12b8a8229717ba38615dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47127b9645a1f259a2278ff9728105ef" id="r_a47127b9645a1f259a2278ff9728105ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__SDRAM__DENSITY__BANKS__STRUCT.html">SPD4_SDRAM_DENSITY_BANKS_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a47127b9645a1f259a2278ff9728105ef">SdramDensityAndBanks</a></td></tr>
<tr class="memdesc:a47127b9645a1f259a2278ff9728105ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SDRAM Density and Banks  <br /></td></tr>
<tr class="separator:a47127b9645a1f259a2278ff9728105ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ad80f3673377cdec7cc4ae3bfb2d68" id="r_ad2ad80f3673377cdec7cc4ae3bfb2d68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__SDRAM__ADDRESSING__STRUCT.html">SPD4_SDRAM_ADDRESSING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#ad2ad80f3673377cdec7cc4ae3bfb2d68">SdramAddressing</a></td></tr>
<tr class="memdesc:ad2ad80f3673377cdec7cc4ae3bfb2d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 SDRAM Addressing  <br /></td></tr>
<tr class="separator:ad2ad80f3673377cdec7cc4ae3bfb2d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904fead73c0a4066e0b7e3cc057b4196" id="r_a904fead73c0a4066e0b7e3cc057b4196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__PRIMARY__SDRAM__PACKAGE__TYPE__STRUCT.html">SPD4_PRIMARY_SDRAM_PACKAGE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a904fead73c0a4066e0b7e3cc057b4196">PrimarySdramPackageType</a></td></tr>
<tr class="memdesc:a904fead73c0a4066e0b7e3cc057b4196"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 Primary SDRAM Package Type  <br /></td></tr>
<tr class="separator:a904fead73c0a4066e0b7e3cc057b4196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0dd7bed8c6e914055e3e010a4427507" id="r_af0dd7bed8c6e914055e3e010a4427507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD4_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#af0dd7bed8c6e914055e3e010a4427507">SdramOptionalFeatures</a></td></tr>
<tr class="memdesc:af0dd7bed8c6e914055e3e010a4427507"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 SDRAM Optional Features  <br /></td></tr>
<tr class="separator:af0dd7bed8c6e914055e3e010a4427507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ba5d3b5f9424c93f052b9276b45282" id="r_ad8ba5d3b5f9424c93f052b9276b45282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__SDRAM__THERMAL__REFRESH__STRUCT.html">SPD4_SDRAM_THERMAL_REFRESH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#ad8ba5d3b5f9424c93f052b9276b45282">ThermalAndRefreshOptions</a></td></tr>
<tr class="memdesc:ad8ba5d3b5f9424c93f052b9276b45282"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SDRAM Thermal and Refresh Options  <br /></td></tr>
<tr class="separator:ad8ba5d3b5f9424c93f052b9276b45282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3c1cc13f7cede215f455f62b159874" id="r_aae3c1cc13f7cede215f455f62b159874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__OTHER__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD4_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#aae3c1cc13f7cede215f455f62b159874">OtherOptionalFeatures</a></td></tr>
<tr class="memdesc:aae3c1cc13f7cede215f455f62b159874"><td class="mdescLeft">&#160;</td><td class="mdescRight">9 Other SDRAM Optional Features  <br /></td></tr>
<tr class="separator:aae3c1cc13f7cede215f455f62b159874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6e81d6e03c09993bac62d71b1fae39" id="r_a0c6e81d6e03c09993bac62d71b1fae39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__SECONDARY__SDRAM__PACKAGE__TYPE__STRUCT.html">SPD4_SECONDARY_SDRAM_PACKAGE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a0c6e81d6e03c09993bac62d71b1fae39">SecondarySdramPackageType</a></td></tr>
<tr class="memdesc:a0c6e81d6e03c09993bac62d71b1fae39"><td class="mdescLeft">&#160;</td><td class="mdescRight">10 Secondary SDRAM Package Type  <br /></td></tr>
<tr class="separator:a0c6e81d6e03c09993bac62d71b1fae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4347d61deaf4368612a972fb5767cf40" id="r_a4347d61deaf4368612a972fb5767cf40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__MODULE__NOMINAL__VOLTAGE__STRUCT.html">SPD4_MODULE_NOMINAL_VOLTAGE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a4347d61deaf4368612a972fb5767cf40">ModuleNominalVoltage</a></td></tr>
<tr class="memdesc:a4347d61deaf4368612a972fb5767cf40"><td class="mdescLeft">&#160;</td><td class="mdescRight">11 Module Nominal Voltage, VDD  <br /></td></tr>
<tr class="separator:a4347d61deaf4368612a972fb5767cf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09ed08eda1a71a2548fb7dac884e0ec" id="r_ad09ed08eda1a71a2548fb7dac884e0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__MODULE__ORGANIZATION__STRUCT.html">SPD4_MODULE_ORGANIZATION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#ad09ed08eda1a71a2548fb7dac884e0ec">ModuleOrganization</a></td></tr>
<tr class="memdesc:ad09ed08eda1a71a2548fb7dac884e0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">12 Module Organization  <br /></td></tr>
<tr class="separator:ad09ed08eda1a71a2548fb7dac884e0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bde69178052e01f1f0388233ccf56b" id="r_a57bde69178052e01f1f0388233ccf56b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__MODULE__MEMORY__BUS__WIDTH__STRUCT.html">SPD4_MODULE_MEMORY_BUS_WIDTH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a57bde69178052e01f1f0388233ccf56b">ModuleMemoryBusWidth</a></td></tr>
<tr class="memdesc:a57bde69178052e01f1f0388233ccf56b"><td class="mdescLeft">&#160;</td><td class="mdescRight">13 Module Memory Bus Width  <br /></td></tr>
<tr class="separator:a57bde69178052e01f1f0388233ccf56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6569384aeb69cee0a6f9f4b30275c206" id="r_a6569384aeb69cee0a6f9f4b30275c206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__MODULE__THERMAL__SENSOR__STRUCT.html">SPD4_MODULE_THERMAL_SENSOR_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a6569384aeb69cee0a6f9f4b30275c206">ModuleThermalSensor</a></td></tr>
<tr class="memdesc:a6569384aeb69cee0a6f9f4b30275c206"><td class="mdescLeft">&#160;</td><td class="mdescRight">14 Module Thermal Sensor  <br /></td></tr>
<tr class="separator:a6569384aeb69cee0a6f9f4b30275c206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762fd150709ec7db5963f88a62c64cfd" id="r_a762fd150709ec7db5963f88a62c64cfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__EXTENDED__MODULE__TYPE__STRUCT.html">SPD4_EXTENDED_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a762fd150709ec7db5963f88a62c64cfd">ExtendedModuleType</a></td></tr>
<tr class="memdesc:a762fd150709ec7db5963f88a62c64cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">15 Extended Module Type  <br /></td></tr>
<tr class="separator:a762fd150709ec7db5963f88a62c64cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0485af85c8c40a168c4b69ac77e73f" id="r_a5d0485af85c8c40a168c4b69ac77e73f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a5d0485af85c8c40a168c4b69ac77e73f">Reserved0</a></td></tr>
<tr class="memdesc:a5d0485af85c8c40a168c4b69ac77e73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Reserved  <br /></td></tr>
<tr class="separator:a5d0485af85c8c40a168c4b69ac77e73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a22d6f6f96db287ab0fd0a142b32ab" id="r_a72a22d6f6f96db287ab0fd0a142b32ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TIMEBASE__STRUCT.html">SPD4_TIMEBASE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a72a22d6f6f96db287ab0fd0a142b32ab">Timebase</a></td></tr>
<tr class="memdesc:a72a22d6f6f96db287ab0fd0a142b32ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">17 Timebases  <br /></td></tr>
<tr class="separator:a72a22d6f6f96db287ab0fd0a142b32ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a700187450a95c9b878117fe27eb0a19c" id="r_a700187450a95c9b878117fe27eb0a19c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TCK__MIN__MTB__STRUCT.html">SPD4_TCK_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a700187450a95c9b878117fe27eb0a19c">tCKmin</a></td></tr>
<tr class="memdesc:a700187450a95c9b878117fe27eb0a19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">18 SDRAM Minimum Cycle Time (tCKmin)  <br /></td></tr>
<tr class="separator:a700187450a95c9b878117fe27eb0a19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81d9b2a2dc3e38e6bd0179134639f95" id="r_ae81d9b2a2dc3e38e6bd0179134639f95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TCK__MAX__MTB__STRUCT.html">SPD4_TCK_MAX_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#ae81d9b2a2dc3e38e6bd0179134639f95">tCKmax</a></td></tr>
<tr class="memdesc:ae81d9b2a2dc3e38e6bd0179134639f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">19 SDRAM Maximum Cycle Time (tCKmax)  <br /></td></tr>
<tr class="separator:ae81d9b2a2dc3e38e6bd0179134639f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d94393c1d68f2a429af08dc2b858214" id="r_a7d94393c1d68f2a429af08dc2b858214"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html">SPD4_CAS_LATENCIES_SUPPORTED_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a7d94393c1d68f2a429af08dc2b858214">CasLatencies</a></td></tr>
<tr class="memdesc:a7d94393c1d68f2a429af08dc2b858214"><td class="mdescLeft">&#160;</td><td class="mdescRight">20-23 CAS Latencies Supported  <br /></td></tr>
<tr class="separator:a7d94393c1d68f2a429af08dc2b858214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216fd51884111d9abe8e452fcb54cc27" id="r_a216fd51884111d9abe8e452fcb54cc27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TAA__MIN__MTB__STRUCT.html">SPD4_TAA_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a216fd51884111d9abe8e452fcb54cc27">tAAmin</a></td></tr>
<tr class="memdesc:a216fd51884111d9abe8e452fcb54cc27"><td class="mdescLeft">&#160;</td><td class="mdescRight">24 Minimum CAS Latency Time (tAAmin)  <br /></td></tr>
<tr class="separator:a216fd51884111d9abe8e452fcb54cc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d504404779d5dc4975c35a3d149303c" id="r_a4d504404779d5dc4975c35a3d149303c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRCD__MIN__MTB__STRUCT.html">SPD4_TRCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a4d504404779d5dc4975c35a3d149303c">tRCDmin</a></td></tr>
<tr class="memdesc:a4d504404779d5dc4975c35a3d149303c"><td class="mdescLeft">&#160;</td><td class="mdescRight">25 Minimum RAS# to CAS# Delay Time (tRCDmin)  <br /></td></tr>
<tr class="separator:a4d504404779d5dc4975c35a3d149303c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceaf7f6976e4abc30c0ccc4da32027de" id="r_aceaf7f6976e4abc30c0ccc4da32027de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRP__MIN__MTB__STRUCT.html">SPD4_TRP_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#aceaf7f6976e4abc30c0ccc4da32027de">tRPmin</a></td></tr>
<tr class="memdesc:aceaf7f6976e4abc30c0ccc4da32027de"><td class="mdescLeft">&#160;</td><td class="mdescRight">26 Minimum Row Precharge Delay Time (tRPmin)  <br /></td></tr>
<tr class="separator:aceaf7f6976e4abc30c0ccc4da32027de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062d61a30ae7ee1e8d765e9dc1e1cab4" id="r_a062d61a30ae7ee1e8d765e9dc1e1cab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRAS__TRC__MIN__MTB__STRUCT.html">SPD4_TRAS_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a062d61a30ae7ee1e8d765e9dc1e1cab4">tRASMintRCMinUpper</a></td></tr>
<tr class="memdesc:a062d61a30ae7ee1e8d765e9dc1e1cab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">27 Upper Nibbles for tRAS and tRC  <br /></td></tr>
<tr class="separator:a062d61a30ae7ee1e8d765e9dc1e1cab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131acf623174e626b8cb59e69f240ed1" id="r_a131acf623174e626b8cb59e69f240ed1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRAS__MIN__MTB__STRUCT.html">SPD4_TRAS_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a131acf623174e626b8cb59e69f240ed1">tRASmin</a></td></tr>
<tr class="memdesc:a131acf623174e626b8cb59e69f240ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">28 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte  <br /></td></tr>
<tr class="separator:a131acf623174e626b8cb59e69f240ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2755fa3b537666f1bb5acad7c30b6803" id="r_a2755fa3b537666f1bb5acad7c30b6803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRC__MIN__MTB__STRUCT.html">SPD4_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a2755fa3b537666f1bb5acad7c30b6803">tRCmin</a></td></tr>
<tr class="memdesc:a2755fa3b537666f1bb5acad7c30b6803"><td class="mdescLeft">&#160;</td><td class="mdescRight">29 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte  <br /></td></tr>
<tr class="separator:a2755fa3b537666f1bb5acad7c30b6803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b61d9954f873cafc27cf26de4cd87a" id="r_a03b61d9954f873cafc27cf26de4cd87a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRFC__MIN__MTB__STRUCT.html">SPD4_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a03b61d9954f873cafc27cf26de4cd87a">tRFC1min</a></td></tr>
<tr class="memdesc:a03b61d9954f873cafc27cf26de4cd87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">30-31 Minimum Refresh Recovery Delay Time (tRFC1min)  <br /></td></tr>
<tr class="separator:a03b61d9954f873cafc27cf26de4cd87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cbf80b5c2777c7c33f2919a6adfebd" id="r_a60cbf80b5c2777c7c33f2919a6adfebd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRFC__MIN__MTB__STRUCT.html">SPD4_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a60cbf80b5c2777c7c33f2919a6adfebd">tRFC2min</a></td></tr>
<tr class="memdesc:a60cbf80b5c2777c7c33f2919a6adfebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-33 Minimum Refresh Recovery Delay Time (tRFC2min)  <br /></td></tr>
<tr class="separator:a60cbf80b5c2777c7c33f2919a6adfebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593f7ba8c78ef20b13229335578be3a7" id="r_a593f7ba8c78ef20b13229335578be3a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRFC__MIN__MTB__STRUCT.html">SPD4_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a593f7ba8c78ef20b13229335578be3a7">tRFC4min</a></td></tr>
<tr class="memdesc:a593f7ba8c78ef20b13229335578be3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">34-35 Minimum Refresh Recovery Delay Time (tRFC4min)  <br /></td></tr>
<tr class="separator:a593f7ba8c78ef20b13229335578be3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd151d7a218f2b355efa9be3762422c" id="r_a9bd151d7a218f2b355efa9be3762422c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TFAW__MIN__MTB__UPPER__STRUCT.html">SPD4_TFAW_MIN_MTB_UPPER_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a9bd151d7a218f2b355efa9be3762422c">tFAWMinUpper</a></td></tr>
<tr class="memdesc:a9bd151d7a218f2b355efa9be3762422c"><td class="mdescLeft">&#160;</td><td class="mdescRight">36 Upper Nibble for tFAW  <br /></td></tr>
<tr class="separator:a9bd151d7a218f2b355efa9be3762422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32cba4257e0d6f609e7c2f65c7fbb89" id="r_ac32cba4257e0d6f609e7c2f65c7fbb89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TFAW__MIN__MTB__STRUCT.html">SPD4_TFAW_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#ac32cba4257e0d6f609e7c2f65c7fbb89">tFAWmin</a></td></tr>
<tr class="memdesc:ac32cba4257e0d6f609e7c2f65c7fbb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">37 Minimum Four Activate Window Delay Time (tFAWmin)  <br /></td></tr>
<tr class="separator:ac32cba4257e0d6f609e7c2f65c7fbb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaef76530c016420aa10a3f441101dff" id="r_acaef76530c016420aa10a3f441101dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRRD__MIN__MTB__STRUCT.html">SPD4_TRRD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#acaef76530c016420aa10a3f441101dff">tRRD_Smin</a></td></tr>
<tr class="memdesc:acaef76530c016420aa10a3f441101dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">38 Minimum Activate to Activate Delay Time (tRRD_Smin), different bank group  <br /></td></tr>
<tr class="separator:acaef76530c016420aa10a3f441101dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644bfb33397b1225bf72c1ac73bad5a4" id="r_a644bfb33397b1225bf72c1ac73bad5a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRRD__MIN__MTB__STRUCT.html">SPD4_TRRD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a644bfb33397b1225bf72c1ac73bad5a4">tRRD_Lmin</a></td></tr>
<tr class="memdesc:a644bfb33397b1225bf72c1ac73bad5a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">39 Minimum Activate to Activate Delay Time (tRRD_Lmin), same bank group  <br /></td></tr>
<tr class="separator:a644bfb33397b1225bf72c1ac73bad5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbaf6042481a8ca5f545ee76dd13066" id="r_aadbaf6042481a8ca5f545ee76dd13066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TCCD__MIN__MTB__STRUCT.html">SPD4_TCCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#aadbaf6042481a8ca5f545ee76dd13066">tCCD_Lmin</a></td></tr>
<tr class="memdesc:aadbaf6042481a8ca5f545ee76dd13066"><td class="mdescLeft">&#160;</td><td class="mdescRight">40 Minimum CAS to CAS Delay Time (tCCD_Lmin), Same Bank Group  <br /></td></tr>
<tr class="separator:aadbaf6042481a8ca5f545ee76dd13066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55d75256c8fa7612d03e90a10d768cb" id="r_af55d75256c8fa7612d03e90a10d768cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TWR__UPPER__NIBBLE__STRUCT.html">SPD4_TWR_UPPER_NIBBLE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#af55d75256c8fa7612d03e90a10d768cb">tWRUpperNibble</a></td></tr>
<tr class="memdesc:af55d75256c8fa7612d03e90a10d768cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">41 Upper Nibble for tWRmin  <br /></td></tr>
<tr class="separator:af55d75256c8fa7612d03e90a10d768cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a15964ce7f64f0ad9f0666549351f9" id="r_a83a15964ce7f64f0ad9f0666549351f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TWR__MIN__MTB__STRUCT.html">SPD4_TWR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a83a15964ce7f64f0ad9f0666549351f9">tWRmin</a></td></tr>
<tr class="memdesc:a83a15964ce7f64f0ad9f0666549351f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">42 Minimum Write Recovery Time (tWRmin)  <br /></td></tr>
<tr class="separator:a83a15964ce7f64f0ad9f0666549351f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd6dd9f110f838db1857c5962a29537" id="r_a4cd6dd9f110f838db1857c5962a29537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TWTR__UPPER__NIBBLE__STRUCT.html">SPD4_TWTR_UPPER_NIBBLE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a4cd6dd9f110f838db1857c5962a29537">tWTRUpperNibble</a></td></tr>
<tr class="memdesc:a4cd6dd9f110f838db1857c5962a29537"><td class="mdescLeft">&#160;</td><td class="mdescRight">43 Upper Nibbles for tWTRmin  <br /></td></tr>
<tr class="separator:a4cd6dd9f110f838db1857c5962a29537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ae294fc7a3e367ddc20ecbb0e2b6f0" id="r_af6ae294fc7a3e367ddc20ecbb0e2b6f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TWTR__MIN__MTB__STRUCT.html">SPD4_TWTR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#af6ae294fc7a3e367ddc20ecbb0e2b6f0">tWTR_Smin</a></td></tr>
<tr class="memdesc:af6ae294fc7a3e367ddc20ecbb0e2b6f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">44 Minimum Write to Read Time (tWTR_Smin), Different Bank Group  <br /></td></tr>
<tr class="separator:af6ae294fc7a3e367ddc20ecbb0e2b6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564e316faeb2cf503d7730000c6c6363" id="r_a564e316faeb2cf503d7730000c6c6363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TWTR__MIN__MTB__STRUCT.html">SPD4_TWTR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a564e316faeb2cf503d7730000c6c6363">tWTR_Lmin</a></td></tr>
<tr class="memdesc:a564e316faeb2cf503d7730000c6c6363"><td class="mdescLeft">&#160;</td><td class="mdescRight">45 Minimum Write to Read Time (tWTR_Lmin), Same Bank Group  <br /></td></tr>
<tr class="separator:a564e316faeb2cf503d7730000c6c6363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd76498a50bd715d43139ec7c4735b59" id="r_acd76498a50bd715d43139ec7c4735b59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#acd76498a50bd715d43139ec7c4735b59">Reserved1</a> [59 - 46+1]</td></tr>
<tr class="memdesc:acd76498a50bd715d43139ec7c4735b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">46-59 Reserved  <br /></td></tr>
<tr class="separator:acd76498a50bd715d43139ec7c4735b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae689267b5f9a06a6493987e3349d4c5b" id="r_ae689267b5f9a06a6493987e3349d4c5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__CONNECTOR__BIT__MAPPING__BYTE__STRUCT.html">SPD4_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#ae689267b5f9a06a6493987e3349d4c5b">BitMapping</a> [77 - 60+1]</td></tr>
<tr class="memdesc:ae689267b5f9a06a6493987e3349d4c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">60-77 Connector to SDRAM Bit Mapping  <br /></td></tr>
<tr class="separator:ae689267b5f9a06a6493987e3349d4c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72011cc52c2ff5e8aaa33c55273e618d" id="r_a72011cc52c2ff5e8aaa33c55273e618d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a72011cc52c2ff5e8aaa33c55273e618d">Reserved2</a> [116 - 78+1]</td></tr>
<tr class="memdesc:a72011cc52c2ff5e8aaa33c55273e618d"><td class="mdescLeft">&#160;</td><td class="mdescRight">78-116 Reserved  <br /></td></tr>
<tr class="separator:a72011cc52c2ff5e8aaa33c55273e618d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649202266444ade9aff508af5466e3e7" id="r_a649202266444ade9aff508af5466e3e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TCCD__MIN__FTB__STRUCT.html">SPD4_TCCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a649202266444ade9aff508af5466e3e7">tCCD_LminFine</a></td></tr>
<tr class="memdesc:a649202266444ade9aff508af5466e3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">117 Fine Offset for Minimum CAS to CAS Delay Time (tCCD_Lmin), same bank group  <br /></td></tr>
<tr class="separator:a649202266444ade9aff508af5466e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9785c8a54270d5645bedd0a13de900fb" id="r_a9785c8a54270d5645bedd0a13de900fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRRD__MIN__FTB__STRUCT.html">SPD4_TRRD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a9785c8a54270d5645bedd0a13de900fb">tRRD_LminFine</a></td></tr>
<tr class="memdesc:a9785c8a54270d5645bedd0a13de900fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">118 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Lmin), different bank group  <br /></td></tr>
<tr class="separator:a9785c8a54270d5645bedd0a13de900fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4feab90e8d396064b2e17feb52d8f18" id="r_af4feab90e8d396064b2e17feb52d8f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRRD__MIN__FTB__STRUCT.html">SPD4_TRRD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#af4feab90e8d396064b2e17feb52d8f18">tRRD_SminFine</a></td></tr>
<tr class="memdesc:af4feab90e8d396064b2e17feb52d8f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">119 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Smin), same bank group  <br /></td></tr>
<tr class="separator:af4feab90e8d396064b2e17feb52d8f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fdaae63b88e5843b4398817de872b84" id="r_a1fdaae63b88e5843b4398817de872b84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRC__MIN__FTB__STRUCT.html">SPD4_TRC_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a1fdaae63b88e5843b4398817de872b84">tRCminFine</a></td></tr>
<tr class="memdesc:a1fdaae63b88e5843b4398817de872b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">120 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin)  <br /></td></tr>
<tr class="separator:a1fdaae63b88e5843b4398817de872b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0cb285ae835ac63f13f738d3453ba1a" id="r_ad0cb285ae835ac63f13f738d3453ba1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRP__MIN__FTB__STRUCT.html">SPD4_TRP_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#ad0cb285ae835ac63f13f738d3453ba1a">tRPminFine</a></td></tr>
<tr class="memdesc:ad0cb285ae835ac63f13f738d3453ba1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">121 Fine Offset for Minimum Row Precharge Delay Time (tRPabmin)  <br /></td></tr>
<tr class="separator:ad0cb285ae835ac63f13f738d3453ba1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486fd2089664048f5309f9d008b399bb" id="r_a486fd2089664048f5309f9d008b399bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TRCD__MIN__FTB__STRUCT.html">SPD4_TRCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a486fd2089664048f5309f9d008b399bb">tRCDminFine</a></td></tr>
<tr class="memdesc:a486fd2089664048f5309f9d008b399bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin)  <br /></td></tr>
<tr class="separator:a486fd2089664048f5309f9d008b399bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6cc27a618aafd083e7d8c28ec1e8a5" id="r_a3e6cc27a618aafd083e7d8c28ec1e8a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TAA__MIN__FTB__STRUCT.html">SPD4_TAA_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a3e6cc27a618aafd083e7d8c28ec1e8a5">tAAminFine</a></td></tr>
<tr class="memdesc:a3e6cc27a618aafd083e7d8c28ec1e8a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">123 Fine Offset for Minimum CAS Latency Time (tAAmin)  <br /></td></tr>
<tr class="separator:a3e6cc27a618aafd083e7d8c28ec1e8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c59d20fc47dba0e590260d769a34628" id="r_a9c59d20fc47dba0e590260d769a34628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TCK__MAX__FTB__STRUCT.html">SPD4_TCK_MAX_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a9c59d20fc47dba0e590260d769a34628">tCKmaxFine</a></td></tr>
<tr class="memdesc:a9c59d20fc47dba0e590260d769a34628"><td class="mdescLeft">&#160;</td><td class="mdescRight">124 Fine Offset for SDRAM Minimum Cycle Time (tCKmax)  <br /></td></tr>
<tr class="separator:a9c59d20fc47dba0e590260d769a34628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715b6e183a3b8ffe66431101b1fb4107" id="r_a715b6e183a3b8ffe66431101b1fb4107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__TCK__MIN__FTB__STRUCT.html">SPD4_TCK_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a715b6e183a3b8ffe66431101b1fb4107">tCKminFine</a></td></tr>
<tr class="memdesc:a715b6e183a3b8ffe66431101b1fb4107"><td class="mdescLeft">&#160;</td><td class="mdescRight">125 Fine Offset for SDRAM Maximum Cycle Time (tCKmin)  <br /></td></tr>
<tr class="separator:a715b6e183a3b8ffe66431101b1fb4107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd01919833051e544ed7b0432bc7379" id="r_a0cd01919833051e544ed7b0432bc7379"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__CYCLIC__REDUNDANCY__CODE.html">SPD4_CYCLIC_REDUNDANCY_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__BASE__SECTION.html#a0cd01919833051e544ed7b0432bc7379">Crc</a></td></tr>
<tr class="memdesc:a0cd01919833051e544ed7b0432bc7379"><td class="mdescLeft">&#160;</td><td class="mdescRight">126-127 Cyclical Redundancy Code (CRC)  <br /></td></tr>
<tr class="separator:a0cd01919833051e544ed7b0432bc7379"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae689267b5f9a06a6493987e3349d4c5b" name="ae689267b5f9a06a6493987e3349d4c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae689267b5f9a06a6493987e3349d4c5b">&#9670;&#160;</a></span>BitMapping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__CONNECTOR__BIT__MAPPING__BYTE__STRUCT.html">SPD4_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a> SPD4_BASE_SECTION::BitMapping[77 - 60+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>60-77 Connector to SDRAM Bit Mapping </p>

</div>
</div>
<a id="a7d94393c1d68f2a429af08dc2b858214" name="a7d94393c1d68f2a429af08dc2b858214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d94393c1d68f2a429af08dc2b858214">&#9670;&#160;</a></span>CasLatencies</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html">SPD4_CAS_LATENCIES_SUPPORTED_STRUCT</a> SPD4_BASE_SECTION::CasLatencies</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20-23 CAS Latencies Supported </p>

</div>
</div>
<a id="a0cd01919833051e544ed7b0432bc7379" name="a0cd01919833051e544ed7b0432bc7379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd01919833051e544ed7b0432bc7379">&#9670;&#160;</a></span>Crc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__CYCLIC__REDUNDANCY__CODE.html">SPD4_CYCLIC_REDUNDANCY_CODE</a> SPD4_BASE_SECTION::Crc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>126-127 Cyclical Redundancy Code (CRC) </p>

</div>
</div>
<a id="a18c2306c8668cbcfbc1bee700bf76e92" name="a18c2306c8668cbcfbc1bee700bf76e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c2306c8668cbcfbc1bee700bf76e92">&#9670;&#160;</a></span>Description</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__DEVICE__DESCRIPTION__STRUCT.html">SPD4_DEVICE_DESCRIPTION_STRUCT</a> SPD4_BASE_SECTION::Description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2 </p>

</div>
</div>
<a id="af23f5fa7bf376c2e7b4c08a6f11ae4ed" name="af23f5fa7bf376c2e7b4c08a6f11ae4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23f5fa7bf376c2e7b4c08a6f11ae4ed">&#9670;&#160;</a></span>DramDeviceType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__DRAM__DEVICE__TYPE__STRUCT.html">SPD4_DRAM_DEVICE_TYPE_STRUCT</a> SPD4_BASE_SECTION::DramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 DRAM Device Type </p>

</div>
</div>
<a id="a762fd150709ec7db5963f88a62c64cfd" name="a762fd150709ec7db5963f88a62c64cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762fd150709ec7db5963f88a62c64cfd">&#9670;&#160;</a></span>ExtendedModuleType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__EXTENDED__MODULE__TYPE__STRUCT.html">SPD4_EXTENDED_MODULE_TYPE_STRUCT</a> SPD4_BASE_SECTION::ExtendedModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>15 Extended Module Type </p>

</div>
</div>
<a id="a57bde69178052e01f1f0388233ccf56b" name="a57bde69178052e01f1f0388233ccf56b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bde69178052e01f1f0388233ccf56b">&#9670;&#160;</a></span>ModuleMemoryBusWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__MODULE__MEMORY__BUS__WIDTH__STRUCT.html">SPD4_MODULE_MEMORY_BUS_WIDTH_STRUCT</a> SPD4_BASE_SECTION::ModuleMemoryBusWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13 Module Memory Bus Width </p>

</div>
</div>
<a id="a4347d61deaf4368612a972fb5767cf40" name="a4347d61deaf4368612a972fb5767cf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4347d61deaf4368612a972fb5767cf40">&#9670;&#160;</a></span>ModuleNominalVoltage</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__MODULE__NOMINAL__VOLTAGE__STRUCT.html">SPD4_MODULE_NOMINAL_VOLTAGE_STRUCT</a> SPD4_BASE_SECTION::ModuleNominalVoltage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>11 Module Nominal Voltage, VDD </p>

</div>
</div>
<a id="ad09ed08eda1a71a2548fb7dac884e0ec" name="ad09ed08eda1a71a2548fb7dac884e0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad09ed08eda1a71a2548fb7dac884e0ec">&#9670;&#160;</a></span>ModuleOrganization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__MODULE__ORGANIZATION__STRUCT.html">SPD4_MODULE_ORGANIZATION_STRUCT</a> SPD4_BASE_SECTION::ModuleOrganization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12 Module Organization </p>

</div>
</div>
<a id="a6569384aeb69cee0a6f9f4b30275c206" name="a6569384aeb69cee0a6f9f4b30275c206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6569384aeb69cee0a6f9f4b30275c206">&#9670;&#160;</a></span>ModuleThermalSensor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__MODULE__THERMAL__SENSOR__STRUCT.html">SPD4_MODULE_THERMAL_SENSOR_STRUCT</a> SPD4_BASE_SECTION::ModuleThermalSensor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14 Module Thermal Sensor </p>

</div>
</div>
<a id="aaec556f21c12b8a8229717ba38615dcc" name="aaec556f21c12b8a8229717ba38615dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec556f21c12b8a8229717ba38615dcc">&#9670;&#160;</a></span>ModuleType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__MODULE__TYPE__STRUCT.html">SPD4_MODULE_TYPE_STRUCT</a> SPD4_BASE_SECTION::ModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Module Type </p>

</div>
</div>
<a id="aae3c1cc13f7cede215f455f62b159874" name="aae3c1cc13f7cede215f455f62b159874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae3c1cc13f7cede215f455f62b159874">&#9670;&#160;</a></span>OtherOptionalFeatures</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__OTHER__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD4_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD4_BASE_SECTION::OtherOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9 Other SDRAM Optional Features </p>

</div>
</div>
<a id="a904fead73c0a4066e0b7e3cc057b4196" name="a904fead73c0a4066e0b7e3cc057b4196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904fead73c0a4066e0b7e3cc057b4196">&#9670;&#160;</a></span>PrimarySdramPackageType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__PRIMARY__SDRAM__PACKAGE__TYPE__STRUCT.html">SPD4_PRIMARY_SDRAM_PACKAGE_TYPE_STRUCT</a> SPD4_BASE_SECTION::PrimarySdramPackageType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 Primary SDRAM Package Type </p>

</div>
</div>
<a id="a5d0485af85c8c40a168c4b69ac77e73f" name="a5d0485af85c8c40a168c4b69ac77e73f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0485af85c8c40a168c4b69ac77e73f">&#9670;&#160;</a></span>Reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_BASE_SECTION::Reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Reserved </p>

</div>
</div>
<a id="acd76498a50bd715d43139ec7c4735b59" name="acd76498a50bd715d43139ec7c4735b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd76498a50bd715d43139ec7c4735b59">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_BASE_SECTION::Reserved1[59 - 46+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>46-59 Reserved </p>

</div>
</div>
<a id="a72011cc52c2ff5e8aaa33c55273e618d" name="a72011cc52c2ff5e8aaa33c55273e618d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72011cc52c2ff5e8aaa33c55273e618d">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_BASE_SECTION::Reserved2[116 - 78+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>78-116 Reserved </p>

</div>
</div>
<a id="a96c763fabec99829e3abddf505ecbbfc" name="a96c763fabec99829e3abddf505ecbbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c763fabec99829e3abddf505ecbbfc">&#9670;&#160;</a></span>Revision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__REVISION__STRUCT.html">SPD4_REVISION_STRUCT</a> SPD4_BASE_SECTION::Revision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 SPD Revision </p>

</div>
</div>
<a id="ad2ad80f3673377cdec7cc4ae3bfb2d68" name="ad2ad80f3673377cdec7cc4ae3bfb2d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ad80f3673377cdec7cc4ae3bfb2d68">&#9670;&#160;</a></span>SdramAddressing</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__SDRAM__ADDRESSING__STRUCT.html">SPD4_SDRAM_ADDRESSING_STRUCT</a> SPD4_BASE_SECTION::SdramAddressing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 SDRAM Addressing </p>

</div>
</div>
<a id="a47127b9645a1f259a2278ff9728105ef" name="a47127b9645a1f259a2278ff9728105ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47127b9645a1f259a2278ff9728105ef">&#9670;&#160;</a></span>SdramDensityAndBanks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__SDRAM__DENSITY__BANKS__STRUCT.html">SPD4_SDRAM_DENSITY_BANKS_STRUCT</a> SPD4_BASE_SECTION::SdramDensityAndBanks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 SDRAM Density and Banks </p>

</div>
</div>
<a id="af0dd7bed8c6e914055e3e010a4427507" name="af0dd7bed8c6e914055e3e010a4427507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0dd7bed8c6e914055e3e010a4427507">&#9670;&#160;</a></span>SdramOptionalFeatures</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD4_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD4_BASE_SECTION::SdramOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 SDRAM Optional Features </p>

</div>
</div>
<a id="a0c6e81d6e03c09993bac62d71b1fae39" name="a0c6e81d6e03c09993bac62d71b1fae39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6e81d6e03c09993bac62d71b1fae39">&#9670;&#160;</a></span>SecondarySdramPackageType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__SECONDARY__SDRAM__PACKAGE__TYPE__STRUCT.html">SPD4_SECONDARY_SDRAM_PACKAGE_TYPE_STRUCT</a> SPD4_BASE_SECTION::SecondarySdramPackageType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10 Secondary SDRAM Package Type </p>

</div>
</div>
<a id="a216fd51884111d9abe8e452fcb54cc27" name="a216fd51884111d9abe8e452fcb54cc27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216fd51884111d9abe8e452fcb54cc27">&#9670;&#160;</a></span>tAAmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TAA__MIN__MTB__STRUCT.html">SPD4_TAA_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tAAmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24 Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a id="a3e6cc27a618aafd083e7d8c28ec1e8a5" name="a3e6cc27a618aafd083e7d8c28ec1e8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6cc27a618aafd083e7d8c28ec1e8a5">&#9670;&#160;</a></span>tAAminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TAA__MIN__FTB__STRUCT.html">SPD4_TAA_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tAAminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>123 Fine Offset for Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a id="aadbaf6042481a8ca5f545ee76dd13066" name="aadbaf6042481a8ca5f545ee76dd13066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadbaf6042481a8ca5f545ee76dd13066">&#9670;&#160;</a></span>tCCD_Lmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TCCD__MIN__MTB__STRUCT.html">SPD4_TCCD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tCCD_Lmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>40 Minimum CAS to CAS Delay Time (tCCD_Lmin), Same Bank Group </p>

</div>
</div>
<a id="a649202266444ade9aff508af5466e3e7" name="a649202266444ade9aff508af5466e3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649202266444ade9aff508af5466e3e7">&#9670;&#160;</a></span>tCCD_LminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TCCD__MIN__FTB__STRUCT.html">SPD4_TCCD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tCCD_LminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>117 Fine Offset for Minimum CAS to CAS Delay Time (tCCD_Lmin), same bank group </p>

</div>
</div>
<a id="ae81d9b2a2dc3e38e6bd0179134639f95" name="ae81d9b2a2dc3e38e6bd0179134639f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81d9b2a2dc3e38e6bd0179134639f95">&#9670;&#160;</a></span>tCKmax</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TCK__MAX__MTB__STRUCT.html">SPD4_TCK_MAX_MTB_STRUCT</a> SPD4_BASE_SECTION::tCKmax</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>19 SDRAM Maximum Cycle Time (tCKmax) </p>

</div>
</div>
<a id="a9c59d20fc47dba0e590260d769a34628" name="a9c59d20fc47dba0e590260d769a34628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c59d20fc47dba0e590260d769a34628">&#9670;&#160;</a></span>tCKmaxFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TCK__MAX__FTB__STRUCT.html">SPD4_TCK_MAX_FTB_STRUCT</a> SPD4_BASE_SECTION::tCKmaxFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>124 Fine Offset for SDRAM Minimum Cycle Time (tCKmax) </p>

</div>
</div>
<a id="a700187450a95c9b878117fe27eb0a19c" name="a700187450a95c9b878117fe27eb0a19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a700187450a95c9b878117fe27eb0a19c">&#9670;&#160;</a></span>tCKmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TCK__MIN__MTB__STRUCT.html">SPD4_TCK_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tCKmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>18 SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a id="a715b6e183a3b8ffe66431101b1fb4107" name="a715b6e183a3b8ffe66431101b1fb4107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715b6e183a3b8ffe66431101b1fb4107">&#9670;&#160;</a></span>tCKminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TCK__MIN__FTB__STRUCT.html">SPD4_TCK_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tCKminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>125 Fine Offset for SDRAM Maximum Cycle Time (tCKmin) </p>

</div>
</div>
<a id="ac32cba4257e0d6f609e7c2f65c7fbb89" name="ac32cba4257e0d6f609e7c2f65c7fbb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32cba4257e0d6f609e7c2f65c7fbb89">&#9670;&#160;</a></span>tFAWmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TFAW__MIN__MTB__STRUCT.html">SPD4_TFAW_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tFAWmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>37 Minimum Four Activate Window Delay Time (tFAWmin) </p>

</div>
</div>
<a id="a9bd151d7a218f2b355efa9be3762422c" name="a9bd151d7a218f2b355efa9be3762422c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd151d7a218f2b355efa9be3762422c">&#9670;&#160;</a></span>tFAWMinUpper</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TFAW__MIN__MTB__UPPER__STRUCT.html">SPD4_TFAW_MIN_MTB_UPPER_STRUCT</a> SPD4_BASE_SECTION::tFAWMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>36 Upper Nibble for tFAW </p>

</div>
</div>
<a id="ad8ba5d3b5f9424c93f052b9276b45282" name="ad8ba5d3b5f9424c93f052b9276b45282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ba5d3b5f9424c93f052b9276b45282">&#9670;&#160;</a></span>ThermalAndRefreshOptions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__SDRAM__THERMAL__REFRESH__STRUCT.html">SPD4_SDRAM_THERMAL_REFRESH_STRUCT</a> SPD4_BASE_SECTION::ThermalAndRefreshOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 SDRAM Thermal and Refresh Options </p>

</div>
</div>
<a id="a72a22d6f6f96db287ab0fd0a142b32ab" name="a72a22d6f6f96db287ab0fd0a142b32ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a22d6f6f96db287ab0fd0a142b32ab">&#9670;&#160;</a></span>Timebase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TIMEBASE__STRUCT.html">SPD4_TIMEBASE_STRUCT</a> SPD4_BASE_SECTION::Timebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>17 Timebases </p>

</div>
</div>
<a id="a131acf623174e626b8cb59e69f240ed1" name="a131acf623174e626b8cb59e69f240ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a131acf623174e626b8cb59e69f240ed1">&#9670;&#160;</a></span>tRASmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRAS__MIN__MTB__STRUCT.html">SPD4_TRAS_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRASmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>28 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte </p>

</div>
</div>
<a id="a062d61a30ae7ee1e8d765e9dc1e1cab4" name="a062d61a30ae7ee1e8d765e9dc1e1cab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062d61a30ae7ee1e8d765e9dc1e1cab4">&#9670;&#160;</a></span>tRASMintRCMinUpper</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRAS__TRC__MIN__MTB__STRUCT.html">SPD4_TRAS_TRC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRASMintRCMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>27 Upper Nibbles for tRAS and tRC </p>

</div>
</div>
<a id="a4d504404779d5dc4975c35a3d149303c" name="a4d504404779d5dc4975c35a3d149303c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d504404779d5dc4975c35a3d149303c">&#9670;&#160;</a></span>tRCDmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRCD__MIN__MTB__STRUCT.html">SPD4_TRCD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRCDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>25 Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a id="a486fd2089664048f5309f9d008b399bb" name="a486fd2089664048f5309f9d008b399bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486fd2089664048f5309f9d008b399bb">&#9670;&#160;</a></span>tRCDminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRCD__MIN__FTB__STRUCT.html">SPD4_TRCD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRCDminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a id="a2755fa3b537666f1bb5acad7c30b6803" name="a2755fa3b537666f1bb5acad7c30b6803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2755fa3b537666f1bb5acad7c30b6803">&#9670;&#160;</a></span>tRCmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRC__MIN__MTB__STRUCT.html">SPD4_TRC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRCmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>29 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte </p>

</div>
</div>
<a id="a1fdaae63b88e5843b4398817de872b84" name="a1fdaae63b88e5843b4398817de872b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fdaae63b88e5843b4398817de872b84">&#9670;&#160;</a></span>tRCminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRC__MIN__FTB__STRUCT.html">SPD4_TRC_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRCminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>120 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin) </p>

</div>
</div>
<a id="a03b61d9954f873cafc27cf26de4cd87a" name="a03b61d9954f873cafc27cf26de4cd87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b61d9954f873cafc27cf26de4cd87a">&#9670;&#160;</a></span>tRFC1min</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRFC__MIN__MTB__STRUCT.html">SPD4_TRFC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRFC1min</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>30-31 Minimum Refresh Recovery Delay Time (tRFC1min) </p>

</div>
</div>
<a id="a60cbf80b5c2777c7c33f2919a6adfebd" name="a60cbf80b5c2777c7c33f2919a6adfebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60cbf80b5c2777c7c33f2919a6adfebd">&#9670;&#160;</a></span>tRFC2min</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRFC__MIN__MTB__STRUCT.html">SPD4_TRFC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRFC2min</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32-33 Minimum Refresh Recovery Delay Time (tRFC2min) </p>

</div>
</div>
<a id="a593f7ba8c78ef20b13229335578be3a7" name="a593f7ba8c78ef20b13229335578be3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a593f7ba8c78ef20b13229335578be3a7">&#9670;&#160;</a></span>tRFC4min</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRFC__MIN__MTB__STRUCT.html">SPD4_TRFC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRFC4min</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>34-35 Minimum Refresh Recovery Delay Time (tRFC4min) </p>

</div>
</div>
<a id="aceaf7f6976e4abc30c0ccc4da32027de" name="aceaf7f6976e4abc30c0ccc4da32027de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceaf7f6976e4abc30c0ccc4da32027de">&#9670;&#160;</a></span>tRPmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRP__MIN__MTB__STRUCT.html">SPD4_TRP_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRPmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>26 Minimum Row Precharge Delay Time (tRPmin) </p>

</div>
</div>
<a id="ad0cb285ae835ac63f13f738d3453ba1a" name="ad0cb285ae835ac63f13f738d3453ba1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0cb285ae835ac63f13f738d3453ba1a">&#9670;&#160;</a></span>tRPminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRP__MIN__FTB__STRUCT.html">SPD4_TRP_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRPminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>121 Fine Offset for Minimum Row Precharge Delay Time (tRPabmin) </p>

</div>
</div>
<a id="a644bfb33397b1225bf72c1ac73bad5a4" name="a644bfb33397b1225bf72c1ac73bad5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644bfb33397b1225bf72c1ac73bad5a4">&#9670;&#160;</a></span>tRRD_Lmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRRD__MIN__MTB__STRUCT.html">SPD4_TRRD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_Lmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>39 Minimum Activate to Activate Delay Time (tRRD_Lmin), same bank group </p>

</div>
</div>
<a id="a9785c8a54270d5645bedd0a13de900fb" name="a9785c8a54270d5645bedd0a13de900fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9785c8a54270d5645bedd0a13de900fb">&#9670;&#160;</a></span>tRRD_LminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRRD__MIN__FTB__STRUCT.html">SPD4_TRRD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_LminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>118 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Lmin), different bank group </p>

</div>
</div>
<a id="acaef76530c016420aa10a3f441101dff" name="acaef76530c016420aa10a3f441101dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaef76530c016420aa10a3f441101dff">&#9670;&#160;</a></span>tRRD_Smin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRRD__MIN__MTB__STRUCT.html">SPD4_TRRD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_Smin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>38 Minimum Activate to Activate Delay Time (tRRD_Smin), different bank group </p>

</div>
</div>
<a id="af4feab90e8d396064b2e17feb52d8f18" name="af4feab90e8d396064b2e17feb52d8f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4feab90e8d396064b2e17feb52d8f18">&#9670;&#160;</a></span>tRRD_SminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TRRD__MIN__FTB__STRUCT.html">SPD4_TRRD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_SminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>119 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Smin), same bank group </p>

</div>
</div>
<a id="a83a15964ce7f64f0ad9f0666549351f9" name="a83a15964ce7f64f0ad9f0666549351f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a15964ce7f64f0ad9f0666549351f9">&#9670;&#160;</a></span>tWRmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TWR__MIN__MTB__STRUCT.html">SPD4_TWR_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tWRmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>42 Minimum Write Recovery Time (tWRmin) </p>

</div>
</div>
<a id="af55d75256c8fa7612d03e90a10d768cb" name="af55d75256c8fa7612d03e90a10d768cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55d75256c8fa7612d03e90a10d768cb">&#9670;&#160;</a></span>tWRUpperNibble</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TWR__UPPER__NIBBLE__STRUCT.html">SPD4_TWR_UPPER_NIBBLE_STRUCT</a> SPD4_BASE_SECTION::tWRUpperNibble</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>41 Upper Nibble for tWRmin </p>

</div>
</div>
<a id="a564e316faeb2cf503d7730000c6c6363" name="a564e316faeb2cf503d7730000c6c6363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564e316faeb2cf503d7730000c6c6363">&#9670;&#160;</a></span>tWTR_Lmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TWTR__MIN__MTB__STRUCT.html">SPD4_TWTR_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tWTR_Lmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>45 Minimum Write to Read Time (tWTR_Lmin), Same Bank Group </p>

</div>
</div>
<a id="af6ae294fc7a3e367ddc20ecbb0e2b6f0" name="af6ae294fc7a3e367ddc20ecbb0e2b6f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ae294fc7a3e367ddc20ecbb0e2b6f0">&#9670;&#160;</a></span>tWTR_Smin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TWTR__MIN__MTB__STRUCT.html">SPD4_TWTR_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tWTR_Smin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>44 Minimum Write to Read Time (tWTR_Smin), Different Bank Group </p>

</div>
</div>
<a id="a4cd6dd9f110f838db1857c5962a29537" name="a4cd6dd9f110f838db1857c5962a29537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd6dd9f110f838db1857c5962a29537">&#9670;&#160;</a></span>tWTRUpperNibble</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__TWTR__UPPER__NIBBLE__STRUCT.html">SPD4_TWTR_UPPER_NIBBLE_STRUCT</a> SPD4_BASE_SECTION::tWTRUpperNibble</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>43 Upper Nibbles for tWTRmin </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="SdramSpdDdr4_8h_source.html">SdramSpdDdr4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
