module top
#(parameter param55 = (({(^~{(8'hb1)}), {(&(8'hbd))}} == (~&(((8'h9c) & (7'h41)) ? {(8'ha0)} : ((7'h43) <= (8'haa))))) - (((((7'h44) ? (8'ha2) : (8'hae)) ? ((8'ha7) ? (8'hac) : (8'hb9)) : (+(8'hb1))) || (8'hb0)) ? (({(8'h9c)} | ((8'hb9) < (8'hbf))) ? (((8'hb0) ? (7'h40) : (8'hb5)) ? (!(8'ha5)) : ((8'hb2) ? (8'hba) : (8'ha7))) : ((8'ha4) - ((7'h41) != (8'hb7)))) : ((((8'h9e) - (8'ha5)) ? (^~(8'h9f)) : (!(8'h9e))) > (^~((8'hae) <= (8'ha6)))))), 
parameter param56 = {((((param55 >> param55) >= (param55 || param55)) < ((param55 > param55) ~^ {param55})) ? (~|((^~param55) ? ((8'hbe) + param55) : param55)) : (!(param55 || (param55 ? param55 : param55)))), ((^~param55) ^ (|((param55 ? param55 : param55) ? (param55 ? param55 : (8'ha4)) : param55)))})
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h252):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hf):(1'h0)] wire4;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire [(4'hd):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire54;
  wire signed [(5'h12):(1'h0)] wire53;
  wire [(5'h11):(1'h0)] wire52;
  wire [(5'h12):(1'h0)] wire51;
  wire [(3'h6):(1'h0)] wire50;
  wire [(3'h7):(1'h0)] wire49;
  wire [(3'h7):(1'h0)] wire39;
  wire [(4'hf):(1'h0)] wire38;
  wire signed [(4'hc):(1'h0)] wire37;
  wire signed [(4'he):(1'h0)] wire36;
  wire [(5'h15):(1'h0)] wire35;
  wire signed [(4'hf):(1'h0)] wire26;
  reg [(5'h14):(1'h0)] reg48 = (1'h0);
  reg [(5'h12):(1'h0)] reg47 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg46 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg45 = (1'h0);
  reg [(3'h6):(1'h0)] reg44 = (1'h0);
  reg [(4'hf):(1'h0)] reg43 = (1'h0);
  reg [(2'h3):(1'h0)] reg42 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg40 = (1'h0);
  reg [(4'he):(1'h0)] reg34 = (1'h0);
  reg [(3'h6):(1'h0)] reg33 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg32 = (1'h0);
  reg [(4'hc):(1'h0)] reg31 = (1'h0);
  reg [(5'h11):(1'h0)] reg30 = (1'h0);
  reg [(2'h3):(1'h0)] reg29 = (1'h0);
  reg [(4'h8):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg27 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg23 = (1'h0);
  reg [(5'h10):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg20 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg19 = (1'h0);
  reg [(5'h13):(1'h0)] reg18 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg16 = (1'h0);
  reg [(4'hc):(1'h0)] reg15 = (1'h0);
  reg [(3'h4):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg11 = (1'h0);
  reg [(5'h15):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg9 = (1'h0);
  reg [(5'h13):(1'h0)] reg8 = (1'h0);
  reg [(4'hb):(1'h0)] reg7 = (1'h0);
  reg [(2'h3):(1'h0)] reg6 = (1'h0);
  reg [(4'hd):(1'h0)] reg5 = (1'h0);
  assign y = {wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire26,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg5 <= (~|wire3[(1'h1):(1'h0)]);
      if (reg5)
        begin
          reg6 <= wire2;
          reg7 <= reg5;
          reg8 <= {$signed(wire3[(3'h6):(1'h0)])};
          if ({wire1, (~^wire4[(2'h3):(1'h1)])})
            begin
              reg9 <= ($signed(({wire3} ?
                  {(reg7 ? wire0 : wire4)} : $unsigned({reg8}))) - reg6);
            end
          else
            begin
              reg9 <= $unsigned($signed((~^$signed(reg7))));
              reg10 <= {$signed(reg8[(1'h1):(1'h0)])};
              reg11 <= (~|(((8'hb0) <<< $unsigned((|(8'hbd)))) == ((^~wire3) ?
                  (!reg7) : $unsigned((8'hb3)))));
              reg12 <= $unsigned((wire1[(1'h0):(1'h0)] * reg5[(3'h7):(1'h1)]));
            end
        end
      else
        begin
          reg6 <= {reg12};
          reg7 <= (~^(^~(($unsigned(reg5) + {reg12, reg10}) ?
              $unsigned(wire1) : (wire3 ? $signed(reg11) : $signed((8'hbd))))));
        end
      if ($signed(reg5[(4'h8):(3'h6)]))
        begin
          reg13 <= ((|wire3[(3'h4):(2'h3)]) ?
              (reg5[(4'hd):(4'ha)] != reg10[(1'h0):(1'h0)]) : $signed({reg9}));
        end
      else
        begin
          reg13 <= (wire0 ^ (~|(((reg5 ? reg8 : wire3) >= $signed(wire1)) ?
              $signed((reg10 ? wire3 : reg6)) : ((reg12 ? (8'ha6) : reg5) ?
                  $signed(reg12) : (reg12 ? wire0 : wire0)))));
        end
      if ($unsigned(reg7[(3'h7):(3'h7)]))
        begin
          reg14 <= reg6;
          reg15 <= reg13[(3'h6):(3'h4)];
          reg16 <= reg8[(5'h12):(4'h8)];
        end
      else
        begin
          reg14 <= {((reg10[(4'h8):(2'h2)] ?
                      ((reg8 != (8'hb5)) ?
                          wire4 : (wire1 * reg16)) : (~|reg13)) ?
                  reg5[(2'h2):(1'h0)] : wire3[(3'h7):(3'h7)]),
              $unsigned(wire3[(3'h7):(3'h7)])};
          reg15 <= ((&$unsigned(reg8)) * (|$signed(reg14)));
          reg16 <= $unsigned($signed({$signed($signed(reg16))}));
        end
      if (((($signed(wire4) ? reg11 : (^(wire2 ? reg14 : reg12))) & reg12) ?
          (reg11 ?
              ({$signed(reg15)} >>> ((reg13 <<< reg5) < $unsigned((8'hb9)))) : $signed(reg14)) : {(^reg12),
              (~&(8'hb1))}))
        begin
          reg17 <= (reg6 + ((((reg10 * reg9) < (reg14 ?
              reg16 : reg16)) > (reg5 ?
              (|reg13) : reg10[(4'hc):(3'h4)])) >> $signed($signed($signed(wire1)))));
          reg18 <= ((|wire0[(4'h9):(3'h5)]) ? {reg14} : reg12[(3'h6):(3'h6)]);
        end
      else
        begin
          reg17 <= $unsigned((~reg17));
          if ((8'ha7))
            begin
              reg18 <= $unsigned($signed((~^reg15)));
              reg19 <= reg12[(3'h6):(1'h0)];
              reg20 <= (^~$unsigned($unsigned($unsigned((reg8 >= reg16)))));
              reg21 <= reg11[(3'h4):(2'h2)];
            end
          else
            begin
              reg18 <= $signed($unsigned(reg8[(4'ha):(3'h4)]));
              reg19 <= $unsigned((!((~&reg17) ?
                  $unsigned({reg8}) : (reg7 ?
                      (reg7 <<< reg20) : (reg18 ? reg8 : reg9)))));
              reg20 <= $signed($signed($unsigned(wire2)));
            end
          reg22 <= $unsigned((^wire3[(3'h6):(3'h5)]));
        end
    end
  always
    @(posedge clk) begin
      reg23 <= reg6[(2'h3):(2'h3)];
      reg24 <= (($unsigned(($signed(wire4) ?
          $unsigned(wire1) : $unsigned(reg8))) != reg18) && ({{reg12[(1'h1):(1'h1)],
              (-reg8)}} >>> $unsigned($signed((reg5 ? reg18 : reg16)))));
      reg25 <= (~&(~&$signed($signed($unsigned((8'hbd))))));
    end
  assign wire26 = ({$unsigned((!(^(8'h9f)))),
                      reg20[(2'h3):(2'h2)]} & $signed($signed((+$unsigned(reg23)))));
  always
    @(posedge clk) begin
      reg27 <= $unsigned($unsigned((($unsigned(wire2) != reg18) ?
          ($signed(reg19) + (wire26 ? reg21 : wire2)) : (reg24 ?
              $signed(reg17) : (reg10 ? reg17 : reg24)))));
      if (($signed($signed($unsigned($unsigned(reg22)))) ?
          reg8[(2'h2):(2'h2)] : reg13[(3'h6):(1'h1)]))
        begin
          reg28 <= (~&reg15);
          if ($signed(reg27[(4'hd):(4'hc)]))
            begin
              reg29 <= (8'ha2);
              reg30 <= $unsigned((!($signed($signed(reg15)) ?
                  (reg12[(1'h1):(1'h0)] ?
                      $unsigned(reg14) : reg9) : $unsigned($unsigned(reg29)))));
            end
          else
            begin
              reg29 <= (reg22[(4'he):(4'hb)] ?
                  reg23[(3'h7):(1'h0)] : $signed(reg13[(3'h5):(3'h5)]));
              reg30 <= $unsigned($signed($signed(reg16)));
            end
          reg31 <= (reg25 >> (~&reg14));
        end
      else
        begin
          reg28 <= (wire1[(2'h2):(1'h0)] <= $signed(((reg23 ? reg8 : (!reg23)) ?
              $unsigned($unsigned(reg30)) : $unsigned($signed(reg22)))));
          reg29 <= reg7;
          if ($unsigned($signed((!wire0))))
            begin
              reg30 <= (($signed((~&{wire0, reg13})) ?
                  wire4[(4'he):(1'h0)] : $signed($unsigned(reg30))) + (~$signed(wire1)));
              reg31 <= $signed((~|$signed($signed(reg11))));
              reg32 <= $signed(((8'ha2) ^ ((~{(8'hb8)}) ?
                  $unsigned($unsigned(reg21)) : (reg8 ?
                      ((7'h43) ? (8'hbd) : (8'hbd)) : reg22[(4'hc):(3'h4)]))));
            end
          else
            begin
              reg30 <= $unsigned(reg7);
              reg31 <= {(!(~&((reg5 ? wire4 : reg15) == reg31)))};
              reg32 <= $signed((((8'ha3) & $signed((!reg30))) ?
                  wire26[(1'h1):(1'h1)] : $unsigned(((reg11 ? reg10 : (8'hbf)) ?
                      (reg24 ? reg15 : reg16) : (wire1 ? reg12 : reg14)))));
              reg33 <= ({reg20} ~^ $unsigned(reg8));
              reg34 <= (~&(({(^wire1)} ?
                  $signed((reg15 ? wire26 : reg21)) : {$unsigned(reg24),
                      {reg33, reg16}}) < wire26[(3'h6):(3'h6)]));
            end
        end
    end
  assign wire35 = (reg31[(2'h2):(1'h1)] ?
                      $signed(((reg5[(2'h3):(2'h2)] ?
                              (&(8'hba)) : reg32[(1'h1):(1'h1)]) ?
                          (8'hb1) : reg18[(3'h6):(3'h6)])) : $signed($unsigned(reg9)));
  assign wire36 = {$unsigned((^~(~(-reg8))))};
  assign wire37 = (-(reg25[(3'h6):(2'h2)] << wire2[(4'hc):(4'ha)]));
  assign wire38 = $signed(reg9);
  assign wire39 = (8'had);
  always
    @(posedge clk) begin
      reg40 <= reg10;
    end
  always
    @(posedge clk) begin
      reg41 <= ({(reg19 ? (reg15 ? (^reg34) : reg7) : ((^reg14) >= reg31))} ?
          (~^$unsigned(reg31)) : (reg19[(1'h0):(1'h0)] ?
              (^~reg20[(2'h2):(1'h1)]) : $unsigned($unsigned((reg34 ?
                  reg9 : reg25)))));
      if (reg41[(4'ha):(4'h9)])
        begin
          reg42 <= reg9;
          reg43 <= ($unsigned((wire36[(4'h8):(2'h2)] << ((reg14 + reg17) ?
              (~reg33) : reg7))) + reg32[(3'h7):(3'h5)]);
          reg44 <= ((8'h9c) ?
              ($signed(reg19[(1'h1):(1'h0)]) != (+$signed($unsigned(reg20)))) : reg40);
        end
      else
        begin
          reg42 <= (8'hbd);
          if ($signed((-(^{(^~reg23)}))))
            begin
              reg43 <= $signed($signed($unsigned($signed((wire38 ?
                  (8'ha5) : wire37)))));
            end
          else
            begin
              reg43 <= reg23;
              reg44 <= (~^($signed(((&reg12) ?
                  (reg14 ?
                      reg16 : reg20) : $unsigned(wire37))) >> reg10[(2'h2):(1'h0)]));
              reg45 <= $signed((^$unsigned((wire37[(4'ha):(1'h1)] || reg44[(3'h5):(1'h0)]))));
              reg46 <= reg25[(3'h5):(3'h5)];
              reg47 <= $unsigned((~&$unsigned((^~(reg25 ? wire39 : wire35)))));
            end
        end
      reg48 <= ((^$unsigned((wire4[(4'ha):(4'h8)] ? reg43 : (~^reg15)))) ?
          (!{(^wire1[(1'h0):(1'h0)]), {reg9[(2'h3):(2'h3)]}}) : (|reg14));
    end
  assign wire49 = $unsigned($unsigned({reg27[(5'h12):(5'h11)],
                      $signed((~&wire4))}));
  assign wire50 = {wire26[(1'h0):(1'h0)], reg15[(4'hb):(3'h6)]};
  assign wire51 = (!((-reg16) ^ (((reg18 >= (8'hbc)) ?
                      $signed(reg41) : $signed((8'hb4))) <<< wire35[(3'h6):(3'h5)])));
  assign wire52 = (8'hbc);
  assign wire53 = $unsigned($signed(({$signed(wire26)} ?
                      (wire37[(3'h7):(3'h7)] & (reg6 ?
                          reg28 : reg12)) : reg14[(1'h0):(1'h0)])));
  assign wire54 = $unsigned($unsigned(((~^(+reg48)) <= (~^wire37))));
endmodule
