{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2011.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "169.95"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "62", "@dc": "62", "@oc": "62", "@id": "40547742", "text": ":facetid:toc:db/conf/fpga/fpga2011.bht"}}, "hits": {"@total": "62", "@computed": "62", "@sent": "62", "@first": "0", "hit": [{"@score": "1", "@id": "4294169", "info": {"authors": {"author": [{"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "24/4815", "text": "Kermin Fleming"}, {"@pid": "11/5956", "text": "Angshuman Parashar"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "Leap scratchpads: automatic memory and cache management for reconfigurable logic.", "venue": "FPGA", "pages": "25-28", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AdlerFPPE11", "doi": "10.1145/1950413.1950421", "ee": "https://doi.org/10.1145/1950413.1950421", "url": "https://dblp.org/rec/conf/fpga/AdlerFPPE11"}, "url": "URL#4294169"}, {"@score": "1", "@id": "4294170", "info": {"authors": {"author": [{"@pid": "03/9240", "text": "Trung Hieu Bui"}, {"@pid": "153/0579", "text": "Tuan Duy Anh Nguyen"}, {"@pid": "86/9240", "text": "Ngoc Thinh Tran"}]}, "title": "BBFEX: a bloom-bloomier filter extension for long patterns in FPGA-based pattern matching system (abstract only).", "venue": "FPGA", "pages": "285", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BuiNT11", "doi": "10.1145/1950413.1950487", "ee": "https://doi.org/10.1145/1950413.1950487", "url": "https://dblp.org/rec/conf/fpga/BuiNT11"}, "url": "URL#4294170"}, {"@score": "1", "@id": "4294171", "info": {"authors": {"author": [{"@pid": "60/6868", "text": "Yu Cai"}, {"@pid": "31/1400", "text": "Erich F. Haratsch"}, {"@pid": "143/3969", "text": "Mark P. McCartney"}, {"@pid": "44/8314", "text": "Mudit Bhargava"}, {"@pid": "20/513", "text": "Ken Mai"}]}, "title": "FPGA-based nand flash memory error characterization and solid-state drive prototyping platform (abstract only).", "venue": "FPGA", "pages": "284", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CaiHMBM11", "doi": "10.1145/1950413.1950485", "ee": "https://doi.org/10.1145/1950413.1950485", "url": "https://dblp.org/rec/conf/fpga/CaiHMBM11"}, "url": "URL#4294171"}, {"@score": "1", "@id": "4294172", "info": {"authors": {"author": [{"@pid": "39/9240", "text": "Andrew Canis"}, {"@pid": "49/9240", "text": "Jongsok Choi"}, {"@pid": "90/9240", "text": "Mark Aldham"}, {"@pid": "35/9166", "text": "Victor Zhang"}, {"@pid": "89/9240", "text": "Ahmed Kammoona"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}, {"@pid": "95/3345", "text": "Tomasz S. Czajkowski"}]}, "title": "LegUp: high-level synthesis for FPGA-based processor/accelerator systems.", "venue": "FPGA", "pages": "33-36", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CanisCAZKABC11", "doi": "10.1145/1950413.1950423", "ee": "https://doi.org/10.1145/1950413.1950423", "url": "https://dblp.org/rec/conf/fpga/CanisCAZKABC11"}, "url": "URL#4294172"}, {"@score": "1", "@id": "4294173", "info": {"authors": {"author": [{"@pid": "74/9083", "text": "Ravikesh Chandra"}, {"@pid": "06/6045", "text": "Oliver Sinnen"}]}, "title": "Towards automated optimisation of tool-generated HW/SW sopc designs (abstract only).", "venue": "FPGA", "pages": "285", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChandraS11", "doi": "10.1145/1950413.1950486", "ee": "https://doi.org/10.1145/1950413.1950486", "url": "https://dblp.org/rec/conf/fpga/ChandraS11"}, "url": "URL#4294173"}, {"@score": "1", "@id": "4294174", "info": {"authors": {"author": [{"@pid": "57/7242", "text": "Doris Chen"}, {"@pid": "74/3215", "text": "Deshanand P. Singh"}]}, "title": "Line-level incremental resynthesis techniques for FPGAs.", "venue": "FPGA", "pages": "133-142", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenS11", "doi": "10.1145/1950413.1950442", "ee": "https://doi.org/10.1145/1950413.1950442", "url": "https://dblp.org/rec/conf/fpga/ChenS11"}, "url": "URL#4294174"}, {"@score": "1", "@id": "4294175", "info": {"authors": {"author": [{"@pid": "34/6795", "text": "Xun Chen"}, {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}]}, "title": "Regular fabric for regular FPGA (abstract only).", "venue": "FPGA", "pages": "284", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenZ11", "doi": "10.1145/1950413.1950484", "ee": "https://doi.org/10.1145/1950413.1950484", "url": "https://dblp.org/rec/conf/fpga/ChenZ11"}, "url": "URL#4294175"}, {"@score": "1", "@id": "4294176", "info": {"authors": {"author": [{"@pid": "49/3843", "text": "Scott Y. L. Chin"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "Towards scalable FPGA CAD through architecture.", "venue": "FPGA", "pages": "143-152", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChinW11", "doi": "10.1145/1950413.1950443", "ee": "https://doi.org/10.1145/1950413.1950443", "url": "https://dblp.org/rec/conf/fpga/ChinW11"}, "url": "URL#4294176"}, {"@score": "1", "@id": "4294177", "info": {"authors": {"author": [{"@pid": "40/7074", "text": "Christopher Han-Yu Chou"}, {"@pid": "15/9240", "text": "Aaron Severance"}, {"@pid": "18/9240", "text": "Alex D. Brant"}, {"@pid": "89/8382", "text": "Zhiduo Liu"}, {"@pid": "44/9240", "text": "Saurabh Sant"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}]}, "title": "VEGAS: soft vector processor with scratchpad memory.", "venue": "FPGA", "pages": "15-24", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChouSBLSL11", "doi": "10.1145/1950413.1950420", "ee": "https://doi.org/10.1145/1950413.1950420", "url": "https://dblp.org/rec/conf/fpga/ChouSBLSL11"}, "url": "URL#4294177"}, {"@score": "1", "@id": "4294178", "info": {"authors": {"author": [{"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "33/3960", "text": "James C. Hoe"}, {"@pid": "20/513", "text": "Ken Mai"}]}, "title": "CoRAM: an in-fabric memory architecture for FPGA-based computing.", "venue": "FPGA", "pages": "97-106", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChungHM11", "doi": "10.1145/1950413.1950435", "ee": "https://doi.org/10.1145/1950413.1950435", "url": "https://dblp.org/rec/conf/fpga/ChungHM11"}, "url": "URL#4294178"}, {"@score": "1", "@id": "4294179", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "19/2439", "text": "Yi Zou"}]}, "title": "Resolving implicit barrier synchronizations in FPGA HLS (abstract only).", "venue": "FPGA", "pages": "278", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongZ11", "doi": "10.1145/1950413.1950469", "ee": "https://doi.org/10.1145/1950413.1950469", "url": "https://dblp.org/rec/conf/fpga/CongZ11"}, "url": "URL#4294179"}, {"@score": "1", "@id": "4294180", "info": {"authors": {"author": [{"@pid": "17/1461", "text": "Joydip Das"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "An analytical model relating FPGA architecture parameters to routability.", "venue": "FPGA", "pages": "181-184", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DasW11", "doi": "10.1145/1950413.1950449", "ee": "https://doi.org/10.1145/1950413.1950449", "url": "https://dblp.org/rec/conf/fpga/DasW11"}, "url": "URL#4294180"}, {"@score": "1", "@id": "4294181", "info": {"authors": {"author": [{"@pid": "57/3302", "text": "Brian Van Essen"}, {"@pid": "66/5604", "text": "Robin Panda"}, {"@pid": "83/5316", "text": "Aaron Wood"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Energy-efficient specialization of functional units in a coarse-grained reconfigurable array.", "venue": "FPGA", "pages": "107-110", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EssenPWEH11", "doi": "10.1145/1950413.1950436", "ee": "https://doi.org/10.1145/1950413.1950436", "url": "https://dblp.org/rec/conf/fpga/EssenPWEH11"}, "url": "URL#4294181"}, {"@score": "1", "@id": "4294182", "info": {"authors": {"author": [{"@pid": "25/8166", "text": "Christopher W. Fletcher"}, {"@pid": "49/7863", "text": "Ilia A. Lebedev"}, {"@pid": "95/1387", "text": "Narges Bani Asadi"}, {"@pid": "38/4109", "text": "Daniel Burke"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "Bridging the GPGPU-FPGA efficiency gap.", "venue": "FPGA", "pages": "119-122", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FletcherLABW11", "doi": "10.1145/1950413.1950439", "ee": "https://doi.org/10.1145/1950413.1950439", "url": "https://dblp.org/rec/conf/fpga/FletcherLABW11"}, "url": "URL#4294182"}, {"@score": "1", "@id": "4294183", "info": {"authors": {"author": [{"@pid": "71/3657", "text": "Haohuan Fu"}, {"@pid": "43/9175", "text": "Robert G. Clapp"}]}, "title": "Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse time migration.", "venue": "FPGA", "pages": "65-74", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FuC11", "doi": "10.1145/1950413.1950429", "ee": "https://doi.org/10.1145/1950413.1950429", "url": "https://dblp.org/rec/conf/fpga/FuC11"}, "url": "URL#4294183"}, {"@score": "1", "@id": "4294184", "info": {"authors": {"author": [{"@pid": "43/5917", "text": "Qiang Gao"}, {"@pid": "35/6473", "text": "Robert W. Stewart"}]}, "title": "Improved double angle complex rotation QRD-RLS.", "venue": "FPGA", "pages": "79-82", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaoS11", "doi": "10.1145/1950413.1950431", "ee": "https://doi.org/10.1145/1950413.1950431", "url": "https://dblp.org/rec/conf/fpga/GaoS11"}, "url": "URL#4294184"}, {"@score": "1", "@id": "4294185", "info": {"authors": {"author": [{"@pid": "56/1597", "text": "David Grant"}, {"@pid": "53/9240", "text": "Chris C. Wang"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}]}, "title": "A CAD framework for Malibu: an FPGA with time-multiplexed coarse-grained elements.", "venue": "FPGA", "pages": "123-132", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GrantWL11", "doi": "10.1145/1950413.1950441", "ee": "https://doi.org/10.1145/1950413.1950441", "url": "https://dblp.org/rec/conf/fpga/GrantWL11"}, "url": "URL#4294185"}, {"@score": "1", "@id": "4294186", "info": {"authors": {"author": [{"@pid": "45/4481", "text": "Jonathan W. Greene"}, {"@pid": "19/3074", "text": "Sinan Kaptanoglu"}, {"@pid": "39/2826", "text": "Wenyi Feng"}, {"@pid": "65/9240", "text": "Volker Hecht"}, {"@pid": "74/9240", "text": "Joel Landry"}, {"@pid": "87/3534-3", "text": "Fei Li 0003"}, {"@pid": "47/9240", "text": "Anton Krouglyanskiy"}, {"@pid": "50/9240", "text": "Mihai Morosan"}, {"@pid": "81/507", "text": "Val Pevzner"}]}, "title": "A 65nm flash-based FPGA fabric optimized for low cost and power.", "venue": "FPGA", "pages": "87-96", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GreeneKFHLLKMP11", "doi": "10.1145/1950413.1950434", "ee": "https://doi.org/10.1145/1950413.1950434", "url": "https://dblp.org/rec/conf/fpga/GreeneKFHLLKMP11"}, "url": "URL#4294186"}, {"@score": "1", "@id": "4294187", "info": {"authors": {"author": [{"@pid": "22/9240", "text": "Peter Grossmann"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}]}, "title": "A prototype FPGA for subthreshold-optimized CMOS (abstract only).", "venue": "FPGA", "pages": "279", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GrossmannL11", "doi": "10.1145/1950413.1950470", "ee": "https://doi.org/10.1145/1950413.1950470", "url": "https://dblp.org/rec/conf/fpga/GrossmannL11"}, "url": "URL#4294187"}, {"@score": "1", "@id": "4294188", "info": {"authors": {"author": [{"@pid": "07/1141", "text": "Sven van Haastregt"}, {"@pid": "87/1366", "text": "Stephen Neuendorffer"}, {"@pid": "31/537", "text": "Kees A. Vissers"}, {"@pid": "07/2320", "text": "Bart Kienhuis"}]}, "title": "High level synthesis for FPGAs applied to a sphere decoder channel preprocessor (abstract only).", "venue": "FPGA", "pages": "278", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HaastregtNVK11", "doi": "10.1145/1950413.1950468", "ee": "https://doi.org/10.1145/1950413.1950468", "url": "https://dblp.org/rec/conf/fpga/HaastregtNVK11"}, "url": "URL#4294188"}, {"@score": "1", "@id": "4294189", "info": {"authors": {"author": [{"@pid": "40/1714", "text": "Andrei Hagiescu"}, {"@pid": "37/1143", "text": "Weng-Fai Wong"}]}, "title": "Co-synthesis of FPGA-based application-specific floating point simd accelerators.", "venue": "FPGA", "pages": "247-256", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HagiescuW11", "doi": "10.1145/1950413.1950459", "ee": "https://doi.org/10.1145/1950413.1950459", "url": "https://dblp.org/rec/conf/fpga/HagiescuW11"}, "url": "URL#4294189"}, {"@score": "1", "@id": "4294190", "info": {"authors": {"author": [{"@pid": "57/5637", "text": "Andrew W. Hill"}, {"@pid": "60/6405", "text": "Andrea Di Blas"}, {"@pid": "44/6970", "text": "Richard Hughey"}]}, "title": "FPGA-based fine-grain parallel computing (abstract only).", "venue": "FPGA", "pages": "283", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HillBH11", "doi": "10.1145/1950413.1950480", "ee": "https://doi.org/10.1145/1950413.1950480", "url": "https://dblp.org/rec/conf/fpga/HillBH11"}, "url": "URL#4294190"}, {"@score": "1", "@id": "4294191", "info": {"authors": {"author": [{"@pid": "12/9240", "text": "Juan Luis Jerez"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "64/1795", "text": "Eric C. Kerrigan"}]}, "title": "An FPGA implementation of a sparse quadratic programming solver for constrained predictive control.", "venue": "FPGA", "pages": "209-218", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JerezCK11", "doi": "10.1145/1950413.1950454", "ee": "https://doi.org/10.1145/1950413.1950454", "url": "https://dblp.org/rec/conf/fpga/JerezCK11"}, "url": "URL#4294191"}, {"@score": "1", "@id": "4294192", "info": {"authors": {"author": [{"@pid": "23/8030", "text": "Naifeng Jing"}, {"@pid": "80/194", "text": "Ju-Yueh Lee"}, {"@pid": "77/2866", "text": "Chun Zhang"}, {"@pid": "98/5026", "text": "Jiarong Tong"}, {"@pid": "37/5644", "text": "Zhigang Mao"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Fault modeling and characteristics of SRAM-based FPGAs (abstract only).", "venue": "FPGA", "pages": "279", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JingLZTMH11", "doi": "10.1145/1950413.1950471", "ee": "https://doi.org/10.1145/1950413.1950471", "url": "https://dblp.org/rec/conf/fpga/JingLZTMH11"}, "url": "URL#4294192"}, {"@score": "1", "@id": "4294193", "info": {"authors": {"author": [{"@pid": "88/752", "text": "Tobias Kenter"}, {"@pid": "76/5938", "text": "Christian Plessl"}, {"@pid": "68/3728", "text": "Marco Platzner"}, {"@pid": "71/8884", "text": "Michael Kauschke"}]}, "title": "Performance estimation framework for automated exploration of CPU-accelerator architectures.", "venue": "FPGA", "pages": "177-180", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KenterPPK11", "doi": "10.1145/1950413.1950448", "ee": "https://doi.org/10.1145/1950413.1950448", "url": "https://dblp.org/rec/conf/fpga/KenterPPK11"}, "url": "URL#4294193"}, {"@score": "1", "@id": "4294194", "info": {"authors": {"author": [{"@pid": "62/8179", "text": "Srinidhi Kestur"}, {"@pid": "83/9240", "text": "Dharav Dantara"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Vijaykrishnan Narayanan"}]}, "title": "A streaming FPGA implementation of a steerable filter for real-time applications (abstract only).", "venue": "FPGA", "pages": "281", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KesturDN11", "doi": "10.1145/1950413.1950473", "ee": "https://doi.org/10.1145/1950413.1950473", "url": "https://dblp.org/rec/conf/fpga/KesturDN11"}, "url": "URL#4294194"}, {"@score": "1", "@id": "4294195", "info": {"authors": {"author": [{"@pid": "60/5993", "text": "Dirk Koch"}, {"@pid": "06/2570", "text": "Jim T\u00f8rresen"}]}, "title": "FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on fpgas for large problem sorting.", "venue": "FPGA", "pages": "45-54", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KochT11", "doi": "10.1145/1950413.1950427", "ee": "https://doi.org/10.1145/1950413.1950427", "url": "https://dblp.org/rec/conf/fpga/KochT11"}, "url": "URL#4294195"}, {"@score": "1", "@id": "4294196", "info": {"authors": {"author": [{"@pid": "94/4954", "text": "Martin Labrecque"}, {"@pid": "s/JGregorySteffan", "text": "J. Gregory Steffan"}]}, "title": "NetTM: faster and easier synchronization for soft multicores via transactional memory.", "venue": "FPGA", "pages": "29-32", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LabrecqueS11", "doi": "10.1145/1950413.1950422", "ee": "https://doi.org/10.1145/1950413.1950422", "url": "https://dblp.org/rec/conf/fpga/LabrecqueS11"}, "url": "URL#4294196"}, {"@score": "1", "@id": "4294197", "info": {"authors": {"author": [{"@pid": "70/4272", "text": "Hoang Le"}, {"@pid": "35/9032", "text": "Thilan Ganegedara"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Memory-efficient and scalable virtual routers using FPGA.", "venue": "FPGA", "pages": "257-266", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeGP11", "doi": "10.1145/1950413.1950461", "ee": "https://doi.org/10.1145/1950413.1950461", "url": "https://dblp.org/rec/conf/fpga/LeGP11"}, "url": "URL#4294197"}, {"@score": "1", "@id": "4294198", "info": {"authors": {"author": [{"@pid": "42/9240", "text": "Joshua M. Levine"}, {"@pid": "88/1019", "text": "Edward A. Stott"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Health monitoring of live circuits in FPGAs based on time delay measurement (abstract only).", "venue": "FPGA", "pages": "284", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LevineSCC11", "doi": "10.1145/1950413.1950482", "ee": "https://doi.org/10.1145/1950413.1950482", "url": "https://dblp.org/rec/conf/fpga/LevineSCC11"}, "url": "URL#4294198"}, {"@score": "1", "@id": "4294199", "info": {"authors": {"author": [{"@pid": "92/3220", "text": "Mingjie Lin"}, {"@pid": "82/9240", "text": "Shaoyi Cheng"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "Using many-core architectural templates for FPGA-based computing (abstract only).", "venue": "FPGA", "pages": "281", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinCW11", "doi": "10.1145/1950413.1950474", "ee": "https://doi.org/10.1145/1950413.1950474", "url": "https://dblp.org/rec/conf/fpga/LinCW11"}, "url": "URL#4294199"}, {"@score": "1", "@id": "4294200", "info": {"authors": {"author": [{"@pid": "181/2612", "text": "Ling Liu"}, {"@pid": "11/7802", "text": "Oleksii Morozov"}, {"@pid": "91/7908", "text": "Yuxing Han"}, {"@pid": "g/JGutknecht", "text": "J\u00fcrg Gutknecht"}, {"@pid": "77/5546", "text": "Patrick R. Hunziker"}]}, "title": "Automatic SoC design flow on many-core processors: a software hardware co-design approach for FPGAs.", "venue": "FPGA", "pages": "37-40", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuMHGH11", "doi": "10.1145/1950413.1950424", "ee": "https://doi.org/10.1145/1950413.1950424", "url": "https://dblp.org/rec/conf/fpga/LiuMHGH11"}, "url": "URL#4294200"}, {"@score": "1", "@id": "4294201", "info": {"authors": {"author": [{"@pid": "20/7020", "text": "Charles Lo"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Building a multi-FPGA virtualized restricted boltzmann machine architecture using embedded MPI.", "venue": "FPGA", "pages": "189-198", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LoC11", "doi": "10.1145/1950413.1950452", "ee": "https://doi.org/10.1145/1950413.1950452", "url": "https://dblp.org/rec/conf/fpga/LoC11"}, "url": "URL#4294201"}, {"@score": "1", "@id": "4294202", "info": {"authors": {"author": [{"@pid": "50/500", "text": "Alfio Lombardo"}, {"@pid": "r/DiegoReforgiatoRecupero", "text": "Diego Reforgiato Recupero"}, {"@pid": "54/6248", "text": "Giovanni Schembra"}]}, "title": "An accelerated and energy-efficient traffic monitor using the NetFPGA (abstract only).", "venue": "FPGA", "pages": "277", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LombardoRS11", "doi": "10.1145/1950413.1950464", "ee": "https://doi.org/10.1145/1950413.1950464", "url": "https://dblp.org/rec/conf/fpga/LombardoRS11"}, "url": "URL#4294202"}, {"@score": "1", "@id": "4294203", "info": {"authors": {"author": [{"@pid": "34/9240", "text": "Hock Soon Low"}, {"@pid": "68/6905", "text": "Delong Shang"}, {"@pid": "79/1081", "text": "Fei Xia"}, {"@pid": "83/4837", "text": "Alexandre Yakovlev"}]}, "title": "Variation tolerant asynchronous FPGA (abstract only).", "venue": "FPGA", "pages": "282", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LowSXY11", "doi": "10.1145/1950413.1950477", "ee": "https://doi.org/10.1145/1950413.1950477", "url": "https://dblp.org/rec/conf/fpga/LowSXY11"}, "url": "URL#4294203"}, {"@score": "1", "@id": "4294204", "info": {"authors": {"author": [{"@pid": "39/4982", "text": "Jason Luu"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect.", "venue": "FPGA", "pages": "227-236", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuuAR11", "doi": "10.1145/1950413.1950457", "ee": "https://doi.org/10.1145/1950413.1950457", "url": "https://dblp.org/rec/conf/fpga/LuuAR11"}, "url": "URL#4294204"}, {"@score": "1", "@id": "4294205", "info": {"authors": {"author": [{"@pid": "68/8314", "text": "Abdullah Nazma Nowroz"}, {"@pid": "11/6528", "text": "Sherief Reda"}]}, "title": "Thermal and power characterization of field-programmable gate arrays.", "venue": "FPGA", "pages": "111-114", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NowrozR11", "doi": "10.1145/1950413.1950437", "ee": "https://doi.org/10.1145/1950413.1950437", "url": "https://dblp.org/rec/conf/fpga/NowrozR11"}, "url": "URL#4294205"}, {"@score": "1", "@id": "4294206", "info": {"authors": {"author": [{"@pid": "20/8815", "text": "Fadi Obeidat"}, {"@pid": "74/3544", "text": "Robert H. Klenke"}]}, "title": "Microblaze: an application-independent fpga-based profiler (abstract only).", "venue": "FPGA", "pages": "283", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ObeidatK11", "doi": "10.1145/1950413.1950479", "ee": "https://doi.org/10.1145/1950413.1950479", "url": "https://dblp.org/rec/conf/fpga/ObeidatK11"}, "url": "URL#4294206"}, {"@score": "1", "@id": "4294207", "info": {"authors": {"author": [{"@pid": "05/9240", "text": "Tim Papenfuss"}, {"@pid": "56/9240", "text": "Holger Michel"}]}, "title": "A platform for high level synthesis of memory-intensive image processing algorithms.", "venue": "FPGA", "pages": "75-78", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PapenfussM11", "doi": "10.1145/1950413.1950430", "ee": "https://doi.org/10.1145/1950413.1950430", "url": "https://dblp.org/rec/conf/fpga/PapenfussM11"}, "url": "URL#4294207"}, {"@score": "1", "@id": "4294208", "info": {"authors": {"author": [{"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "33/9240", "text": "Grace Zgheib"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Reducing the pressure on routing resources of FPGAs with generic logic chains.", "venue": "FPGA", "pages": "237-246", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Parandeh-AfsharZBI11", "doi": "10.1145/1950413.1950458", "ee": "https://doi.org/10.1145/1950413.1950458", "url": "https://dblp.org/rec/conf/fpga/Parandeh-AfsharZBI11"}, "url": "URL#4294208"}, {"@score": "1", "@id": "4294209", "info": {"authors": {"author": [{"@pid": "38/739", "text": "Somnath Paul"}, {"@pid": "75/4629", "text": "Swarup Bhunia"}]}, "title": "Memory based computing: reshaping the fine-grained logic in a reconfigurable framework (abstract only).", "venue": "FPGA", "pages": "283", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PaulB11", "doi": "10.1145/1950413.1950481", "ee": "https://doi.org/10.1145/1950413.1950481", "url": "https://dblp.org/rec/conf/fpga/PaulB11"}, "url": "URL#4294209"}, {"@score": "1", "@id": "4294210", "info": {"authors": {"author": [{"@pid": "49/7807", "text": "Juergen Ributzka"}, {"@pid": "57/9240", "text": "Yuhei Hayashi"}, {"@pid": "81/4345", "text": "Fei Chen"}, {"@pid": "g/GuangRGao", "text": "Guang R. Gao"}]}, "title": "DEEP: an iterative fpga-based many-core emulation system for chip verification and architecture research.", "venue": "FPGA", "pages": "115-118", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RibutzkaHCG11", "doi": "10.1145/1950413.1950438", "ee": "https://doi.org/10.1145/1950413.1950438", "url": "https://dblp.org/rec/conf/fpga/RibutzkaHCG11"}, "url": "URL#4294210"}, {"@score": "1", "@id": "4294211", "info": {"authors": {"author": {"@pid": "14/9240", "text": "Steve Richfield"}}, "title": "Dealing with the &quot;itanium effect&quot; (abstract only).", "venue": "FPGA", "pages": "277", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Richfield11", "doi": "10.1145/1950413.1950466", "ee": "https://doi.org/10.1145/1950413.1950466", "url": "https://dblp.org/rec/conf/fpga/Richfield11"}, "url": "URL#4294211"}, {"@score": "1", "@id": "4294212", "info": {"authors": {"author": [{"@pid": "r/JonathanRose", "text": "Jonathan Rose"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}]}, "title": "The role of FPGAs in a converged future with heterogeneous programmable processors: pre-conference workshop.", "venue": "FPGA", "pages": "1-2", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RoseL11", "doi": "10.1145/1950413.1950415", "ee": "https://doi.org/10.1145/1950413.1950415", "url": "https://dblp.org/rec/conf/fpga/RoseL11"}, "url": "URL#4294212"}, {"@score": "1", "@id": "4294213", "info": {"authors": {"author": [{"@pid": "22/6471", "text": "Raphael Rubin"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Timing-driven pathfinder pathology and remediation: quantifying and reducing delay noise in VPR-pathfinder.", "venue": "FPGA", "pages": "173-176", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RubinD11", "doi": "10.1145/1950413.1950447", "ee": "https://doi.org/10.1145/1950413.1950447", "url": "https://dblp.org/rec/conf/fpga/RubinD11"}, "url": "URL#4294213"}, {"@score": "1", "@id": "4294214", "info": {"authors": {"author": [{"@pid": "13/9240", "text": "Hossein Omidian Savarbaghi"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "FPGA placement by graph isomorphism (abstract only).", "venue": "FPGA", "pages": "284", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SavarbaghiB11", "doi": "10.1145/1950413.1950483", "ee": "https://doi.org/10.1145/1950413.1950483", "url": "https://dblp.org/rec/conf/fpga/SavarbaghiB11"}, "url": "URL#4294214"}, {"@score": "1", "@id": "4294215", "info": {"authors": {"author": [{"@pid": "92/9240", "text": "Daniel Schinke"}, {"@pid": "08/9240", "text": "Wallace Shep Pitts"}, {"@pid": "99/9239", "text": "Neil Di Spigna"}, {"@pid": "f/PaulDFranzon", "text": "Paul D. Franzon"}]}, "title": "Low power interconnect design for fpgas with bidirectional wiring using nanocrystal floating gate devices (abstract only).", "venue": "FPGA", "pages": "277", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchinkePSF11", "doi": "10.1145/1950413.1950465", "ee": "https://doi.org/10.1145/1950413.1950465", "url": "https://dblp.org/rec/conf/fpga/SchinkePSF11"}, "url": "URL#4294215"}, {"@score": "1", "@id": "4294216", "info": {"authors": {"author": {"@pid": "31/353", "text": "Satnam Singh"}}, "title": "The RLOC is dead - long live the RLOC.", "venue": "FPGA", "pages": "185-188", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Singh11", "doi": "10.1145/1950413.1950450", "ee": "https://doi.org/10.1145/1950413.1950450", "url": "https://dblp.org/rec/conf/fpga/Singh11"}, "url": "URL#4294216"}, {"@score": "1", "@id": "4294217", "info": {"authors": {"author": [{"@pid": "s/NSteiner", "text": "Neil Steiner"}, {"@pid": "83/5316", "text": "Aaron Wood"}, {"@pid": "87/2170", "text": "Hamid Shojaei"}, {"@pid": "94/9240", "text": "Jacob Couch"}, {"@pid": "a/PeterAthanas", "text": "Peter Athanas"}, {"@pid": "79/2027", "text": "Matthew French"}]}, "title": "Torc: towards an open-source tool flow.", "venue": "FPGA", "pages": "41-44", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SteinerWSCAF11", "doi": "10.1145/1950413.1950425", "ee": "https://doi.org/10.1145/1950413.1950425", "url": "https://dblp.org/rec/conf/fpga/SteinerWSCAF11"}, "url": "URL#4294217"}, {"@score": "1", "@id": "4294218", "info": {"authors": {"author": [{"@pid": "01/3254", "text": "Ji Sun"}, {"@pid": "13/1972", "text": "Ray Bittner"}, {"@pid": "66/786", "text": "Ken Eguro"}]}, "title": "FPGA side-channel receivers.", "venue": "FPGA", "pages": "267-276", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SunBE11", "doi": "10.1145/1950413.1950462", "ee": "https://doi.org/10.1145/1950413.1950462", "url": "https://dblp.org/rec/conf/fpga/SunBE11"}, "url": "URL#4294218"}, {"@score": "1", "@id": "4294219", "info": {"authors": {"author": [{"@pid": "35/9240", "text": "Abhay Tavaragiri"}, {"@pid": "94/9240", "text": "Jacob Couch"}, {"@pid": "a/PeterAthanas", "text": "Peter Athanas"}]}, "title": "Exploration of FPGA interconnect for the design of unconventional antennas.", "venue": "FPGA", "pages": "219-226", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TavaragiriCA11", "doi": "10.1145/1950413.1950455", "ee": "https://doi.org/10.1145/1950413.1950455", "url": "https://dblp.org/rec/conf/fpga/TavaragiriCA11"}, "url": "URL#4294219"}, {"@score": "1", "@id": "4294220", "info": {"authors": {"author": [{"@pid": "98/1488", "text": "Steven Trimberger"}, {"@pid": "55/898", "text": "Jason Moore"}, {"@pid": "79/9240", "text": "Weiguang Lu"}]}, "title": "Authenticated encryption for FPGA bitstreams.", "venue": "FPGA", "pages": "83-86", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TrimbergerML11", "doi": "10.1145/1950413.1950432", "ee": "https://doi.org/10.1145/1950413.1950432", "url": "https://dblp.org/rec/conf/fpga/TrimbergerML11"}, "url": "URL#4294220"}, {"@score": "1", "@id": "4294221", "info": {"authors": {"author": [{"@pid": "53/9240", "text": "Chris C. Wang"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}]}, "title": "Scalable and deterministic timing-driven parallel placement for FPGAs.", "venue": "FPGA", "pages": "153-162", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangL11", "doi": "10.1145/1950413.1950445", "ee": "https://doi.org/10.1145/1950413.1950445", "url": "https://dblp.org/rec/conf/fpga/WangL11"}, "url": "URL#4294221"}, {"@score": "1", "@id": "4294222", "info": {"authors": {"author": {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}}, "title": "Should the academic community launch an open-source FPGA device and tools effort?: evening panel.", "venue": "FPGA", "pages": "3-4", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wawrzynek11", "doi": "10.1145/1950413.1950417", "ee": "https://doi.org/10.1145/1950413.1950417", "url": "https://dblp.org/rec/conf/fpga/Wawrzynek11"}, "url": "URL#4294222"}, {"@score": "1", "@id": "4294223", "info": {"authors": {"author": [{"@pid": "93/3783", "text": "Henry Wong"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Comparing FPGA vs. custom cmos and the impact on processor microarchitecture.", "venue": "FPGA", "pages": "5-14", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WongBR11", "doi": "10.1145/1950413.1950419", "ee": "https://doi.org/10.1145/1950413.1950419", "url": "https://dblp.org/rec/conf/fpga/WongBR11"}, "url": "URL#4294223"}, {"@score": "1", "@id": "4294224", "info": {"authors": {"author": [{"@pid": "214/1009", "text": "Justin S. J. Wong"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Improved delay measurement method in FPGA based on transition probability.", "venue": "FPGA", "pages": "163-172", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WongC11", "doi": "10.1145/1950413.1950446", "ee": "https://doi.org/10.1145/1950413.1950446", "url": "https://dblp.org/rec/conf/fpga/WongC11"}, "url": "URL#4294224"}, {"@score": "1", "@id": "4294225", "info": {"authors": {"author": [{"@pid": "39/2795", "text": "Yoshiki Yamaguchi"}, {"@pid": "39/6802", "text": "Kuen Hung Tsoi"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "A comparison of FPGAs, GPUS and CPUS for Smith-Waterman algorithm (abstract only).", "venue": "FPGA", "pages": "281", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YamaguchiTL11", "doi": "10.1145/1950413.1950476", "ee": "https://doi.org/10.1145/1950413.1950476", "url": "https://dblp.org/rec/conf/fpga/YamaguchiTL11"}, "url": "URL#4294225"}, {"@score": "1", "@id": "4294226", "info": {"authors": {"author": [{"@pid": "35/5124", "text": "Jackson H. C. Yeung"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}]}, "title": "A monte-carlo floating-point unit for self-validating arithmetic.", "venue": "FPGA", "pages": "199-208", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YeungYL11", "doi": "10.1145/1950413.1950453", "ee": "https://doi.org/10.1145/1950413.1950453", "url": "https://dblp.org/rec/conf/fpga/YeungYL11"}, "url": "URL#4294226"}, {"@score": "1", "@id": "4294227", "info": {"authors": {"author": [{"@pid": "63/5595", "text": "Haile Yu"}, {"@pid": "43/1230-1", "text": "Qiang Xu 0001"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}]}, "title": "On timing yield improvement for FPGA designs using architectural symmetry (abstract only).", "venue": "FPGA", "pages": "278", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuXL11", "doi": "10.1145/1950413.1950467", "ee": "https://doi.org/10.1145/1950413.1950467", "url": "https://dblp.org/rec/conf/fpga/YuXL11"}, "url": "URL#4294227"}, {"@score": "1", "@id": "4294228", "info": {"authors": {"author": [{"@pid": "71/2843-18", "text": "Lu Zhang 0018"}, {"@pid": "20/4152-12", "text": "Ke Zhang 0012"}, {"@pid": "40/6848", "text": "Tian Sheuan Chang"}, {"@pid": "79/5867", "text": "Gauthier Lafruit"}, {"@pid": "81/6874", "text": "Georgi Krasimirov Kuzmanov"}, {"@pid": "93/763", "text": "Diederik Verkest"}]}, "title": "Real-time high-definition stereo matching on FPGA.", "venue": "FPGA", "pages": "55-64", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangZCLKV11", "doi": "10.1145/1950413.1950428", "ee": "https://doi.org/10.1145/1950413.1950428", "url": "https://dblp.org/rec/conf/fpga/ZhangZCLKV11"}, "url": "URL#4294228"}, {"@score": "1", "@id": "4294229", "info": {"authors": {"author": [{"@pid": "69/6211-1", "text": "Jianfeng Zhu 0001"}, {"@pid": "48/1853", "text": "Dong Wu"}, {"@pid": "24/9240", "text": "Yaru Yan"}, {"@pid": "89/2407", "text": "Xiao Yu"}, {"@pid": "48/4498-1", "text": "Hu He 0001"}, {"@pid": "68/9240", "text": "Liyang Pan"}]}, "title": "A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only).", "venue": "FPGA", "pages": "281", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhuWYYHP11", "doi": "10.1145/1950413.1950475", "ee": "https://doi.org/10.1145/1950413.1950475", "url": "https://dblp.org/rec/conf/fpga/ZhuWYYHP11"}, "url": "URL#4294229"}, {"@score": "1", "@id": "4389767", "info": {"authors": {"author": [{"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}, {"@pid": "06/2381", "text": "Katherine Compton"}]}, "title": "Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, FPGA 2011, Monterey, California, USA, February 27, March 1, 2011", "venue": "FPGA", "publisher": "ACM", "year": "2011", "type": "Editorship", "key": "conf/fpga/2011", "doi": "10.1145/1950413", "ee": "https://doi.org/10.1145/1950413", "url": "https://dblp.org/rec/conf/fpga/2011"}, "url": "URL#4389767"}]}}}