Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 13 10:20:42 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file timeClock_timing_summary_routed.rpt -pb timeClock_timing_summary_routed.pb -rpx timeClock_timing_summary_routed.rpx -warn_on_violation
| Design       : timeClock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: ClockDiv/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.676        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.676        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.665     9.258    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.124     9.382 r  ClockDiv/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.382    ClockDiv/r_counter_0[28]
    SLICE_X37Y48         FDCE                                         r  ClockDiv/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ClockDiv/CLK
    SLICE_X37Y48         FDCE                                         r  ClockDiv/r_counter_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.031    15.058    ClockDiv/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.828ns (19.285%)  route 3.466ns (80.715%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.663     9.256    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  ClockDiv/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.380    ClockDiv/r_counter_0[30]
    SLICE_X37Y49         FDCE                                         r  ClockDiv/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ClockDiv/CLK
    SLICE_X37Y49         FDCE                                         r  ClockDiv/r_counter_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDCE (Setup_fdce_C_D)        0.031    15.058    ClockDiv/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.828ns (19.572%)  route 3.403ns (80.428%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.600     9.193    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.317 r  ClockDiv/r_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.317    ClockDiv/r_counter_0[29]
    SLICE_X37Y49         FDCE                                         r  ClockDiv/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ClockDiv/CLK
    SLICE_X37Y49         FDCE                                         r  ClockDiv/r_counter_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDCE (Setup_fdce_C_D)        0.029    15.056    ClockDiv/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.977%)  route 3.317ns (80.023%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.515     9.107    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     9.231 r  ClockDiv/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.231    ClockDiv/r_counter_0[21]
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ClockDiv/CLK
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.029    15.056    ClockDiv/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.977%)  route 3.317ns (80.023%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.515     9.107    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     9.231 r  ClockDiv/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.231    ClockDiv/r_counter_0[23]
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ClockDiv/CLK
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.031    15.058    ClockDiv/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.828ns (19.982%)  route 3.316ns (80.018%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.514     9.106    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     9.230 r  ClockDiv/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.230    ClockDiv/r_counter_0[22]
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ClockDiv/CLK
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.031    15.058    ClockDiv/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.828ns (20.093%)  route 3.293ns (79.907%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.491     9.083    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I1_O)        0.124     9.207 r  ClockDiv/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.207    ClockDiv/r_counter_0[24]
    SLICE_X38Y47         FDCE                                         r  ClockDiv/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ClockDiv/CLK
    SLICE_X38Y47         FDCE                                         r  ClockDiv/r_counter_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)        0.077    15.104    ClockDiv/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.828ns (20.253%)  route 3.260ns (79.747%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.458     9.051    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.175 r  ClockDiv/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.175    ClockDiv/r_counter_0[18]
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y46         FDCE (Setup_fdce_C_D)        0.081    15.107    ClockDiv/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.828ns (20.966%)  route 3.121ns (79.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.319     8.912    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  ClockDiv/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.036    ClockDiv/r_counter_0[16]
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ClockDiv/CLK
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    15.055    ClockDiv/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 ClockDiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.828ns (20.966%)  route 3.121ns (79.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ClockDiv/CLK
    SLICE_X37Y43         FDCE                                         r  ClockDiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ClockDiv/r_counter_reg[5]/Q
                         net (fo=2, routed)           1.293     6.835    ClockDiv/r_counter[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.959 r  ClockDiv/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.510     7.468    ClockDiv/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.319     8.912    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  ClockDiv/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.036    ClockDiv/r_counter_0[20]
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ClockDiv/CLK
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.031    15.057    ClockDiv/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ClockDiv/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ClockDiv/r_clk_reg/Q
                         net (fo=2, routed)           0.175     1.785    ClockDiv/r_clk
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  ClockDiv/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.830    ClockDiv/r_clk_i_1_n_0
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.120     1.566    ClockDiv/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X37Y44         FDCE                                         r  ClockDiv/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  ClockDiv/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.170     1.757    ClockDiv/r_counter[0]
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.802 r  ClockDiv/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    ClockDiv/r_counter_0[0]
    SLICE_X37Y44         FDCE                                         r  ClockDiv/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ClockDiv/CLK
    SLICE_X37Y44         FDCE                                         r  ClockDiv/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.092     1.538    ClockDiv/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.254ns (49.505%)  route 0.259ns (50.495%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ClockDiv/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.105     1.715    ClockDiv/r_counter[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.760 r  ClockDiv/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.154     1.914    ClockDiv/r_counter[31]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.959 r  ClockDiv/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.959    ClockDiv/r_counter_0[20]
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ClockDiv/CLK
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[20]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.554    ClockDiv/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.254ns (46.419%)  route 0.293ns (53.581%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ClockDiv/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.105     1.715    ClockDiv/r_counter[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.760 r  ClockDiv/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.188     1.948    ClockDiv/r_counter[31]_i_5_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.993 r  ClockDiv/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.993    ClockDiv/r_counter_0[19]
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.121     1.567    ClockDiv/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.845%)  route 0.308ns (57.155%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    ClockDiv/CLK
    SLICE_X37Y42         FDCE                                         r  ClockDiv/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  ClockDiv/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.202     1.788    ClockDiv/r_counter[1]
    SLICE_X37Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.833 r  ClockDiv/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.106     1.939    ClockDiv/r_counter[31]_i_3_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.984 r  ClockDiv/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.984    ClockDiv/r_counter_0[3]
    SLICE_X37Y42         FDCE                                         r  ClockDiv/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    ClockDiv/CLK
    SLICE_X37Y42         FDCE                                         r  ClockDiv/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.092     1.537    ClockDiv/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.254ns (44.009%)  route 0.323ns (55.991%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ClockDiv/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.105     1.715    ClockDiv/r_counter[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.760 r  ClockDiv/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.218     1.978    ClockDiv/r_counter[31]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.023 r  ClockDiv/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.023    ClockDiv/r_counter_0[16]
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ClockDiv/CLK
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[16]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.553    ClockDiv/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.254ns (43.933%)  route 0.324ns (56.067%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ClockDiv/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.105     1.715    ClockDiv/r_counter[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.760 r  ClockDiv/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.219     1.979    ClockDiv/r_counter[31]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.024 r  ClockDiv/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.024    ClockDiv/r_counter_0[17]
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ClockDiv/CLK
    SLICE_X37Y46         FDCE                                         r  ClockDiv/r_counter_reg[17]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.554    ClockDiv/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.383ns (64.047%)  route 0.215ns (35.953%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X38Y45         FDCE                                         r  ClockDiv/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ClockDiv/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.111     1.722    ClockDiv/r_counter[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  ClockDiv/r_counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.104     1.936    ClockDiv/r_counter_reg[16]_i_2_n_5
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.108     2.044 r  ClockDiv/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.044    ClockDiv/r_counter_0[15]
    SLICE_X38Y45         FDCE                                         r  ClockDiv/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ClockDiv/CLK
    SLICE_X38Y45         FDCE                                         r  ClockDiv/r_counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.121     1.567    ClockDiv/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.254ns (43.343%)  route 0.332ns (56.657%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ClockDiv/CLK
    SLICE_X38Y46         FDCE                                         r  ClockDiv/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ClockDiv/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.105     1.715    ClockDiv/r_counter[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.760 r  ClockDiv/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.227     1.987    ClockDiv/r_counter[31]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.032 r  ClockDiv/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.032    ClockDiv/r_counter_0[23]
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    ClockDiv/CLK
    SLICE_X37Y47         FDCE                                         r  ClockDiv/r_counter_reg[23]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.092     1.555    ClockDiv/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ClockDiv/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.231ns (37.282%)  route 0.389ns (62.718%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    ClockDiv/CLK
    SLICE_X37Y48         FDCE                                         r  ClockDiv/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  ClockDiv/r_counter_reg[25]/Q
                         net (fo=2, routed)           0.178     1.766    ClockDiv/r_counter[25]
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.811 r  ClockDiv/r_counter[31]_i_4/O
                         net (fo=32, routed)          0.211     2.022    ClockDiv/r_counter[31]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.045     2.067 r  ClockDiv/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.067    ClockDiv/r_counter_0[24]
    SLICE_X38Y47         FDCE                                         r  ClockDiv/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    ClockDiv/CLK
    SLICE_X38Y47         FDCE                                         r  ClockDiv/r_counter_reg[24]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.120     1.583    ClockDiv/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ClockDiv/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   ClockDiv/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   ClockDiv/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   ClockDiv/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   ClockDiv/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   ClockDiv/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   ClockDiv/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ClockDiv/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ClockDiv/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ClockDiv/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   ClockDiv/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ClockDiv/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ClockDiv/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ClockDiv/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ClockDiv/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ClockDiv/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ClockDiv/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ClockDiv/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ClockDiv/r_counter_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ClockDiv/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   ClockDiv/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ClockDiv/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ClockDiv/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ClockDiv/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ClockDiv/r_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ClockDiv/r_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ClockDiv/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ClockDiv/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   ClockDiv/r_counter_reg[1]/C



