{
  "module_name": "rcar-gen3-cpg.h",
  "hash_id": "5ba762da99fd765ff781d8d7ea094f5c710326d1a8a3d1999b5d02fcf413c5d9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/rcar-gen3-cpg.h",
  "human_readable_source": " \n \n\n#ifndef __CLK_RENESAS_RCAR_GEN3_CPG_H__\n#define __CLK_RENESAS_RCAR_GEN3_CPG_H__\n\nenum rcar_gen3_clk_types {\n\tCLK_TYPE_GEN3_MAIN = CLK_TYPE_CUSTOM,\n\tCLK_TYPE_GEN3_PLL0,\n\tCLK_TYPE_GEN3_PLL1,\n\tCLK_TYPE_GEN3_PLL2,\n\tCLK_TYPE_GEN3_PLL3,\n\tCLK_TYPE_GEN3_PLL4,\n\tCLK_TYPE_GEN3_SDH,\n\tCLK_TYPE_GEN3_SD,\n\tCLK_TYPE_GEN3_R,\n\tCLK_TYPE_GEN3_MDSEL,\t \n\tCLK_TYPE_GEN3_Z,\n\tCLK_TYPE_GEN3_ZG,\n\tCLK_TYPE_GEN3_OSC,\t \n\tCLK_TYPE_GEN3_RCKSEL,\t \n\tCLK_TYPE_GEN3_RPCSRC,\n\tCLK_TYPE_GEN3_E3_RPCSRC, \n\tCLK_TYPE_GEN3_RPC,\n\tCLK_TYPE_GEN3_RPCD2,\n\n\t \n\tCLK_TYPE_GEN3_SOC_BASE,\n};\n\n#define DEF_GEN3_SDH(_name, _id, _parent, _offset)\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN3_SDH, _parent, .offset = _offset)\n\n#define DEF_GEN3_SD(_name, _id, _parent, _offset)\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN3_SD, _parent, .offset = _offset)\n\n#define DEF_GEN3_MDSEL(_name, _id, _md, _parent0, _div0, _parent1, _div1) \\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN3_MDSEL,\t\\\n\t\t (_parent0) << 16 | (_parent1),\t\t\\\n\t\t .div = (_div0) << 16 | (_div1), .offset = _md)\n\n#define DEF_GEN3_PE(_name, _id, _parent_sscg, _div_sscg, _parent_clean, \\\n\t\t    _div_clean) \\\n\tDEF_GEN3_MDSEL(_name, _id, 12, _parent_sscg, _div_sscg,\t\\\n\t\t       _parent_clean, _div_clean)\n\n#define DEF_GEN3_OSC(_name, _id, _parent, _div)\t\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN3_OSC, _parent, .div = _div)\n\n#define DEF_GEN3_RCKSEL(_name, _id, _parent0, _div0, _parent1, _div1) \\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN3_RCKSEL,\t\\\n\t\t (_parent0) << 16 | (_parent1),\t.div = (_div0) << 16 | (_div1))\n\n#define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _offset)\t\\\n\tDEF_BASE(_name, _id, _type, _parent, .div = _div, .offset = _offset)\n\n#define DEF_FIXED_RPCSRC_E3(_name, _id, _parent0, _parent1)\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN3_E3_RPCSRC,\t\\\n\t\t (_parent0) << 16 | (_parent1), .div = 8)\n#define DEF_FIXED_RPCSRC_D3(_name, _id, _parent0, _parent1)\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN3_E3_RPCSRC,\t\\\n\t\t (_parent0) << 16 | (_parent1), .div = 5)\n\nstruct rcar_gen3_cpg_pll_config {\n\tu8 extal_div;\n\tu8 pll1_mult;\n\tu8 pll1_div;\n\tu8 pll3_mult;\n\tu8 pll3_div;\n\tu8 osc_prediv;\n};\n\n#define CPG_RPCCKCR\t0x238\n#define CPG_RCKCR\t0x240\n\nstruct clk *rcar_gen3_cpg_clk_register(struct device *dev,\n\tconst struct cpg_core_clk *core, const struct cpg_mssr_info *info,\n\tstruct clk **clks, void __iomem *base,\n\tstruct raw_notifier_head *notifiers);\nint rcar_gen3_cpg_init(const struct rcar_gen3_cpg_pll_config *config,\n\t\t       unsigned int clk_extalr, u32 mode);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}