

================================================================
== Vivado HLS Report for 'COO_SpMV'
================================================================
* Date:           Fri Nov 18 16:37:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  20102|  120102|  20103|  120103|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+-------+----------+
        |- LOOP_A  |    100|     100|         1|          -|          -|    100|    no    |
        |- LOOP_B  |  20000|  120000|  2 ~ 12  |          -|          -|  10000|    no    |
        +----------+-------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     40|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|     185|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     533|    817|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |COO_SpMV_fadd_32ns_32ns_32_5_full_dsp_U1  |COO_SpMV_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |COO_SpMV_fmul_32ns_32ns_32_4_max_dsp_U2   |COO_SpMV_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  348|  711|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_159_p2        |     +    |      0|  0|   7|           7|           1|
    |i_2_fu_180_p2        |     +    |      0|  0|  14|          14|           1|
    |exitcond1_fu_174_p2  |   icmp   |      0|  0|   5|          14|          14|
    |exitcond2_fu_153_p2  |   icmp   |      0|  0|   3|           7|           6|
    |tmp_2_fu_186_p2      |   icmp   |      0|  0|  11|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  40|          74|          54|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   6|         15|    1|         15|
    |i1_reg_133         |  14|          2|   14|         28|
    |i_reg_122          |   7|          2|    7|         14|
    |output_r_address0  |   7|          3|    7|         21|
    |output_r_d0        |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  66|         25|   61|        174|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  14|   0|   14|          0|
    |i1_reg_133             |  14|   0|   14|          0|
    |i_2_reg_224            |  14|   0|   14|          0|
    |i_reg_122              |   7|   0|    7|          0|
    |output_addr_1_reg_258  |   7|   0|    7|          0|
    |output_load_reg_273    |  32|   0|   32|          0|
    |tmp_2_reg_229          |   1|   0|    1|          0|
    |tmp_5_reg_268          |  32|   0|   32|          0|
    |tmp_7_reg_278          |  32|   0|   32|          0|
    |val_load_reg_248       |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 185|   0|  185|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|row_address0       | out |   14|  ap_memory |      row     |     array    |
|row_ce0            | out |    1|  ap_memory |      row     |     array    |
|row_q0             |  in |   32|  ap_memory |      row     |     array    |
|col_address0       | out |   14|  ap_memory |      col     |     array    |
|col_ce0            | out |    1|  ap_memory |      col     |     array    |
|col_q0             |  in |   32|  ap_memory |      col     |     array    |
|val_r_address0     | out |   14|  ap_memory |     val_r    |     array    |
|val_r_ce0          | out |    1|  ap_memory |     val_r    |     array    |
|val_r_q0           |  in |   32|  ap_memory |     val_r    |     array    |
|vector_address0    | out |    7|  ap_memory |    vector    |     array    |
|vector_ce0         | out |    1|  ap_memory |    vector    |     array    |
|vector_q0          |  in |   32|  ap_memory |    vector    |     array    |
|output_r_address0  | out |    7|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
|nnz                |  in |   32|   ap_none  |      nnz     |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

