
build/debug/MPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d320  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001184  0800d5c0  0800d5c0  0000e5c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e744  0800e744  000102e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e744  0800e744  0000f744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e74c  0800e74c  000102e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e74c  0800e74c  0000f74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e750  0800e750  0000f750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e0  20000000  0800e754  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000328c  200002e0  0800ea34  000102e0  2**3
                  ALLOC
 10 ._user_heap_stack 00008004  2000356c  0800ea34  0001056c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000102e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0001030e  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035fd4  00000000  00000000  00010347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005816  00000000  00000000  0004631b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00019728  00000000  00000000  0004bb31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000020c8  00000000  00000000  00065260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000019b7  00000000  00000000  00067328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026d6c  00000000  00000000  00068cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000bc9e  00000000  00000000  0008fa4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a60  00000000  00000000  0009b6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000190  00000000  00000000  000a114c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <strlen>:
 8000340:	4603      	mov	r3, r0
 8000342:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000346:	2a00      	cmp	r2, #0
 8000348:	d1fb      	bne.n	8000342 <strlen+0x2>
 800034a:	1a18      	subs	r0, r3, r0
 800034c:	3801      	subs	r0, #1
 800034e:	4770      	bx	lr

08000350 <__aeabi_drsub>:
 8000350:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000354:	e002      	b.n	800035c <__adddf3>
 8000356:	bf00      	nop

08000358 <__aeabi_dsub>:
 8000358:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800035c <__adddf3>:
 800035c:	b530      	push	{r4, r5, lr}
 800035e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	bf1f      	itttt	ne
 8000372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800037a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800037e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000382:	f000 80e2 	beq.w	800054a <__adddf3+0x1ee>
 8000386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800038a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800038e:	bfb8      	it	lt
 8000390:	426d      	neglt	r5, r5
 8000392:	dd0c      	ble.n	80003ae <__adddf3+0x52>
 8000394:	442c      	add	r4, r5
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	ea82 0000 	eor.w	r0, r2, r0
 80003a2:	ea83 0101 	eor.w	r1, r3, r1
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	2d36      	cmp	r5, #54	@ 0x36
 80003b0:	bf88      	it	hi
 80003b2:	bd30      	pophi	{r4, r5, pc}
 80003b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003c4:	d002      	beq.n	80003cc <__adddf3+0x70>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003d8:	d002      	beq.n	80003e0 <__adddf3+0x84>
 80003da:	4252      	negs	r2, r2
 80003dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003e0:	ea94 0f05 	teq	r4, r5
 80003e4:	f000 80a7 	beq.w	8000536 <__adddf3+0x1da>
 80003e8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80003f0:	db0d      	blt.n	800040e <__adddf3+0xb2>
 80003f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003f6:	fa22 f205 	lsr.w	r2, r2, r5
 80003fa:	1880      	adds	r0, r0, r2
 80003fc:	f141 0100 	adc.w	r1, r1, #0
 8000400:	fa03 f20e 	lsl.w	r2, r3, lr
 8000404:	1880      	adds	r0, r0, r2
 8000406:	fa43 f305 	asr.w	r3, r3, r5
 800040a:	4159      	adcs	r1, r3
 800040c:	e00e      	b.n	800042c <__adddf3+0xd0>
 800040e:	f1a5 0520 	sub.w	r5, r5, #32
 8000412:	f10e 0e20 	add.w	lr, lr, #32
 8000416:	2a01      	cmp	r2, #1
 8000418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800041c:	bf28      	it	cs
 800041e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000422:	fa43 f305 	asr.w	r3, r3, r5
 8000426:	18c0      	adds	r0, r0, r3
 8000428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800042c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000430:	d507      	bpl.n	8000442 <__adddf3+0xe6>
 8000432:	f04f 0e00 	mov.w	lr, #0
 8000436:	f1dc 0c00 	rsbs	ip, ip, #0
 800043a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800043e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000442:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000446:	d31b      	bcc.n	8000480 <__adddf3+0x124>
 8000448:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800044c:	d30c      	bcc.n	8000468 <__adddf3+0x10c>
 800044e:	0849      	lsrs	r1, r1, #1
 8000450:	ea5f 0030 	movs.w	r0, r0, rrx
 8000454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000458:	f104 0401 	add.w	r4, r4, #1
 800045c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000460:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000464:	f080 809a 	bcs.w	800059c <__adddf3+0x240>
 8000468:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800046c:	bf08      	it	eq
 800046e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000472:	f150 0000 	adcs.w	r0, r0, #0
 8000476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800047a:	ea41 0105 	orr.w	r1, r1, r5
 800047e:	bd30      	pop	{r4, r5, pc}
 8000480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000484:	4140      	adcs	r0, r0
 8000486:	eb41 0101 	adc.w	r1, r1, r1
 800048a:	3c01      	subs	r4, #1
 800048c:	bf28      	it	cs
 800048e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000492:	d2e9      	bcs.n	8000468 <__adddf3+0x10c>
 8000494:	f091 0f00 	teq	r1, #0
 8000498:	bf04      	itt	eq
 800049a:	4601      	moveq	r1, r0
 800049c:	2000      	moveq	r0, #0
 800049e:	fab1 f381 	clz	r3, r1
 80004a2:	bf08      	it	eq
 80004a4:	3320      	addeq	r3, #32
 80004a6:	f1a3 030b 	sub.w	r3, r3, #11
 80004aa:	f1b3 0220 	subs.w	r2, r3, #32
 80004ae:	da0c      	bge.n	80004ca <__adddf3+0x16e>
 80004b0:	320c      	adds	r2, #12
 80004b2:	dd08      	ble.n	80004c6 <__adddf3+0x16a>
 80004b4:	f102 0c14 	add.w	ip, r2, #20
 80004b8:	f1c2 020c 	rsb	r2, r2, #12
 80004bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004c0:	fa21 f102 	lsr.w	r1, r1, r2
 80004c4:	e00c      	b.n	80004e0 <__adddf3+0x184>
 80004c6:	f102 0214 	add.w	r2, r2, #20
 80004ca:	bfd8      	it	le
 80004cc:	f1c2 0c20 	rsble	ip, r2, #32
 80004d0:	fa01 f102 	lsl.w	r1, r1, r2
 80004d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004d8:	bfdc      	itt	le
 80004da:	ea41 010c 	orrle.w	r1, r1, ip
 80004de:	4090      	lslle	r0, r2
 80004e0:	1ae4      	subs	r4, r4, r3
 80004e2:	bfa2      	ittt	ge
 80004e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004e8:	4329      	orrge	r1, r5
 80004ea:	bd30      	popge	{r4, r5, pc}
 80004ec:	ea6f 0404 	mvn.w	r4, r4
 80004f0:	3c1f      	subs	r4, #31
 80004f2:	da1c      	bge.n	800052e <__adddf3+0x1d2>
 80004f4:	340c      	adds	r4, #12
 80004f6:	dc0e      	bgt.n	8000516 <__adddf3+0x1ba>
 80004f8:	f104 0414 	add.w	r4, r4, #20
 80004fc:	f1c4 0220 	rsb	r2, r4, #32
 8000500:	fa20 f004 	lsr.w	r0, r0, r4
 8000504:	fa01 f302 	lsl.w	r3, r1, r2
 8000508:	ea40 0003 	orr.w	r0, r0, r3
 800050c:	fa21 f304 	lsr.w	r3, r1, r4
 8000510:	ea45 0103 	orr.w	r1, r5, r3
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f1c4 040c 	rsb	r4, r4, #12
 800051a:	f1c4 0220 	rsb	r2, r4, #32
 800051e:	fa20 f002 	lsr.w	r0, r0, r2
 8000522:	fa01 f304 	lsl.w	r3, r1, r4
 8000526:	ea40 0003 	orr.w	r0, r0, r3
 800052a:	4629      	mov	r1, r5
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	fa21 f004 	lsr.w	r0, r1, r4
 8000532:	4629      	mov	r1, r5
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f094 0f00 	teq	r4, #0
 800053a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800053e:	bf06      	itte	eq
 8000540:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000544:	3401      	addeq	r4, #1
 8000546:	3d01      	subne	r5, #1
 8000548:	e74e      	b.n	80003e8 <__adddf3+0x8c>
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf18      	it	ne
 8000550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000554:	d029      	beq.n	80005aa <__adddf3+0x24e>
 8000556:	ea94 0f05 	teq	r4, r5
 800055a:	bf08      	it	eq
 800055c:	ea90 0f02 	teqeq	r0, r2
 8000560:	d005      	beq.n	800056e <__adddf3+0x212>
 8000562:	ea54 0c00 	orrs.w	ip, r4, r0
 8000566:	bf04      	itt	eq
 8000568:	4619      	moveq	r1, r3
 800056a:	4610      	moveq	r0, r2
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	ea91 0f03 	teq	r1, r3
 8000572:	bf1e      	ittt	ne
 8000574:	2100      	movne	r1, #0
 8000576:	2000      	movne	r0, #0
 8000578:	bd30      	popne	{r4, r5, pc}
 800057a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800057e:	d105      	bne.n	800058c <__adddf3+0x230>
 8000580:	0040      	lsls	r0, r0, #1
 8000582:	4149      	adcs	r1, r1
 8000584:	bf28      	it	cs
 8000586:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000590:	bf3c      	itt	cc
 8000592:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000596:	bd30      	popcc	{r4, r5, pc}
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800059c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005a4:	f04f 0000 	mov.w	r0, #0
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf1a      	itte	ne
 80005b0:	4619      	movne	r1, r3
 80005b2:	4610      	movne	r0, r2
 80005b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005b8:	bf1c      	itt	ne
 80005ba:	460b      	movne	r3, r1
 80005bc:	4602      	movne	r2, r0
 80005be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005c2:	bf06      	itte	eq
 80005c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005c8:	ea91 0f03 	teqeq	r1, r3
 80005cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	bf00      	nop

080005d4 <__aeabi_ui2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e8:	f04f 0500 	mov.w	r5, #0
 80005ec:	f04f 0100 	mov.w	r1, #0
 80005f0:	e750      	b.n	8000494 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_i2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000608:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800060c:	bf48      	it	mi
 800060e:	4240      	negmi	r0, r0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e73e      	b.n	8000494 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_f2d>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800061e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000626:	bf1f      	itttt	ne
 8000628:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800062c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000630:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000634:	4770      	bxne	lr
 8000636:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800063a:	bf08      	it	eq
 800063c:	4770      	bxeq	lr
 800063e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000642:	bf04      	itt	eq
 8000644:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000648:	4770      	bxeq	lr
 800064a:	b530      	push	{r4, r5, lr}
 800064c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000650:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	e71c      	b.n	8000494 <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_ul2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	e00a      	b.n	8000682 <__aeabi_l2d+0x16>

0800066c <__aeabi_l2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800067a:	d502      	bpl.n	8000682 <__aeabi_l2d+0x16>
 800067c:	4240      	negs	r0, r0
 800067e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000682:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000686:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800068a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800068e:	f43f aed8 	beq.w	8000442 <__adddf3+0xe6>
 8000692:	f04f 0203 	mov.w	r2, #3
 8000696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800069a:	bf18      	it	ne
 800069c:	3203      	addne	r2, #3
 800069e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006a2:	bf18      	it	ne
 80006a4:	3203      	addne	r2, #3
 80006a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006aa:	f1c2 0320 	rsb	r3, r2, #32
 80006ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ba:	ea40 000e 	orr.w	r0, r0, lr
 80006be:	fa21 f102 	lsr.w	r1, r1, r2
 80006c2:	4414      	add	r4, r2
 80006c4:	e6bd      	b.n	8000442 <__adddf3+0xe6>
 80006c6:	bf00      	nop

080006c8 <__aeabi_uldivmod>:
 80006c8:	b953      	cbnz	r3, 80006e0 <__aeabi_uldivmod+0x18>
 80006ca:	b94a      	cbnz	r2, 80006e0 <__aeabi_uldivmod+0x18>
 80006cc:	2900      	cmp	r1, #0
 80006ce:	bf08      	it	eq
 80006d0:	2800      	cmpeq	r0, #0
 80006d2:	bf1c      	itt	ne
 80006d4:	f04f 31ff 	movne.w	r1, #4294967295
 80006d8:	f04f 30ff 	movne.w	r0, #4294967295
 80006dc:	f000 b80c 	b.w	80006f8 <__aeabi_idiv0>
 80006e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006e8:	f00c fde2 	bl	800d2b0 <__udivmoddi4>
 80006ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006f4:	b004      	add	sp, #16
 80006f6:	4770      	bx	lr

080006f8 <__aeabi_idiv0>:
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop

080006fc <__do_global_dtors_aux>:
 80006fc:	b510      	push	{r4, lr}
 80006fe:	4c05      	ldr	r4, [pc, #20]	@ (8000714 <__do_global_dtors_aux+0x18>)
 8000700:	7823      	ldrb	r3, [r4, #0]
 8000702:	b933      	cbnz	r3, 8000712 <__do_global_dtors_aux+0x16>
 8000704:	4b04      	ldr	r3, [pc, #16]	@ (8000718 <__do_global_dtors_aux+0x1c>)
 8000706:	b113      	cbz	r3, 800070e <__do_global_dtors_aux+0x12>
 8000708:	4804      	ldr	r0, [pc, #16]	@ (800071c <__do_global_dtors_aux+0x20>)
 800070a:	f3af 8000 	nop.w
 800070e:	2301      	movs	r3, #1
 8000710:	7023      	strb	r3, [r4, #0]
 8000712:	bd10      	pop	{r4, pc}
 8000714:	200002e0 	.word	0x200002e0
 8000718:	00000000 	.word	0x00000000
 800071c:	0800d5a8 	.word	0x0800d5a8

08000720 <frame_dummy>:
 8000720:	b508      	push	{r3, lr}
 8000722:	4b03      	ldr	r3, [pc, #12]	@ (8000730 <frame_dummy+0x10>)
 8000724:	b11b      	cbz	r3, 800072e <frame_dummy+0xe>
 8000726:	4903      	ldr	r1, [pc, #12]	@ (8000734 <frame_dummy+0x14>)
 8000728:	4803      	ldr	r0, [pc, #12]	@ (8000738 <frame_dummy+0x18>)
 800072a:	f3af 8000 	nop.w
 800072e:	bd08      	pop	{r3, pc}
 8000730:	00000000 	.word	0x00000000
 8000734:	200002e4 	.word	0x200002e4
 8000738:	0800d5a8 	.word	0x0800d5a8

0800073c <Athena_Init>:
extern void HAL_Delay(uint32_t Delay);
/* Forward Declaration End */

Athena_LED_PinConfig led_config;

void Athena_Init(Athena_LED_PinConfig* config) {
 800073c:	b410      	push	{r4}
    led_config = *config;
 800073e:	4c06      	ldr	r4, [pc, #24]	@ (8000758 <Athena_Init+0x1c>)
 8000740:	4684      	mov	ip, r0
 8000742:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000746:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000748:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800074c:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8000750:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	200002fc 	.word	0x200002fc

0800075c <Set_LED_Color>:

void Set_LED_Color(LED_ColorTypeDef color) {
 800075c:	b510      	push	{r4, lr}
    switch (color) {
 800075e:	2807      	cmp	r0, #7
 8000760:	d815      	bhi.n	800078e <Set_LED_Color+0x32>
 8000762:	e8df f000 	tbb	[pc, r0]
 8000766:	1504      	.short	0x1504
 8000768:	59483726 	.word	0x59483726
 800076c:	7b6a      	.short	0x7b6a
        case LED_OFF:
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 800076e:	4c44      	ldr	r4, [pc, #272]	@ (8000880 <Set_LED_Color+0x124>)
 8000770:	2201      	movs	r2, #1
 8000772:	88a1      	ldrh	r1, [r4, #4]
 8000774:	6820      	ldr	r0, [r4, #0]
 8000776:	f003 f87d 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 800077a:	2201      	movs	r2, #1
 800077c:	89a1      	ldrh	r1, [r4, #12]
 800077e:	68a0      	ldr	r0, [r4, #8]
 8000780:	f003 f878 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 8000784:	2201      	movs	r2, #1
 8000786:	8aa1      	ldrh	r1, [r4, #20]
 8000788:	6920      	ldr	r0, [r4, #16]
 800078a:	f003 f873 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
            break;
        default:
            break;
    }
}
 800078e:	bd10      	pop	{r4, pc}
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 8000790:	4c3b      	ldr	r4, [pc, #236]	@ (8000880 <Set_LED_Color+0x124>)
 8000792:	2200      	movs	r2, #0
 8000794:	88a1      	ldrh	r1, [r4, #4]
 8000796:	6820      	ldr	r0, [r4, #0]
 8000798:	f003 f86c 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 800079c:	2201      	movs	r2, #1
 800079e:	89a1      	ldrh	r1, [r4, #12]
 80007a0:	68a0      	ldr	r0, [r4, #8]
 80007a2:	f003 f867 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 80007a6:	2201      	movs	r2, #1
 80007a8:	8aa1      	ldrh	r1, [r4, #20]
 80007aa:	6920      	ldr	r0, [r4, #16]
 80007ac:	f003 f862 	bl	8003874 <HAL_GPIO_WritePin>
            break;
 80007b0:	e7ed      	b.n	800078e <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 80007b2:	4c33      	ldr	r4, [pc, #204]	@ (8000880 <Set_LED_Color+0x124>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	88a1      	ldrh	r1, [r4, #4]
 80007b8:	6820      	ldr	r0, [r4, #0]
 80007ba:	f003 f85b 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	89a1      	ldrh	r1, [r4, #12]
 80007c2:	68a0      	ldr	r0, [r4, #8]
 80007c4:	f003 f856 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 80007c8:	2201      	movs	r2, #1
 80007ca:	8aa1      	ldrh	r1, [r4, #20]
 80007cc:	6920      	ldr	r0, [r4, #16]
 80007ce:	f003 f851 	bl	8003874 <HAL_GPIO_WritePin>
            break;
 80007d2:	e7dc      	b.n	800078e <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 80007d4:	4c2a      	ldr	r4, [pc, #168]	@ (8000880 <Set_LED_Color+0x124>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	88a1      	ldrh	r1, [r4, #4]
 80007da:	6820      	ldr	r0, [r4, #0]
 80007dc:	f003 f84a 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 80007e0:	2201      	movs	r2, #1
 80007e2:	89a1      	ldrh	r1, [r4, #12]
 80007e4:	68a0      	ldr	r0, [r4, #8]
 80007e6:	f003 f845 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	8aa1      	ldrh	r1, [r4, #20]
 80007ee:	6920      	ldr	r0, [r4, #16]
 80007f0:	f003 f840 	bl	8003874 <HAL_GPIO_WritePin>
            break;
 80007f4:	e7cb      	b.n	800078e <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 80007f6:	4c22      	ldr	r4, [pc, #136]	@ (8000880 <Set_LED_Color+0x124>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	88a1      	ldrh	r1, [r4, #4]
 80007fc:	6820      	ldr	r0, [r4, #0]
 80007fe:	f003 f839 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 8000802:	2200      	movs	r2, #0
 8000804:	89a1      	ldrh	r1, [r4, #12]
 8000806:	68a0      	ldr	r0, [r4, #8]
 8000808:	f003 f834 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 800080c:	2201      	movs	r2, #1
 800080e:	8aa1      	ldrh	r1, [r4, #20]
 8000810:	6920      	ldr	r0, [r4, #16]
 8000812:	f003 f82f 	bl	8003874 <HAL_GPIO_WritePin>
            break;
 8000816:	e7ba      	b.n	800078e <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 8000818:	4c19      	ldr	r4, [pc, #100]	@ (8000880 <Set_LED_Color+0x124>)
 800081a:	2201      	movs	r2, #1
 800081c:	88a1      	ldrh	r1, [r4, #4]
 800081e:	6820      	ldr	r0, [r4, #0]
 8000820:	f003 f828 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 8000824:	2200      	movs	r2, #0
 8000826:	89a1      	ldrh	r1, [r4, #12]
 8000828:	68a0      	ldr	r0, [r4, #8]
 800082a:	f003 f823 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	8aa1      	ldrh	r1, [r4, #20]
 8000832:	6920      	ldr	r0, [r4, #16]
 8000834:	f003 f81e 	bl	8003874 <HAL_GPIO_WritePin>
            break;
 8000838:	e7a9      	b.n	800078e <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 800083a:	4c11      	ldr	r4, [pc, #68]	@ (8000880 <Set_LED_Color+0x124>)
 800083c:	2200      	movs	r2, #0
 800083e:	88a1      	ldrh	r1, [r4, #4]
 8000840:	6820      	ldr	r0, [r4, #0]
 8000842:	f003 f817 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 8000846:	2201      	movs	r2, #1
 8000848:	89a1      	ldrh	r1, [r4, #12]
 800084a:	68a0      	ldr	r0, [r4, #8]
 800084c:	f003 f812 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 8000850:	2200      	movs	r2, #0
 8000852:	8aa1      	ldrh	r1, [r4, #20]
 8000854:	6920      	ldr	r0, [r4, #16]
 8000856:	f003 f80d 	bl	8003874 <HAL_GPIO_WritePin>
            break;
 800085a:	e798      	b.n	800078e <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 800085c:	4c08      	ldr	r4, [pc, #32]	@ (8000880 <Set_LED_Color+0x124>)
 800085e:	2200      	movs	r2, #0
 8000860:	88a1      	ldrh	r1, [r4, #4]
 8000862:	6820      	ldr	r0, [r4, #0]
 8000864:	f003 f806 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 8000868:	2200      	movs	r2, #0
 800086a:	89a1      	ldrh	r1, [r4, #12]
 800086c:	68a0      	ldr	r0, [r4, #8]
 800086e:	f003 f801 	bl	8003874 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	8aa1      	ldrh	r1, [r4, #20]
 8000876:	6920      	ldr	r0, [r4, #16]
 8000878:	f002 fffc 	bl	8003874 <HAL_GPIO_WritePin>
}
 800087c:	e787      	b.n	800078e <Set_LED_Color+0x32>
 800087e:	bf00      	nop
 8000880:	200002fc 	.word	0x200002fc

08000884 <print>:
    Set_LED_Color(LED_WHITE);
    HAL_Delay(500);
    Set_LED_Color(LED_OFF);
}

void print(const char* format, ...) {
 8000884:	b40f      	push	{r0, r1, r2, r3}
 8000886:	b500      	push	{lr}
 8000888:	b0c3      	sub	sp, #268	@ 0x10c
 800088a:	ab44      	add	r3, sp, #272	@ 0x110
 800088c:	f853 2b04 	ldr.w	r2, [r3], #4
    char buffer[256];
    va_list args;
    
    va_start(args, format);
 8000890:	9301      	str	r3, [sp, #4]
    int len = vsnprintf(buffer, sizeof(buffer), format, args);
 8000892:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000896:	a802      	add	r0, sp, #8
 8000898:	f00a fc70 	bl	800b17c <vsniprintf>
    va_end(args);
    
    if (len > 0 && len < (int)sizeof(buffer)) {
 800089c:	1e43      	subs	r3, r0, #1
 800089e:	2bfe      	cmp	r3, #254	@ 0xfe
 80008a0:	d904      	bls.n	80008ac <print+0x28>
        CDC_Transmit_FS((uint8_t *)buffer, len);
    }
 80008a2:	b043      	add	sp, #268	@ 0x10c
 80008a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr
        CDC_Transmit_FS((uint8_t *)buffer, len);
 80008ac:	b281      	uxth	r1, r0
 80008ae:	a802      	add	r0, sp, #8
 80008b0:	f008 fe5e 	bl	8009570 <CDC_Transmit_FS>
 80008b4:	e7f5      	b.n	80008a2 <print+0x1e>

080008b6 <a_bmp388_iic_spi_write>:
 *            - 0 success
 *            - 1 iic spi write failed
 * @note      none
 */
static uint8_t a_bmp388_iic_spi_write(bmp388_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80008b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008ba:	4605      	mov	r5, r0
 80008bc:	4688      	mov	r8, r1
 80008be:	4692      	mov	sl, r2
 80008c0:	461e      	mov	r6, r3
    if (handle->iic_spi == BMP388_INTERFACE_IIC)                             /* iic interface */
 80008c2:	f890 9231 	ldrb.w	r9, [r0, #561]	@ 0x231
 80008c6:	f1b9 0f00 	cmp.w	r9, #0
 80008ca:	d016      	beq.n	80008fa <a_bmp388_iic_spi_write+0x44>
    }
    else
    {
        uint16_t i;
        
        reg &= ~(1 << 7);                                                    /* write mode */
 80008cc:	f001 087f 	and.w	r8, r1, #127	@ 0x7f
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 80008d0:	2400      	movs	r4, #0
 80008d2:	e016      	b.n	8000902 <a_bmp388_iic_spi_write+0x4c>
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 80008d4:	3401      	adds	r4, #1
 80008d6:	b2a4      	uxth	r4, r4
 80008d8:	42b4      	cmp	r4, r6
 80008da:	d224      	bcs.n	8000926 <a_bmp388_iic_spi_write+0x70>
            if (handle->iic_write(handle->iic_addr, 
 80008dc:	eb08 0104 	add.w	r1, r8, r4
 80008e0:	2301      	movs	r3, #1
 80008e2:	eb0a 0204 	add.w	r2, sl, r4
 80008e6:	b2c9      	uxtb	r1, r1
 80008e8:	7828      	ldrb	r0, [r5, #0]
 80008ea:	f8d5 7210 	ldr.w	r7, [r5, #528]	@ 0x210
 80008ee:	47b8      	blx	r7
 80008f0:	2800      	cmp	r0, #0
 80008f2:	d0ef      	beq.n	80008d4 <a_bmp388_iic_spi_write+0x1e>
                return 1;                                                    /* return error */
 80008f4:	f04f 0901 	mov.w	r9, #1
 80008f8:	e015      	b.n	8000926 <a_bmp388_iic_spi_write+0x70>
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 80008fa:	2400      	movs	r4, #0
 80008fc:	e7ec      	b.n	80008d8 <a_bmp388_iic_spi_write+0x22>
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 80008fe:	3401      	adds	r4, #1
 8000900:	b2a4      	uxth	r4, r4
 8000902:	42b4      	cmp	r4, r6
 8000904:	d20d      	bcs.n	8000922 <a_bmp388_iic_spi_write+0x6c>
        {
            if (handle->spi_write((uint8_t)(reg + i), buf + i, 1) != 0)      /* spi write */
 8000906:	f8d5 3220 	ldr.w	r3, [r5, #544]	@ 0x220
 800090a:	eb08 0004 	add.w	r0, r8, r4
 800090e:	2201      	movs	r2, #1
 8000910:	eb0a 0104 	add.w	r1, sl, r4
 8000914:	b2c0      	uxtb	r0, r0
 8000916:	4798      	blx	r3
 8000918:	2800      	cmp	r0, #0
 800091a:	d0f0      	beq.n	80008fe <a_bmp388_iic_spi_write+0x48>
            {
                return 1;                                                    /* return error */
 800091c:	f04f 0901 	mov.w	r9, #1
 8000920:	e001      	b.n	8000926 <a_bmp388_iic_spi_write+0x70>
            }
        }
        
        return 0;                                                            /* success return 0 */
 8000922:	f04f 0900 	mov.w	r9, #0
    }
}
 8000926:	4648      	mov	r0, r9
 8000928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800092c <a_bmp388_compensate_temperature>:
 * @param[in] data raw temperature
 * @return    compensated temperature
 * @note      none
 */
static int64_t a_bmp388_compensate_temperature(bmp388_handle_t *handle, uint32_t data)
{ 
 800092c:	b530      	push	{r4, r5, lr}
    int64_t partial_data5;
    int64_t partial_data6;
    int64_t comp_temp;

    /* calculate compensate temperature */
    partial_data1 = (uint64_t)(data - (256 * (uint64_t)(handle->t1)));
 800092e:	2200      	movs	r2, #0
 8000930:	f8b0 3232 	ldrh.w	r3, [r0, #562]	@ 0x232
 8000934:	021b      	lsls	r3, r3, #8
 8000936:	1ac9      	subs	r1, r1, r3
 8000938:	eb63 0303 	sbc.w	r3, r3, r3
    partial_data2 = (uint64_t)(handle->t2 * partial_data1);
 800093c:	f8b0 c234 	ldrh.w	ip, [r0, #564]	@ 0x234
 8000940:	fbac 4e01 	umull	r4, lr, ip, r1
 8000944:	fb0c ee03 	mla	lr, ip, r3, lr
    partial_data3 = (uint64_t)(partial_data1 * partial_data1);
 8000948:	fb01 fc03 	mul.w	ip, r1, r3
 800094c:	fba1 1301 	umull	r1, r3, r1, r1
 8000950:	eb03 034c 	add.w	r3, r3, ip, lsl #1
    partial_data4 = (int64_t)(((int64_t)partial_data3) * ((int64_t)handle->t3));
 8000954:	f990 c236 	ldrsb.w	ip, [r0, #566]	@ 0x236
 8000958:	ea4f 75ec 	mov.w	r5, ip, asr #31
 800095c:	fb0c f303 	mul.w	r3, ip, r3
 8000960:	fb01 3305 	mla	r3, r1, r5, r3
 8000964:	fbac c101 	umull	ip, r1, ip, r1
 8000968:	440b      	add	r3, r1
    partial_data5 = ((int64_t)(((int64_t)partial_data2) * 262144) + (int64_t)partial_data4);
 800096a:	ea4f 4e8e 	mov.w	lr, lr, lsl #18
 800096e:	ea4e 3e94 	orr.w	lr, lr, r4, lsr #14
 8000972:	04a1      	lsls	r1, r4, #18
 8000974:	eb11 010c 	adds.w	r1, r1, ip
 8000978:	eb43 030e 	adc.w	r3, r3, lr
    partial_data6 = (int64_t)(((int64_t)partial_data5) / 4294967296U);
    handle->t_fine = partial_data6;
 800097c:	f8c0 3248 	str.w	r3, [r0, #584]	@ 0x248
 8000980:	f8c0 224c 	str.w	r2, [r0, #588]	@ 0x24c
    comp_temp = (int64_t)((partial_data6 * 25)  / 16384);
 8000984:	18d8      	adds	r0, r3, r3
 8000986:	4152      	adcs	r2, r2
 8000988:	18c0      	adds	r0, r0, r3
 800098a:	f142 0200 	adc.w	r2, r2, #0
 800098e:	00d2      	lsls	r2, r2, #3
 8000990:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
 8000994:	00c0      	lsls	r0, r0, #3
 8000996:	18c0      	adds	r0, r0, r3
 8000998:	f142 0200 	adc.w	r2, r2, #0
 800099c:	4611      	mov	r1, r2
 800099e:	2a00      	cmp	r2, #0
 80009a0:	db04      	blt.n	80009ac <a_bmp388_compensate_temperature+0x80>
 80009a2:	0b80      	lsrs	r0, r0, #14
    
    return comp_temp;
}
 80009a4:	ea40 4081 	orr.w	r0, r0, r1, lsl #18
 80009a8:	1389      	asrs	r1, r1, #14
 80009aa:	bd30      	pop	{r4, r5, pc}
    comp_temp = (int64_t)((partial_data6 * 25)  / 16384);
 80009ac:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 80009b0:	18c0      	adds	r0, r0, r3
 80009b2:	f142 0100 	adc.w	r1, r2, #0
 80009b6:	e7f4      	b.n	80009a2 <a_bmp388_compensate_temperature+0x76>

080009b8 <a_bmp388_compensate_pressure>:
 * @param[in] data raw pressure
 * @return    compensated pressure
 * @note      none
 */
static int64_t a_bmp388_compensate_pressure(bmp388_handle_t *handle, uint32_t data)
{
 80009b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009bc:	b083      	sub	sp, #12
    int64_t offset;
    int64_t sensitivity;
    uint64_t comp_press;

    /* calculate compensate pressure */
    partial_data1 = handle->t_fine * handle->t_fine;
 80009be:	f8d0 2248 	ldr.w	r2, [r0, #584]	@ 0x248
 80009c2:	f8d0 924c 	ldr.w	r9, [r0, #588]	@ 0x24c
 80009c6:	fb02 f309 	mul.w	r3, r2, r9
 80009ca:	fba2 5c02 	umull	r5, ip, r2, r2
 80009ce:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    partial_data2 = partial_data1 / 64;
 80009d2:	462b      	mov	r3, r5
 80009d4:	4664      	mov	r4, ip
 80009d6:	f1bc 0f00 	cmp.w	ip, #0
 80009da:	f2c0 811d 	blt.w	8000c18 <a_bmp388_compensate_pressure+0x260>
 80009de:	099b      	lsrs	r3, r3, #6
 80009e0:	ea43 6384 	orr.w	r3, r3, r4, lsl #26
 80009e4:	11a4      	asrs	r4, r4, #6
    partial_data3 = (partial_data2 * handle->t_fine) / 256;
 80009e6:	fb02 f404 	mul.w	r4, r2, r4
 80009ea:	fb03 4409 	mla	r4, r3, r9, r4
 80009ee:	fba2 3603 	umull	r3, r6, r2, r3
 80009f2:	4434      	add	r4, r6
 80009f4:	46a6      	mov	lr, r4
 80009f6:	2c00      	cmp	r4, #0
 80009f8:	f2c0 8112 	blt.w	8000c20 <a_bmp388_compensate_pressure+0x268>
 80009fc:	0a1c      	lsrs	r4, r3, #8
 80009fe:	ea44 640e 	orr.w	r4, r4, lr, lsl #24
 8000a02:	ea4f 2e2e 	mov.w	lr, lr, asr #8
 8000a06:	4627      	mov	r7, r4
    partial_data4 = (handle->p8 * partial_data3) / 32;
 8000a08:	f990 3243 	ldrsb.w	r3, [r0, #579]	@ 0x243
 8000a0c:	ea4f 78e3 	mov.w	r8, r3, asr #31
 8000a10:	fb03 f60e 	mul.w	r6, r3, lr
 8000a14:	fb04 6408 	mla	r4, r4, r8, r6
 8000a18:	fba3 3607 	umull	r3, r6, r3, r7
 8000a1c:	4434      	add	r4, r6
 8000a1e:	46a3      	mov	fp, r4
 8000a20:	2c00      	cmp	r4, #0
 8000a22:	f2c0 8101 	blt.w	8000c28 <a_bmp388_compensate_pressure+0x270>
 8000a26:	095b      	lsrs	r3, r3, #5
    partial_data5 = (handle->p7 * partial_data1) * 16;
 8000a28:	f990 4242 	ldrsb.w	r4, [r0, #578]	@ 0x242
 8000a2c:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8000a30:	fb04 f60c 	mul.w	r6, r4, ip
 8000a34:	fb05 6608 	mla	r6, r5, r8, r6
 8000a38:	fba4 8405 	umull	r8, r4, r4, r5
 8000a3c:	4426      	add	r6, r4
 8000a3e:	0134      	lsls	r4, r6, #4
 8000a40:	ea44 7618 	orr.w	r6, r4, r8, lsr #28
 8000a44:	9601      	str	r6, [sp, #4]
 8000a46:	ea4f 1408 	mov.w	r4, r8, lsl #4
 8000a4a:	4626      	mov	r6, r4
    partial_data6 = (handle->p6 * handle->t_fine) * 4194304;
 8000a4c:	f8b0 4240 	ldrh.w	r4, [r0, #576]	@ 0x240
 8000a50:	fba2 a804 	umull	sl, r8, r2, r4
 8000a54:	fb04 8809 	mla	r8, r4, r9, r8
 8000a58:	ea4f 5888 	mov.w	r8, r8, lsl #22
 8000a5c:	ea48 289a 	orr.w	r8, r8, sl, lsr #10
 8000a60:	ea4f 5a8a 	mov.w	sl, sl, lsl #22
    offset = (int64_t)((int64_t)(handle->p5) * (int64_t)140737488355328U) + partial_data4 + partial_data5 + partial_data6;
 8000a64:	f8b0 423e 	ldrh.w	r4, [r0, #574]	@ 0x23e
 8000a68:	03e4      	lsls	r4, r4, #15
 8000a6a:	ea43 63cb 	orr.w	r3, r3, fp, lsl #27
 8000a6e:	eb04 146b 	add.w	r4, r4, fp, asr #5
 8000a72:	199b      	adds	r3, r3, r6
 8000a74:	9e01      	ldr	r6, [sp, #4]
 8000a76:	eb44 0406 	adc.w	r4, r4, r6
 8000a7a:	eb13 030a 	adds.w	r3, r3, sl
 8000a7e:	eb44 0408 	adc.w	r4, r4, r8
    partial_data2 = (((int64_t)handle->p4) * partial_data3) / 32;
 8000a82:	f990 623d 	ldrsb.w	r6, [r0, #573]	@ 0x23d
 8000a86:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8000a8a:	fb06 fe0e 	mul.w	lr, r6, lr
 8000a8e:	fb07 ee08 	mla	lr, r7, r8, lr
 8000a92:	fba6 6707 	umull	r6, r7, r6, r7
 8000a96:	44be      	add	lr, r7
 8000a98:	46f0      	mov	r8, lr
 8000a9a:	f1be 0f00 	cmp.w	lr, #0
 8000a9e:	f2c0 80c7 	blt.w	8000c30 <a_bmp388_compensate_pressure+0x278>
 8000aa2:	0976      	lsrs	r6, r6, #5
    partial_data4 = (handle->p3 * partial_data1) * 4;
 8000aa4:	f990 a23c 	ldrsb.w	sl, [r0, #572]	@ 0x23c
 8000aa8:	ea4f 77ea 	mov.w	r7, sl, asr #31
 8000aac:	fb0a fc0c 	mul.w	ip, sl, ip
 8000ab0:	fb05 cc07 	mla	ip, r5, r7, ip
 8000ab4:	fbaa a505 	umull	sl, r5, sl, r5
 8000ab8:	44ac      	add	ip, r5
 8000aba:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000abe:	ea4c 7c9a 	orr.w	ip, ip, sl, lsr #30
 8000ac2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
    partial_data5 = ((int64_t)(handle->p2) - 16384) * ((int64_t)handle->t_fine) * 2097152;
 8000ac6:	f9b0 e23a 	ldrsh.w	lr, [r0, #570]	@ 0x23a
 8000aca:	ea4f 77ee 	mov.w	r7, lr, asr #31
 8000ace:	f5be 4e80 	subs.w	lr, lr, #16384	@ 0x4000
 8000ad2:	f147 37ff 	adc.w	r7, r7, #4294967295
 8000ad6:	fb02 f707 	mul.w	r7, r2, r7
 8000ada:	fb0e 7709 	mla	r7, lr, r9, r7
 8000ade:	fba2 5e0e 	umull	r5, lr, r2, lr
 8000ae2:	4477      	add	r7, lr
 8000ae4:	057f      	lsls	r7, r7, #21
 8000ae6:	ea47 27d5 	orr.w	r7, r7, r5, lsr #11
 8000aea:	ea4f 5e45 	mov.w	lr, r5, lsl #21
    sensitivity = (((int64_t)(handle->p1) - 16384) * (int64_t)70368744177664U) + partial_data2 + partial_data4 + partial_data5;
 8000aee:	f9b0 5238 	ldrsh.w	r5, [r0, #568]	@ 0x238
 8000af2:	f5b5 4580 	subs.w	r5, r5, #16384	@ 0x4000
 8000af6:	ea4f 3b85 	mov.w	fp, r5, lsl #14
 8000afa:	ea46 65c8 	orr.w	r5, r6, r8, lsl #27
 8000afe:	eb0b 1668 	add.w	r6, fp, r8, asr #5
 8000b02:	eb15 050a 	adds.w	r5, r5, sl
 8000b06:	eb46 060c 	adc.w	r6, r6, ip
 8000b0a:	eb15 050e 	adds.w	r5, r5, lr
 8000b0e:	eb46 0607 	adc.w	r6, r6, r7
    partial_data1 = (sensitivity / 16777216) * data;
 8000b12:	4637      	mov	r7, r6
 8000b14:	2e00      	cmp	r6, #0
 8000b16:	f2c0 808f 	blt.w	8000c38 <a_bmp388_compensate_pressure+0x280>
 8000b1a:	0e2d      	lsrs	r5, r5, #24
 8000b1c:	ea45 2507 	orr.w	r5, r5, r7, lsl #8
 8000b20:	ea4f 6c27 	mov.w	ip, r7, asr #24
 8000b24:	460e      	mov	r6, r1
 8000b26:	fba5 7501 	umull	r7, r5, r5, r1
 8000b2a:	fb01 550c 	mla	r5, r1, ip, r5
    partial_data2 = (int64_t)(handle->p10) * (int64_t)(handle->t_fine);
 8000b2e:	f990 e246 	ldrsb.w	lr, [r0, #582]	@ 0x246
 8000b32:	ea4f 7cee 	mov.w	ip, lr, asr #31
 8000b36:	fb02 fc0c 	mul.w	ip, r2, ip
 8000b3a:	fb0e cc09 	mla	ip, lr, r9, ip
 8000b3e:	fba2 e20e 	umull	lr, r2, r2, lr
 8000b42:	4494      	add	ip, r2
    partial_data3 = partial_data2 + (65536 * (int64_t)(handle->p9));
 8000b44:	f9b0 2244 	ldrsh.w	r2, [r0, #580]	@ 0x244
 8000b48:	ea4f 78e2 	mov.w	r8, r2, asr #31
 8000b4c:	ea4f 4808 	mov.w	r8, r8, lsl #16
 8000b50:	ea48 4812 	orr.w	r8, r8, r2, lsr #16
 8000b54:	0412      	lsls	r2, r2, #16
 8000b56:	eb12 020e 	adds.w	r2, r2, lr
 8000b5a:	eb4c 0c08 	adc.w	ip, ip, r8
    partial_data4 = (partial_data3 * data) / 8192;
 8000b5e:	fba1 2e02 	umull	r2, lr, r1, r2
 8000b62:	fb01 ee0c 	mla	lr, r1, ip, lr
 8000b66:	46f4      	mov	ip, lr
 8000b68:	f1be 0f00 	cmp.w	lr, #0
 8000b6c:	db6a      	blt.n	8000c44 <a_bmp388_compensate_pressure+0x28c>
 8000b6e:	0b52      	lsrs	r2, r2, #13
 8000b70:	ea42 42cc 	orr.w	r2, r2, ip, lsl #19
 8000b74:	ea4f 3e6c 	mov.w	lr, ip, asr #13
    partial_data5 = (partial_data4 * data) / 512;
 8000b78:	fba6 2c02 	umull	r2, ip, r6, r2
 8000b7c:	fb01 cc0e 	mla	ip, r1, lr, ip
 8000b80:	46e6      	mov	lr, ip
 8000b82:	f1bc 0f00 	cmp.w	ip, #0
 8000b86:	db64      	blt.n	8000c52 <a_bmp388_compensate_pressure+0x29a>
 8000b88:	0a52      	lsrs	r2, r2, #9
 8000b8a:	ea4f 2c6e 	mov.w	ip, lr, asr #9
 8000b8e:	ea42 52ce 	orr.w	r2, r2, lr, lsl #23
    partial_data6 = (int64_t)((uint64_t)data * (uint64_t)data);
 8000b92:	fba1 8e01 	umull	r8, lr, r1, r1
    partial_data2 = ((int64_t)(handle->p11) * (int64_t)(partial_data6)) / 65536;
 8000b96:	f990 0247 	ldrsb.w	r0, [r0, #583]	@ 0x247
 8000b9a:	ea4f 79e0 	mov.w	r9, r0, asr #31
 8000b9e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ba2:	fb08 ee09 	mla	lr, r8, r9, lr
 8000ba6:	fba0 0808 	umull	r0, r8, r0, r8
 8000baa:	44c6      	add	lr, r8
 8000bac:	46f0      	mov	r8, lr
 8000bae:	f1be 0f00 	cmp.w	lr, #0
 8000bb2:	db55      	blt.n	8000c60 <a_bmp388_compensate_pressure+0x2a8>
 8000bb4:	0c00      	lsrs	r0, r0, #16
 8000bb6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bba:	ea4f 4828 	mov.w	r8, r8, asr #16
    partial_data3 = (partial_data2 * data) / 128;
 8000bbe:	fba6 6000 	umull	r6, r0, r6, r0
 8000bc2:	fb01 0008 	mla	r0, r1, r8, r0
 8000bc6:	4686      	mov	lr, r0
 8000bc8:	2800      	cmp	r0, #0
 8000bca:	db50      	blt.n	8000c6e <a_bmp388_compensate_pressure+0x2b6>
 8000bcc:	09f6      	lsrs	r6, r6, #7
 8000bce:	ea4f 11ee 	mov.w	r1, lr, asr #7
 8000bd2:	ea46 664e 	orr.w	r6, r6, lr, lsl #25
    partial_data4 = (offset / 4) + partial_data1 + partial_data5 + partial_data3;
 8000bd6:	4620      	mov	r0, r4
 8000bd8:	2c00      	cmp	r4, #0
 8000bda:	db4c      	blt.n	8000c76 <a_bmp388_compensate_pressure+0x2be>
 8000bdc:	089b      	lsrs	r3, r3, #2
 8000bde:	ea43 7380 	orr.w	r3, r3, r0, lsl #30
 8000be2:	19db      	adds	r3, r3, r7
 8000be4:	eb45 00a0 	adc.w	r0, r5, r0, asr #2
 8000be8:	189b      	adds	r3, r3, r2
 8000bea:	eb40 000c 	adc.w	r0, r0, ip
 8000bee:	199b      	adds	r3, r3, r6
 8000bf0:	eb40 0001 	adc.w	r0, r0, r1
    comp_press = (((uint64_t)partial_data4 * 25) / (uint64_t)1099511627776U);
 8000bf4:	18da      	adds	r2, r3, r3
 8000bf6:	eb40 0100 	adc.w	r1, r0, r0
 8000bfa:	18d2      	adds	r2, r2, r3
 8000bfc:	eb40 0101 	adc.w	r1, r0, r1
 8000c00:	00c9      	lsls	r1, r1, #3
 8000c02:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8000c06:	00d2      	lsls	r2, r2, #3
 8000c08:	18d2      	adds	r2, r2, r3
 8000c0a:	eb40 0001 	adc.w	r0, r0, r1
    
    return comp_press;
}
 8000c0e:	0a00      	lsrs	r0, r0, #8
 8000c10:	2100      	movs	r1, #0
 8000c12:	b003      	add	sp, #12
 8000c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    partial_data2 = partial_data1 / 64;
 8000c18:	333f      	adds	r3, #63	@ 0x3f
 8000c1a:	f14c 0400 	adc.w	r4, ip, #0
 8000c1e:	e6de      	b.n	80009de <a_bmp388_compensate_pressure+0x26>
    partial_data3 = (partial_data2 * handle->t_fine) / 256;
 8000c20:	33ff      	adds	r3, #255	@ 0xff
 8000c22:	f144 0e00 	adc.w	lr, r4, #0
 8000c26:	e6e9      	b.n	80009fc <a_bmp388_compensate_pressure+0x44>
    partial_data4 = (handle->p8 * partial_data3) / 32;
 8000c28:	331f      	adds	r3, #31
 8000c2a:	f144 0b00 	adc.w	fp, r4, #0
 8000c2e:	e6fa      	b.n	8000a26 <a_bmp388_compensate_pressure+0x6e>
    partial_data2 = (((int64_t)handle->p4) * partial_data3) / 32;
 8000c30:	361f      	adds	r6, #31
 8000c32:	f14e 0800 	adc.w	r8, lr, #0
 8000c36:	e734      	b.n	8000aa2 <a_bmp388_compensate_pressure+0xea>
    partial_data1 = (sensitivity / 16777216) * data;
 8000c38:	f06f 477f 	mvn.w	r7, #4278190080	@ 0xff000000
 8000c3c:	19ed      	adds	r5, r5, r7
 8000c3e:	f146 0700 	adc.w	r7, r6, #0
 8000c42:	e76a      	b.n	8000b1a <a_bmp388_compensate_pressure+0x162>
    partial_data4 = (partial_data3 * data) / 8192;
 8000c44:	f641 7cff 	movw	ip, #8191	@ 0x1fff
 8000c48:	eb12 020c 	adds.w	r2, r2, ip
 8000c4c:	f14e 0c00 	adc.w	ip, lr, #0
 8000c50:	e78d      	b.n	8000b6e <a_bmp388_compensate_pressure+0x1b6>
    partial_data5 = (partial_data4 * data) / 512;
 8000c52:	f240 1eff 	movw	lr, #511	@ 0x1ff
 8000c56:	eb12 020e 	adds.w	r2, r2, lr
 8000c5a:	f14c 0e00 	adc.w	lr, ip, #0
 8000c5e:	e793      	b.n	8000b88 <a_bmp388_compensate_pressure+0x1d0>
    partial_data2 = ((int64_t)(handle->p11) * (int64_t)(partial_data6)) / 65536;
 8000c60:	f64f 78ff 	movw	r8, #65535	@ 0xffff
 8000c64:	eb10 0008 	adds.w	r0, r0, r8
 8000c68:	f14e 0800 	adc.w	r8, lr, #0
 8000c6c:	e7a2      	b.n	8000bb4 <a_bmp388_compensate_pressure+0x1fc>
    partial_data3 = (partial_data2 * data) / 128;
 8000c6e:	367f      	adds	r6, #127	@ 0x7f
 8000c70:	f140 0e00 	adc.w	lr, r0, #0
 8000c74:	e7aa      	b.n	8000bcc <a_bmp388_compensate_pressure+0x214>
    partial_data4 = (offset / 4) + partial_data1 + partial_data5 + partial_data3;
 8000c76:	3303      	adds	r3, #3
 8000c78:	f144 0000 	adc.w	r0, r4, #0
 8000c7c:	e7ae      	b.n	8000bdc <a_bmp388_compensate_pressure+0x224>
	...

08000c80 <a_bmp388_close>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
static uint8_t a_bmp388_close(bmp388_handle_t *handle)
{
 8000c80:	b510      	push	{r4, lr}
 8000c82:	4604      	mov	r4, r0
    if (handle->iic_spi == BMP388_INTERFACE_IIC)                        /* if iic interface */
 8000c84:	f890 3231 	ldrb.w	r3, [r0, #561]	@ 0x231
 8000c88:	b95b      	cbnz	r3, 8000ca2 <a_bmp388_close+0x22>
    {
        if (handle->iic_deinit() != 0)                                  /* close iic */
 8000c8a:	f8d0 3208 	ldr.w	r3, [r0, #520]	@ 0x208
 8000c8e:	4798      	blx	r3
 8000c90:	4603      	mov	r3, r0
 8000c92:	b120      	cbz	r0, 8000c9e <a_bmp388_close+0x1e>
        {
            handle->debug_print("bmp388: iic deinit failed.\n");        /* iic deinit failed */
 8000c94:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000c98:	4808      	ldr	r0, [pc, #32]	@ (8000cbc <a_bmp388_close+0x3c>)
 8000c9a:	4798      	blx	r3
       
            return 1;                                                   /* return error */
 8000c9c:	2301      	movs	r3, #1
        else
        {
            return 0;                                                   /* success return 0 */
        }
    }
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	bd10      	pop	{r4, pc}
        if (handle->spi_deinit() != 0)                                  /* close spi */
 8000ca2:	f8d0 3218 	ldr.w	r3, [r0, #536]	@ 0x218
 8000ca6:	4798      	blx	r3
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2800      	cmp	r0, #0
 8000cac:	d0f7      	beq.n	8000c9e <a_bmp388_close+0x1e>
            handle->debug_print("bmp388: spi deinit failed.\n");        /* spi deinit failed */
 8000cae:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000cb2:	4803      	ldr	r0, [pc, #12]	@ (8000cc0 <a_bmp388_close+0x40>)
 8000cb4:	4798      	blx	r3
            return 1;                                                   /* return error */
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e7f1      	b.n	8000c9e <a_bmp388_close+0x1e>
 8000cba:	bf00      	nop
 8000cbc:	0800d60c 	.word	0x0800d60c
 8000cc0:	0800d628 	.word	0x0800d628

08000cc4 <a_bmp388_iic_spi_read>:
{
 8000cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cc6:	4604      	mov	r4, r0
 8000cc8:	4608      	mov	r0, r1
 8000cca:	4616      	mov	r6, r2
    if (handle->iic_spi == BMP388_INTERFACE_IIC)                                      /* iic interface */
 8000ccc:	f894 2231 	ldrb.w	r2, [r4, #561]	@ 0x231
 8000cd0:	b942      	cbnz	r2, 8000ce4 <a_bmp388_iic_spi_read+0x20>
        if (handle->iic_read(handle->iic_addr, reg, buf, len) != 0)                   /* iic read */
 8000cd2:	f8d4 520c 	ldr.w	r5, [r4, #524]	@ 0x20c
 8000cd6:	4632      	mov	r2, r6
 8000cd8:	7820      	ldrb	r0, [r4, #0]
 8000cda:	47a8      	blx	r5
 8000cdc:	4607      	mov	r7, r0
 8000cde:	b190      	cbz	r0, 8000d06 <a_bmp388_iic_spi_read+0x42>
            return 1;                                                                 /* return error */
 8000ce0:	2701      	movs	r7, #1
 8000ce2:	e010      	b.n	8000d06 <a_bmp388_iic_spi_read+0x42>
        if (handle->spi_read(reg, handle->buf, 
 8000ce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ce8:	bf28      	it	cs
 8000cea:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8000cee:	461d      	mov	r5, r3
 8000cf0:	1c5a      	adds	r2, r3, #1
 8000cf2:	b292      	uxth	r2, r2
 8000cf4:	1c61      	adds	r1, r4, #1
 8000cf6:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 8000cfa:	f8d4 321c 	ldr.w	r3, [r4, #540]	@ 0x21c
 8000cfe:	4798      	blx	r3
 8000d00:	4607      	mov	r7, r0
 8000d02:	b110      	cbz	r0, 8000d0a <a_bmp388_iic_spi_read+0x46>
            return 1;                                                                 /* return error */
 8000d04:	2701      	movs	r7, #1
}
 8000d06:	4638      	mov	r0, r7
 8000d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        memcpy(buf, handle->buf+1, (len > 512) ? 512 : len);                          /* copy data */
 8000d0a:	462a      	mov	r2, r5
 8000d0c:	1ca1      	adds	r1, r4, #2
 8000d0e:	4630      	mov	r0, r6
 8000d10:	f00a fac1 	bl	800b296 <memcpy>
        return 0;                                                                     /* success return 0 */
 8000d14:	e7f7      	b.n	8000d06 <a_bmp388_iic_spi_read+0x42>
	...

08000d18 <a_bmp388_get_calibration_data>:
{
 8000d18:	b510      	push	{r4, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	4604      	mov	r4, r0
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_T1_L, (uint8_t *)buf, 2) != 0)  /* read t1 */
 8000d1e:	2302      	movs	r3, #2
 8000d20:	aa01      	add	r2, sp, #4
 8000d22:	2131      	movs	r1, #49	@ 0x31
 8000d24:	f7ff ffce 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000d28:	b130      	cbz	r0, 8000d38 <a_bmp388_get_calibration_data+0x20>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000d2a:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000d2e:	4881      	ldr	r0, [pc, #516]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000d30:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000d32:	2001      	movs	r0, #1
}
 8000d34:	b002      	add	sp, #8
 8000d36:	bd10      	pop	{r4, pc}
    handle->t1 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set t1 */
 8000d38:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000d3c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000d40:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d44:	f8a4 3232 	strh.w	r3, [r4, #562]	@ 0x232
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_T2_L, (uint8_t *)buf, 2) != 0)  /* read t2 */
 8000d48:	2302      	movs	r3, #2
 8000d4a:	aa01      	add	r2, sp, #4
 8000d4c:	2133      	movs	r1, #51	@ 0x33
 8000d4e:	4620      	mov	r0, r4
 8000d50:	f7ff ffb8 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000d54:	b128      	cbz	r0, 8000d62 <a_bmp388_get_calibration_data+0x4a>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000d56:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000d5a:	4876      	ldr	r0, [pc, #472]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000d5c:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000d5e:	2001      	movs	r0, #1
 8000d60:	e7e8      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->t2 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set t2 */
 8000d62:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000d66:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000d6a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d6e:	f8a4 3234 	strh.w	r3, [r4, #564]	@ 0x234
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_T3, (uint8_t *)buf, 1) != 0)    /* read t3 */
 8000d72:	2301      	movs	r3, #1
 8000d74:	aa01      	add	r2, sp, #4
 8000d76:	2135      	movs	r1, #53	@ 0x35
 8000d78:	4620      	mov	r0, r4
 8000d7a:	f7ff ffa3 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000d7e:	b128      	cbz	r0, 8000d8c <a_bmp388_get_calibration_data+0x74>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000d80:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000d84:	486b      	ldr	r0, [pc, #428]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000d86:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000d88:	2001      	movs	r0, #1
 8000d8a:	e7d3      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->t3 = (int8_t)(buf[0]);                                                       /* set t3 */
 8000d8c:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000d90:	f884 3236 	strb.w	r3, [r4, #566]	@ 0x236
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P1_L, (uint8_t *)buf, 2) != 0)  /* read p1 */
 8000d94:	2302      	movs	r3, #2
 8000d96:	aa01      	add	r2, sp, #4
 8000d98:	2136      	movs	r1, #54	@ 0x36
 8000d9a:	4620      	mov	r0, r4
 8000d9c:	f7ff ff92 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000da0:	b128      	cbz	r0, 8000dae <a_bmp388_get_calibration_data+0x96>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000da2:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000da6:	4863      	ldr	r0, [pc, #396]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000da8:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000daa:	2001      	movs	r0, #1
 8000dac:	e7c2      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p1 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p1 */
 8000dae:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000db2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000db6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000dba:	f8a4 3238 	strh.w	r3, [r4, #568]	@ 0x238
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P2_L, (uint8_t *)buf, 2) != 0)  /* read p2 */
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	aa01      	add	r2, sp, #4
 8000dc2:	2138      	movs	r1, #56	@ 0x38
 8000dc4:	4620      	mov	r0, r4
 8000dc6:	f7ff ff7d 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000dca:	b128      	cbz	r0, 8000dd8 <a_bmp388_get_calibration_data+0xc0>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000dcc:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000dd0:	4858      	ldr	r0, [pc, #352]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000dd2:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	e7ad      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p2 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p2 */
 8000dd8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000ddc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000de0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000de4:	f8a4 323a 	strh.w	r3, [r4, #570]	@ 0x23a
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P3, (uint8_t *)buf, 1) != 0)    /* read p3 */
 8000de8:	2301      	movs	r3, #1
 8000dea:	aa01      	add	r2, sp, #4
 8000dec:	213a      	movs	r1, #58	@ 0x3a
 8000dee:	4620      	mov	r0, r4
 8000df0:	f7ff ff68 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000df4:	b128      	cbz	r0, 8000e02 <a_bmp388_get_calibration_data+0xea>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000df6:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000dfa:	484e      	ldr	r0, [pc, #312]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000dfc:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000dfe:	2001      	movs	r0, #1
 8000e00:	e798      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p3 = (int8_t)(buf[0]);                                                       /* set p3 */
 8000e02:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000e06:	f884 323c 	strb.w	r3, [r4, #572]	@ 0x23c
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P4, (uint8_t *)buf, 1) != 0)    /* read p4 */
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	aa01      	add	r2, sp, #4
 8000e0e:	213b      	movs	r1, #59	@ 0x3b
 8000e10:	4620      	mov	r0, r4
 8000e12:	f7ff ff57 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000e16:	b128      	cbz	r0, 8000e24 <a_bmp388_get_calibration_data+0x10c>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000e18:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000e1c:	4845      	ldr	r0, [pc, #276]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000e1e:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000e20:	2001      	movs	r0, #1
 8000e22:	e787      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p4 = (int8_t)(buf[0]);                                                       /* set p4 */
 8000e24:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000e28:	f884 323d 	strb.w	r3, [r4, #573]	@ 0x23d
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P5_L, (uint8_t *)buf, 2) != 0)  /* read p5 */
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	aa01      	add	r2, sp, #4
 8000e30:	213c      	movs	r1, #60	@ 0x3c
 8000e32:	4620      	mov	r0, r4
 8000e34:	f7ff ff46 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000e38:	b128      	cbz	r0, 8000e46 <a_bmp388_get_calibration_data+0x12e>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000e3a:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000e3e:	483d      	ldr	r0, [pc, #244]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000e40:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000e42:	2001      	movs	r0, #1
 8000e44:	e776      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p5 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set p5 */
 8000e46:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000e4a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000e4e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000e52:	f8a4 323e 	strh.w	r3, [r4, #574]	@ 0x23e
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P6_L, (uint8_t *)buf, 2) != 0)  /* read p6l */
 8000e56:	2302      	movs	r3, #2
 8000e58:	aa01      	add	r2, sp, #4
 8000e5a:	213e      	movs	r1, #62	@ 0x3e
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff ff31 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000e62:	b128      	cbz	r0, 8000e70 <a_bmp388_get_calibration_data+0x158>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000e64:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000e68:	4832      	ldr	r0, [pc, #200]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000e6a:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	e761      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p6 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set p6 */
 8000e70:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000e74:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000e78:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000e7c:	f8a4 3240 	strh.w	r3, [r4, #576]	@ 0x240
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P7, (uint8_t *)buf, 1) != 0)    /* read p7 */
 8000e80:	2301      	movs	r3, #1
 8000e82:	aa01      	add	r2, sp, #4
 8000e84:	2140      	movs	r1, #64	@ 0x40
 8000e86:	4620      	mov	r0, r4
 8000e88:	f7ff ff1c 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000e8c:	b128      	cbz	r0, 8000e9a <a_bmp388_get_calibration_data+0x182>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000e8e:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000e92:	4828      	ldr	r0, [pc, #160]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000e94:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000e96:	2001      	movs	r0, #1
 8000e98:	e74c      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p7 = (int8_t)(buf[0]);                                                       /* set p7 */
 8000e9a:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000e9e:	f884 3242 	strb.w	r3, [r4, #578]	@ 0x242
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P8, (uint8_t *)buf, 1) != 0)    /* read p8 */
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	aa01      	add	r2, sp, #4
 8000ea6:	2141      	movs	r1, #65	@ 0x41
 8000ea8:	4620      	mov	r0, r4
 8000eaa:	f7ff ff0b 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000eae:	b128      	cbz	r0, 8000ebc <a_bmp388_get_calibration_data+0x1a4>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000eb0:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000eb4:	481f      	ldr	r0, [pc, #124]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000eb6:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000eb8:	2001      	movs	r0, #1
 8000eba:	e73b      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p8 = (int8_t)(buf[0]);                                                       /* set p8 */
 8000ebc:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000ec0:	f884 3243 	strb.w	r3, [r4, #579]	@ 0x243
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P9_L, (uint8_t *)buf, 2) != 0)  /* read p9l */
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	aa01      	add	r2, sp, #4
 8000ec8:	2142      	movs	r1, #66	@ 0x42
 8000eca:	4620      	mov	r0, r4
 8000ecc:	f7ff fefa 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000ed0:	b128      	cbz	r0, 8000ede <a_bmp388_get_calibration_data+0x1c6>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000ed2:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000ed6:	4817      	ldr	r0, [pc, #92]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000ed8:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000eda:	2001      	movs	r0, #1
 8000edc:	e72a      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p9 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p9 */
 8000ede:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000ee2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000ee6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000eea:	f8a4 3244 	strh.w	r3, [r4, #580]	@ 0x244
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P10, (uint8_t *)buf, 1) != 0)   /* read p10 */
 8000eee:	2301      	movs	r3, #1
 8000ef0:	aa01      	add	r2, sp, #4
 8000ef2:	2144      	movs	r1, #68	@ 0x44
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	f7ff fee5 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000efa:	b128      	cbz	r0, 8000f08 <a_bmp388_get_calibration_data+0x1f0>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000efc:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000f00:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000f02:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000f04:	2001      	movs	r0, #1
 8000f06:	e715      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
    handle->p10 = (int8_t)(buf[0]);                                                      /* set p10 */
 8000f08:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000f0c:	f884 3246 	strb.w	r3, [r4, #582]	@ 0x246
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_NVM_PAR_P11, (uint8_t *)buf, 1) != 0)   /* read p11 */
 8000f10:	2301      	movs	r3, #1
 8000f12:	aa01      	add	r2, sp, #4
 8000f14:	2145      	movs	r1, #69	@ 0x45
 8000f16:	4620      	mov	r0, r4
 8000f18:	f7ff fed4 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8000f1c:	b920      	cbnz	r0, 8000f28 <a_bmp388_get_calibration_data+0x210>
    handle->p11 = (int8_t)(buf[0]);                                                      /* set p11 */
 8000f1e:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000f22:	f884 3247 	strb.w	r3, [r4, #583]	@ 0x247
    return 0;                                                                            /* success return 0 */
 8000f26:	e705      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
        handle->debug_print("bmp388: get calibration data failed.\n");                   /* get calibration data failed */
 8000f28:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000f2c:	4801      	ldr	r0, [pc, #4]	@ (8000f34 <a_bmp388_get_calibration_data+0x21c>)
 8000f2e:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8000f30:	2001      	movs	r0, #1
 8000f32:	e6ff      	b.n	8000d34 <a_bmp388_get_calibration_data+0x1c>
 8000f34:	0800d644 	.word	0x0800d644

08000f38 <bmp388_set_fifo_watermark>:
    if (handle == NULL)                                                                   /* check handle */
 8000f38:	b1e0      	cbz	r0, 8000f74 <bmp388_set_fifo_watermark+0x3c>
{
 8000f3a:	b530      	push	{r4, r5, lr}
 8000f3c:	b083      	sub	sp, #12
 8000f3e:	4604      	mov	r4, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 8000f40:	f890 5230 	ldrb.w	r5, [r0, #560]	@ 0x230
 8000f44:	2d01      	cmp	r5, #1
 8000f46:	d002      	beq.n	8000f4e <bmp388_set_fifo_watermark+0x16>
        return 3;                                                                         /* return error */
 8000f48:	2003      	movs	r0, #3
}
 8000f4a:	b003      	add	sp, #12
 8000f4c:	bd30      	pop	{r4, r5, pc}
    buf[0] = watermark & 0xFF;                                                            /* set low part */
 8000f4e:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[1] = (watermark >> 8) & 0x01;                                                     /* set high part */
 8000f52:	f3c1 2100 	ubfx	r1, r1, #8, #1
 8000f56:	f88d 1005 	strb.w	r1, [sp, #5]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_WTM_0, (uint8_t *)buf, 2);       /* write config */
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	aa01      	add	r2, sp, #4
 8000f5e:	2115      	movs	r1, #21
 8000f60:	f7ff fca9 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 8000f64:	2800      	cmp	r0, #0
 8000f66:	d0f0      	beq.n	8000f4a <bmp388_set_fifo_watermark+0x12>
        handle->debug_print("bmp388: set fifo watermark register failed.\n");             /* set fifo watermark register failed */
 8000f68:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8000f6c:	4802      	ldr	r0, [pc, #8]	@ (8000f78 <bmp388_set_fifo_watermark+0x40>)
 8000f6e:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8000f70:	4628      	mov	r0, r5
 8000f72:	e7ea      	b.n	8000f4a <bmp388_set_fifo_watermark+0x12>
        return 2;                                                                         /* return error */
 8000f74:	2002      	movs	r0, #2
}
 8000f76:	4770      	bx	lr
 8000f78:	0800d6c8 	.word	0x0800d6c8

08000f7c <bmp388_set_fifo>:
{
 8000f7c:	b570      	push	{r4, r5, r6, lr}
 8000f7e:	b082      	sub	sp, #8
    if (handle == NULL)                                                                        /* check handle */
 8000f80:	b368      	cbz	r0, 8000fde <bmp388_set_fifo+0x62>
 8000f82:	460d      	mov	r5, r1
 8000f84:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                                   /* check handle initialization */
 8000f86:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 8000f8a:	2c01      	cmp	r4, #1
 8000f8c:	d003      	beq.n	8000f96 <bmp388_set_fifo+0x1a>
        return 3;                                                                              /* return error */
 8000f8e:	2403      	movs	r4, #3
}
 8000f90:	4620      	mov	r0, r4
 8000f92:	b002      	add	sp, #8
 8000f94:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);        /* read config */
 8000f96:	2301      	movs	r3, #1
 8000f98:	f10d 0207 	add.w	r2, sp, #7
 8000f9c:	2117      	movs	r1, #23
 8000f9e:	f7ff fe91 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                              /* check result */
 8000fa2:	b120      	cbz	r0, 8000fae <bmp388_set_fifo+0x32>
        handle->debug_print("bmp388: get fifo config 1 register failed.\n");                   /* get fifo config 1 register failed */
 8000fa4:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 8000fa8:	480e      	ldr	r0, [pc, #56]	@ (8000fe4 <bmp388_set_fifo+0x68>)
 8000faa:	4798      	blx	r3
        return 1;                                                                              /* return error */
 8000fac:	e7f0      	b.n	8000f90 <bmp388_set_fifo+0x14>
    prev &= ~(1 << 0);                                                                         /* clear config */
 8000fae:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000fb2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8000fb6:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 0;                                                                       /* set config */
 8000fba:	432b      	orrs	r3, r5
 8000fbc:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);       /* write config */
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	f10d 0207 	add.w	r2, sp, #7
 8000fc6:	2117      	movs	r1, #23
 8000fc8:	4630      	mov	r0, r6
 8000fca:	f7ff fc74 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                              /* check result */
 8000fce:	b908      	cbnz	r0, 8000fd4 <bmp388_set_fifo+0x58>
    return 0;                                                                                  /* success return 0 */
 8000fd0:	4604      	mov	r4, r0
 8000fd2:	e7dd      	b.n	8000f90 <bmp388_set_fifo+0x14>
        handle->debug_print("bmp388: set fifo config 1 register failed.\n");                   /* set fifo config 1 register failed */
 8000fd4:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 8000fd8:	4803      	ldr	r0, [pc, #12]	@ (8000fe8 <bmp388_set_fifo+0x6c>)
 8000fda:	4798      	blx	r3
        return 1;                                                                              /* return error */
 8000fdc:	e7d8      	b.n	8000f90 <bmp388_set_fifo+0x14>
        return 2;                                                                              /* return error */
 8000fde:	2402      	movs	r4, #2
 8000fe0:	e7d6      	b.n	8000f90 <bmp388_set_fifo+0x14>
 8000fe2:	bf00      	nop
 8000fe4:	0800d6f8 	.word	0x0800d6f8
 8000fe8:	0800d724 	.word	0x0800d724

08000fec <bmp388_set_fifo_stop_on_full>:
{
 8000fec:	b570      	push	{r4, r5, r6, lr}
 8000fee:	b082      	sub	sp, #8
    if (handle == NULL)                                                                        /* check handle */
 8000ff0:	b370      	cbz	r0, 8001050 <bmp388_set_fifo_stop_on_full+0x64>
 8000ff2:	460d      	mov	r5, r1
 8000ff4:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                                   /* check handle initialization */
 8000ff6:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 8000ffa:	2c01      	cmp	r4, #1
 8000ffc:	d003      	beq.n	8001006 <bmp388_set_fifo_stop_on_full+0x1a>
        return 3;                                                                              /* return error */
 8000ffe:	2403      	movs	r4, #3
}
 8001000:	4620      	mov	r0, r4
 8001002:	b002      	add	sp, #8
 8001004:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);        /* read config */
 8001006:	2301      	movs	r3, #1
 8001008:	f10d 0207 	add.w	r2, sp, #7
 800100c:	2117      	movs	r1, #23
 800100e:	f7ff fe59 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                              /* check result */
 8001012:	b120      	cbz	r0, 800101e <bmp388_set_fifo_stop_on_full+0x32>
        handle->debug_print("bmp388: get fifo config 1 register failed.\n");                   /* get fifo config 1 register failed */
 8001014:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 8001018:	480e      	ldr	r0, [pc, #56]	@ (8001054 <bmp388_set_fifo_stop_on_full+0x68>)
 800101a:	4798      	blx	r3
        return 1;                                                                              /* return error */
 800101c:	e7f0      	b.n	8001000 <bmp388_set_fifo_stop_on_full+0x14>
    prev &= ~(1 << 1);                                                                         /* clear config */
 800101e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001022:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8001026:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 1;                                                                       /* set config */
 800102a:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 800102e:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);       /* write config */
 8001032:	2301      	movs	r3, #1
 8001034:	f10d 0207 	add.w	r2, sp, #7
 8001038:	2117      	movs	r1, #23
 800103a:	4630      	mov	r0, r6
 800103c:	f7ff fc3b 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                              /* check result */
 8001040:	b908      	cbnz	r0, 8001046 <bmp388_set_fifo_stop_on_full+0x5a>
    return 0;                                                                                  /* success return 0 */
 8001042:	4604      	mov	r4, r0
 8001044:	e7dc      	b.n	8001000 <bmp388_set_fifo_stop_on_full+0x14>
        handle->debug_print("bmp388: set fifo config 1 register failed.\n");                   /* set fifo config 1 register failed */
 8001046:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800104a:	4803      	ldr	r0, [pc, #12]	@ (8001058 <bmp388_set_fifo_stop_on_full+0x6c>)
 800104c:	4798      	blx	r3
        return 1;                                                                              /* return error */
 800104e:	e7d7      	b.n	8001000 <bmp388_set_fifo_stop_on_full+0x14>
        return 2;                                                                              /* return error */
 8001050:	2402      	movs	r4, #2
 8001052:	e7d5      	b.n	8001000 <bmp388_set_fifo_stop_on_full+0x14>
 8001054:	0800d6f8 	.word	0x0800d6f8
 8001058:	0800d724 	.word	0x0800d724

0800105c <bmp388_set_fifo_sensortime_on>:
{
 800105c:	b570      	push	{r4, r5, r6, lr}
 800105e:	b082      	sub	sp, #8
    if (handle == NULL)                                                                        /* check handle */
 8001060:	b370      	cbz	r0, 80010c0 <bmp388_set_fifo_sensortime_on+0x64>
 8001062:	460d      	mov	r5, r1
 8001064:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                                   /* check handle initialization */
 8001066:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800106a:	2c01      	cmp	r4, #1
 800106c:	d003      	beq.n	8001076 <bmp388_set_fifo_sensortime_on+0x1a>
        return 3;                                                                              /* return error */
 800106e:	2403      	movs	r4, #3
}
 8001070:	4620      	mov	r0, r4
 8001072:	b002      	add	sp, #8
 8001074:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);        /* read config */
 8001076:	2301      	movs	r3, #1
 8001078:	f10d 0207 	add.w	r2, sp, #7
 800107c:	2117      	movs	r1, #23
 800107e:	f7ff fe21 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                              /* check result */
 8001082:	b120      	cbz	r0, 800108e <bmp388_set_fifo_sensortime_on+0x32>
        handle->debug_print("bmp388: get fifo config 1 register failed.\n");                   /* get fifo config 1 register failed */
 8001084:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 8001088:	480e      	ldr	r0, [pc, #56]	@ (80010c4 <bmp388_set_fifo_sensortime_on+0x68>)
 800108a:	4798      	blx	r3
        return 1;                                                                              /* return error */
 800108c:	e7f0      	b.n	8001070 <bmp388_set_fifo_sensortime_on+0x14>
    prev &= ~(1 << 2);                                                                         /* clear config */
 800108e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001092:	f003 03fb 	and.w	r3, r3, #251	@ 0xfb
 8001096:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 2;                                                                       /* set config */
 800109a:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
 800109e:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);       /* write config */
 80010a2:	2301      	movs	r3, #1
 80010a4:	f10d 0207 	add.w	r2, sp, #7
 80010a8:	2117      	movs	r1, #23
 80010aa:	4630      	mov	r0, r6
 80010ac:	f7ff fc03 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                              /* check result */
 80010b0:	b908      	cbnz	r0, 80010b6 <bmp388_set_fifo_sensortime_on+0x5a>
    return 0;                                                                                  /* success return 0 */
 80010b2:	4604      	mov	r4, r0
 80010b4:	e7dc      	b.n	8001070 <bmp388_set_fifo_sensortime_on+0x14>
        handle->debug_print("bmp388: set fifo config 1 register failed.\n");                   /* set fifo config 1 register failed */
 80010b6:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80010ba:	4803      	ldr	r0, [pc, #12]	@ (80010c8 <bmp388_set_fifo_sensortime_on+0x6c>)
 80010bc:	4798      	blx	r3
        return 1;                                                                              /* return error */
 80010be:	e7d7      	b.n	8001070 <bmp388_set_fifo_sensortime_on+0x14>
        return 2;                                                                              /* return error */
 80010c0:	2402      	movs	r4, #2
 80010c2:	e7d5      	b.n	8001070 <bmp388_set_fifo_sensortime_on+0x14>
 80010c4:	0800d6f8 	.word	0x0800d6f8
 80010c8:	0800d724 	.word	0x0800d724

080010cc <bmp388_set_fifo_pressure_on>:
{
 80010cc:	b570      	push	{r4, r5, r6, lr}
 80010ce:	b082      	sub	sp, #8
    if (handle == NULL)                                                                        /* check handle */
 80010d0:	b370      	cbz	r0, 8001130 <bmp388_set_fifo_pressure_on+0x64>
 80010d2:	460d      	mov	r5, r1
 80010d4:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                                   /* check handle initialization */
 80010d6:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 80010da:	2c01      	cmp	r4, #1
 80010dc:	d003      	beq.n	80010e6 <bmp388_set_fifo_pressure_on+0x1a>
        return 3;                                                                              /* return error */
 80010de:	2403      	movs	r4, #3
}
 80010e0:	4620      	mov	r0, r4
 80010e2:	b002      	add	sp, #8
 80010e4:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);        /* read config */
 80010e6:	2301      	movs	r3, #1
 80010e8:	f10d 0207 	add.w	r2, sp, #7
 80010ec:	2117      	movs	r1, #23
 80010ee:	f7ff fde9 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                              /* check result */
 80010f2:	b120      	cbz	r0, 80010fe <bmp388_set_fifo_pressure_on+0x32>
        handle->debug_print("bmp388: get fifo config 1 register failed.\n");                   /* get fifo config 1 register failed */
 80010f4:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80010f8:	480e      	ldr	r0, [pc, #56]	@ (8001134 <bmp388_set_fifo_pressure_on+0x68>)
 80010fa:	4798      	blx	r3
        return 1;                                                                              /* return error */
 80010fc:	e7f0      	b.n	80010e0 <bmp388_set_fifo_pressure_on+0x14>
    prev &= ~(1 << 3);                                                                         /* clear config */
 80010fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001102:	f003 03f7 	and.w	r3, r3, #247	@ 0xf7
 8001106:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 3;                                                                       /* set config */
 800110a:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
 800110e:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);       /* write config */
 8001112:	2301      	movs	r3, #1
 8001114:	f10d 0207 	add.w	r2, sp, #7
 8001118:	2117      	movs	r1, #23
 800111a:	4630      	mov	r0, r6
 800111c:	f7ff fbcb 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                              /* check result */
 8001120:	b908      	cbnz	r0, 8001126 <bmp388_set_fifo_pressure_on+0x5a>
    return 0;                                                                                  /* success return 0 */
 8001122:	4604      	mov	r4, r0
 8001124:	e7dc      	b.n	80010e0 <bmp388_set_fifo_pressure_on+0x14>
        handle->debug_print("bmp388: set fifo config 1 register failed.\n");                   /* set fifo config 1 register failed */
 8001126:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800112a:	4803      	ldr	r0, [pc, #12]	@ (8001138 <bmp388_set_fifo_pressure_on+0x6c>)
 800112c:	4798      	blx	r3
        return 1;                                                                              /* return error */
 800112e:	e7d7      	b.n	80010e0 <bmp388_set_fifo_pressure_on+0x14>
        return 2;                                                                              /* return error */
 8001130:	2402      	movs	r4, #2
 8001132:	e7d5      	b.n	80010e0 <bmp388_set_fifo_pressure_on+0x14>
 8001134:	0800d6f8 	.word	0x0800d6f8
 8001138:	0800d724 	.word	0x0800d724

0800113c <bmp388_set_fifo_temperature_on>:
{
 800113c:	b570      	push	{r4, r5, r6, lr}
 800113e:	b082      	sub	sp, #8
    if (handle == NULL)                                                                        /* check handle */
 8001140:	b370      	cbz	r0, 80011a0 <bmp388_set_fifo_temperature_on+0x64>
 8001142:	460d      	mov	r5, r1
 8001144:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                                   /* check handle initialization */
 8001146:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800114a:	2c01      	cmp	r4, #1
 800114c:	d003      	beq.n	8001156 <bmp388_set_fifo_temperature_on+0x1a>
        return 3;                                                                              /* return error */
 800114e:	2403      	movs	r4, #3
}
 8001150:	4620      	mov	r0, r4
 8001152:	b002      	add	sp, #8
 8001154:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);        /* read config */
 8001156:	2301      	movs	r3, #1
 8001158:	f10d 0207 	add.w	r2, sp, #7
 800115c:	2117      	movs	r1, #23
 800115e:	f7ff fdb1 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                              /* check result */
 8001162:	b120      	cbz	r0, 800116e <bmp388_set_fifo_temperature_on+0x32>
        handle->debug_print("bmp388: get fifo config 1 register failed.\n");                   /* get fifo config 1 register failed */
 8001164:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 8001168:	480e      	ldr	r0, [pc, #56]	@ (80011a4 <bmp388_set_fifo_temperature_on+0x68>)
 800116a:	4798      	blx	r3
        return 1;                                                                              /* return error */
 800116c:	e7f0      	b.n	8001150 <bmp388_set_fifo_temperature_on+0x14>
    prev &= ~(1 << 4);                                                                         /* clear config */
 800116e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001172:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 8001176:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 4;                                                                       /* set config */
 800117a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 800117e:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);       /* write config */
 8001182:	2301      	movs	r3, #1
 8001184:	f10d 0207 	add.w	r2, sp, #7
 8001188:	2117      	movs	r1, #23
 800118a:	4630      	mov	r0, r6
 800118c:	f7ff fb93 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                              /* check result */
 8001190:	b908      	cbnz	r0, 8001196 <bmp388_set_fifo_temperature_on+0x5a>
    return 0;                                                                                  /* success return 0 */
 8001192:	4604      	mov	r4, r0
 8001194:	e7dc      	b.n	8001150 <bmp388_set_fifo_temperature_on+0x14>
        handle->debug_print("bmp388: set fifo config 1 register failed.\n");                   /* set fifo config 1 register failed */
 8001196:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800119a:	4803      	ldr	r0, [pc, #12]	@ (80011a8 <bmp388_set_fifo_temperature_on+0x6c>)
 800119c:	4798      	blx	r3
        return 1;                                                                              /* return error */
 800119e:	e7d7      	b.n	8001150 <bmp388_set_fifo_temperature_on+0x14>
        return 2;                                                                              /* return error */
 80011a0:	2402      	movs	r4, #2
 80011a2:	e7d5      	b.n	8001150 <bmp388_set_fifo_temperature_on+0x14>
 80011a4:	0800d6f8 	.word	0x0800d6f8
 80011a8:	0800d724 	.word	0x0800d724

080011ac <bmp388_set_fifo_subsampling>:
{
 80011ac:	b570      	push	{r4, r5, r6, lr}
 80011ae:	b082      	sub	sp, #8
    if (handle == NULL)                                                                        /* check handle */
 80011b0:	b388      	cbz	r0, 8001216 <bmp388_set_fifo_subsampling+0x6a>
 80011b2:	460c      	mov	r4, r1
 80011b4:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                                   /* check handle initialization */
 80011b6:	f890 5230 	ldrb.w	r5, [r0, #560]	@ 0x230
 80011ba:	2d01      	cmp	r5, #1
 80011bc:	d12d      	bne.n	800121a <bmp388_set_fifo_subsampling+0x6e>
    if (subsample > 7)                                                                         /* check subsample */
 80011be:	2907      	cmp	r1, #7
 80011c0:	d80b      	bhi.n	80011da <bmp388_set_fifo_subsampling+0x2e>
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_2, (uint8_t *)&prev, 1);        /* read config */
 80011c2:	2301      	movs	r3, #1
 80011c4:	f10d 0207 	add.w	r2, sp, #7
 80011c8:	2118      	movs	r1, #24
 80011ca:	f7ff fd7b 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                              /* check result */
 80011ce:	b150      	cbz	r0, 80011e6 <bmp388_set_fifo_subsampling+0x3a>
        handle->debug_print("bmp388: get fifo config 2 register failed.\n");                   /* get fifo config 2 register failed */
 80011d0:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80011d4:	4813      	ldr	r0, [pc, #76]	@ (8001224 <bmp388_set_fifo_subsampling+0x78>)
 80011d6:	4798      	blx	r3
        return 1;                                                                              /* return error */
 80011d8:	e020      	b.n	800121c <bmp388_set_fifo_subsampling+0x70>
        handle->debug_print("bmp388: subsample is invalid.\n");                                /* subsample is invalid */
 80011da:	f8d0 322c 	ldr.w	r3, [r0, #556]	@ 0x22c
 80011de:	4812      	ldr	r0, [pc, #72]	@ (8001228 <bmp388_set_fifo_subsampling+0x7c>)
 80011e0:	4798      	blx	r3
        return 4;                                                                              /* return error */
 80011e2:	2504      	movs	r5, #4
 80011e4:	e01a      	b.n	800121c <bmp388_set_fifo_subsampling+0x70>
    prev &= ~(7 << 0);                                                                         /* clear config */
 80011e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80011ea:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80011ee:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= subsample << 0;                                                                    /* set config */
 80011f2:	4323      	orrs	r3, r4
 80011f4:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_CONFIG_2, (uint8_t *)&prev, 1);       /* write config */
 80011f8:	2301      	movs	r3, #1
 80011fa:	f10d 0207 	add.w	r2, sp, #7
 80011fe:	2118      	movs	r1, #24
 8001200:	4630      	mov	r0, r6
 8001202:	f7ff fb58 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                              /* check result */
 8001206:	b908      	cbnz	r0, 800120c <bmp388_set_fifo_subsampling+0x60>
    return 0;                                                                                  /* success return 0 */
 8001208:	4605      	mov	r5, r0
 800120a:	e007      	b.n	800121c <bmp388_set_fifo_subsampling+0x70>
        handle->debug_print("bmp388: set fifo config 2 register failed.\n");                   /* set fifo config 2 register failed */
 800120c:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 8001210:	4806      	ldr	r0, [pc, #24]	@ (800122c <bmp388_set_fifo_subsampling+0x80>)
 8001212:	4798      	blx	r3
        return 1;                                                                              /* return error */
 8001214:	e002      	b.n	800121c <bmp388_set_fifo_subsampling+0x70>
        return 2;                                                                              /* return error */
 8001216:	2502      	movs	r5, #2
 8001218:	e000      	b.n	800121c <bmp388_set_fifo_subsampling+0x70>
        return 3;                                                                              /* return error */
 800121a:	2503      	movs	r5, #3
}
 800121c:	4628      	mov	r0, r5
 800121e:	b002      	add	sp, #8
 8001220:	bd70      	pop	{r4, r5, r6, pc}
 8001222:	bf00      	nop
 8001224:	0800d774 	.word	0x0800d774
 8001228:	0800d750 	.word	0x0800d750
 800122c:	0800d7a0 	.word	0x0800d7a0

08001230 <bmp388_set_fifo_data_source>:
{
 8001230:	b570      	push	{r4, r5, r6, lr}
 8001232:	b082      	sub	sp, #8
    if (handle == NULL)                                                                        /* check handle */
 8001234:	b370      	cbz	r0, 8001294 <bmp388_set_fifo_data_source+0x64>
 8001236:	460d      	mov	r5, r1
 8001238:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                                   /* check handle initialization */
 800123a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800123e:	2c01      	cmp	r4, #1
 8001240:	d003      	beq.n	800124a <bmp388_set_fifo_data_source+0x1a>
        return 3;                                                                              /* return error */
 8001242:	2403      	movs	r4, #3
}
 8001244:	4620      	mov	r0, r4
 8001246:	b002      	add	sp, #8
 8001248:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_2, (uint8_t *)&prev, 1);        /* read config */
 800124a:	2301      	movs	r3, #1
 800124c:	f10d 0207 	add.w	r2, sp, #7
 8001250:	2118      	movs	r1, #24
 8001252:	f7ff fd37 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                              /* check result */
 8001256:	b120      	cbz	r0, 8001262 <bmp388_set_fifo_data_source+0x32>
        handle->debug_print("bmp388: get fifo config 2 register failed.\n");                   /* get fifo config 2 register failed */
 8001258:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800125c:	480e      	ldr	r0, [pc, #56]	@ (8001298 <bmp388_set_fifo_data_source+0x68>)
 800125e:	4798      	blx	r3
        return 1;                                                                              /* return error */
 8001260:	e7f0      	b.n	8001244 <bmp388_set_fifo_data_source+0x14>
    prev &= ~(3 << 3);                                                                         /* clear config */
 8001262:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001266:	f003 03e7 	and.w	r3, r3, #231	@ 0xe7
 800126a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= source << 3;                                                                       /* set config */
 800126e:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
 8001272:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_FIFO_CONFIG_2, (uint8_t *)&prev, 1);       /* write config */
 8001276:	2301      	movs	r3, #1
 8001278:	f10d 0207 	add.w	r2, sp, #7
 800127c:	2118      	movs	r1, #24
 800127e:	4630      	mov	r0, r6
 8001280:	f7ff fb19 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                              /* check result */
 8001284:	b908      	cbnz	r0, 800128a <bmp388_set_fifo_data_source+0x5a>
    return 0;                                                                                  /* success return 0 */
 8001286:	4604      	mov	r4, r0
 8001288:	e7dc      	b.n	8001244 <bmp388_set_fifo_data_source+0x14>
        handle->debug_print("bmp388: set fifo config 2 register failed.\n");                   /* set fifo config 2 register failed */
 800128a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800128e:	4803      	ldr	r0, [pc, #12]	@ (800129c <bmp388_set_fifo_data_source+0x6c>)
 8001290:	4798      	blx	r3
        return 1;                                                                              /* return error */
 8001292:	e7d7      	b.n	8001244 <bmp388_set_fifo_data_source+0x14>
        return 2;                                                                              /* return error */
 8001294:	2402      	movs	r4, #2
 8001296:	e7d5      	b.n	8001244 <bmp388_set_fifo_data_source+0x14>
 8001298:	0800d774 	.word	0x0800d774
 800129c:	0800d7a0 	.word	0x0800d7a0

080012a0 <bmp388_set_interrupt_pin_type>:
{
 80012a0:	b570      	push	{r4, r5, r6, lr}
 80012a2:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 80012a4:	b368      	cbz	r0, 8001302 <bmp388_set_interrupt_pin_type+0x62>
 80012a6:	460d      	mov	r5, r1
 80012a8:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 80012aa:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 80012ae:	2c01      	cmp	r4, #1
 80012b0:	d003      	beq.n	80012ba <bmp388_set_interrupt_pin_type+0x1a>
        return 3;                                                                         /* return error */
 80012b2:	2403      	movs	r4, #3
}
 80012b4:	4620      	mov	r0, r4
 80012b6:	b002      	add	sp, #8
 80012b8:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80012ba:	2301      	movs	r3, #1
 80012bc:	f10d 0207 	add.w	r2, sp, #7
 80012c0:	2119      	movs	r1, #25
 80012c2:	f7ff fcff 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 80012c6:	b120      	cbz	r0, 80012d2 <bmp388_set_interrupt_pin_type+0x32>
        handle->debug_print("bmp388: get int ctrl register failed.\n");                   /* get int ctrl register failed */
 80012c8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80012cc:	480e      	ldr	r0, [pc, #56]	@ (8001308 <bmp388_set_interrupt_pin_type+0x68>)
 80012ce:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80012d0:	e7f0      	b.n	80012b4 <bmp388_set_interrupt_pin_type+0x14>
    prev &= ~(1 << 0);                                                                    /* clear config */
 80012d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80012d6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80012da:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= pin_type << 0;                                                                /* set config */
 80012de:	432b      	orrs	r3, r5
 80012e0:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80012e4:	2301      	movs	r3, #1
 80012e6:	f10d 0207 	add.w	r2, sp, #7
 80012ea:	2119      	movs	r1, #25
 80012ec:	4630      	mov	r0, r6
 80012ee:	f7ff fae2 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 80012f2:	b908      	cbnz	r0, 80012f8 <bmp388_set_interrupt_pin_type+0x58>
    return 0;                                                                             /* success return 0 */
 80012f4:	4604      	mov	r4, r0
 80012f6:	e7dd      	b.n	80012b4 <bmp388_set_interrupt_pin_type+0x14>
        handle->debug_print("bmp388: set int ctrl register failed.\n");                   /* set int ctrl register failed */
 80012f8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80012fc:	4803      	ldr	r0, [pc, #12]	@ (800130c <bmp388_set_interrupt_pin_type+0x6c>)
 80012fe:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001300:	e7d8      	b.n	80012b4 <bmp388_set_interrupt_pin_type+0x14>
        return 2;                                                                         /* return error */
 8001302:	2402      	movs	r4, #2
 8001304:	e7d6      	b.n	80012b4 <bmp388_set_interrupt_pin_type+0x14>
 8001306:	bf00      	nop
 8001308:	0800d7cc 	.word	0x0800d7cc
 800130c:	0800d7f4 	.word	0x0800d7f4

08001310 <bmp388_set_interrupt_active_level>:
{
 8001310:	b570      	push	{r4, r5, r6, lr}
 8001312:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 8001314:	b370      	cbz	r0, 8001374 <bmp388_set_interrupt_active_level+0x64>
 8001316:	460d      	mov	r5, r1
 8001318:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 800131a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800131e:	2c01      	cmp	r4, #1
 8001320:	d003      	beq.n	800132a <bmp388_set_interrupt_active_level+0x1a>
        return 3;                                                                         /* return error */
 8001322:	2403      	movs	r4, #3
}
 8001324:	4620      	mov	r0, r4
 8001326:	b002      	add	sp, #8
 8001328:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800132a:	2301      	movs	r3, #1
 800132c:	f10d 0207 	add.w	r2, sp, #7
 8001330:	2119      	movs	r1, #25
 8001332:	f7ff fcc7 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 8001336:	b120      	cbz	r0, 8001342 <bmp388_set_interrupt_active_level+0x32>
        handle->debug_print("bmp388: get int ctrl register failed.\n");                   /* get int ctrl register failed */
 8001338:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800133c:	480e      	ldr	r0, [pc, #56]	@ (8001378 <bmp388_set_interrupt_active_level+0x68>)
 800133e:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001340:	e7f0      	b.n	8001324 <bmp388_set_interrupt_active_level+0x14>
    prev &= ~(1 << 1);                                                                    /* clear config */
 8001342:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001346:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 800134a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= level << 1;                                                                   /* set config */
 800134e:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 8001352:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8001356:	2301      	movs	r3, #1
 8001358:	f10d 0207 	add.w	r2, sp, #7
 800135c:	2119      	movs	r1, #25
 800135e:	4630      	mov	r0, r6
 8001360:	f7ff faa9 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 8001364:	b908      	cbnz	r0, 800136a <bmp388_set_interrupt_active_level+0x5a>
    return 0;                                                                             /* success return 0 */
 8001366:	4604      	mov	r4, r0
 8001368:	e7dc      	b.n	8001324 <bmp388_set_interrupt_active_level+0x14>
        handle->debug_print("bmp388: set int ctrl register failed.\n");                   /* set int ctrl register failed */
 800136a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800136e:	4803      	ldr	r0, [pc, #12]	@ (800137c <bmp388_set_interrupt_active_level+0x6c>)
 8001370:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001372:	e7d7      	b.n	8001324 <bmp388_set_interrupt_active_level+0x14>
        return 2;                                                                         /* return error */
 8001374:	2402      	movs	r4, #2
 8001376:	e7d5      	b.n	8001324 <bmp388_set_interrupt_active_level+0x14>
 8001378:	0800d7cc 	.word	0x0800d7cc
 800137c:	0800d7f4 	.word	0x0800d7f4

08001380 <bmp388_set_latch_interrupt_pin_and_interrupt_status>:
{
 8001380:	b570      	push	{r4, r5, r6, lr}
 8001382:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 8001384:	b370      	cbz	r0, 80013e4 <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x64>
 8001386:	460d      	mov	r5, r1
 8001388:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 800138a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800138e:	2c01      	cmp	r4, #1
 8001390:	d003      	beq.n	800139a <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x1a>
        return 3;                                                                         /* return error */
 8001392:	2403      	movs	r4, #3
}
 8001394:	4620      	mov	r0, r4
 8001396:	b002      	add	sp, #8
 8001398:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800139a:	2301      	movs	r3, #1
 800139c:	f10d 0207 	add.w	r2, sp, #7
 80013a0:	2119      	movs	r1, #25
 80013a2:	f7ff fc8f 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 80013a6:	b120      	cbz	r0, 80013b2 <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x32>
        handle->debug_print("bmp388: get int ctrl register failed.\n");                   /* get int ctrl register failed */
 80013a8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80013ac:	480e      	ldr	r0, [pc, #56]	@ (80013e8 <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x68>)
 80013ae:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80013b0:	e7f0      	b.n	8001394 <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x14>
    prev &= ~(1 << 2);                                                                    /* clear config */
 80013b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80013b6:	f003 03fb 	and.w	r3, r3, #251	@ 0xfb
 80013ba:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 2;                                                                  /* set config */
 80013be:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
 80013c2:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80013c6:	2301      	movs	r3, #1
 80013c8:	f10d 0207 	add.w	r2, sp, #7
 80013cc:	2119      	movs	r1, #25
 80013ce:	4630      	mov	r0, r6
 80013d0:	f7ff fa71 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 80013d4:	b908      	cbnz	r0, 80013da <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x5a>
    return 0;                                                                             /* success return 0 */
 80013d6:	4604      	mov	r4, r0
 80013d8:	e7dc      	b.n	8001394 <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x14>
        handle->debug_print("bmp388: set int ctrl register failed.\n");                   /* set int ctrl register failed */
 80013da:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80013de:	4803      	ldr	r0, [pc, #12]	@ (80013ec <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x6c>)
 80013e0:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80013e2:	e7d7      	b.n	8001394 <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x14>
        return 2;                                                                         /* return error */
 80013e4:	2402      	movs	r4, #2
 80013e6:	e7d5      	b.n	8001394 <bmp388_set_latch_interrupt_pin_and_interrupt_status+0x14>
 80013e8:	0800d7cc 	.word	0x0800d7cc
 80013ec:	0800d7f4 	.word	0x0800d7f4

080013f0 <bmp388_set_interrupt_fifo_watermark>:
{
 80013f0:	b570      	push	{r4, r5, r6, lr}
 80013f2:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 80013f4:	b370      	cbz	r0, 8001454 <bmp388_set_interrupt_fifo_watermark+0x64>
 80013f6:	460d      	mov	r5, r1
 80013f8:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 80013fa:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 80013fe:	2c01      	cmp	r4, #1
 8001400:	d003      	beq.n	800140a <bmp388_set_interrupt_fifo_watermark+0x1a>
        return 3;                                                                         /* return error */
 8001402:	2403      	movs	r4, #3
}
 8001404:	4620      	mov	r0, r4
 8001406:	b002      	add	sp, #8
 8001408:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800140a:	2301      	movs	r3, #1
 800140c:	f10d 0207 	add.w	r2, sp, #7
 8001410:	2119      	movs	r1, #25
 8001412:	f7ff fc57 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 8001416:	b120      	cbz	r0, 8001422 <bmp388_set_interrupt_fifo_watermark+0x32>
        handle->debug_print("bmp388: get int ctrl register failed.\n");                   /* get int ctrl register failed */
 8001418:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800141c:	480e      	ldr	r0, [pc, #56]	@ (8001458 <bmp388_set_interrupt_fifo_watermark+0x68>)
 800141e:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001420:	e7f0      	b.n	8001404 <bmp388_set_interrupt_fifo_watermark+0x14>
    prev &= ~(1 << 3);                                                                    /* clear config */
 8001422:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001426:	f003 03f7 	and.w	r3, r3, #247	@ 0xf7
 800142a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 3;                                                                  /* set config */
 800142e:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
 8001432:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8001436:	2301      	movs	r3, #1
 8001438:	f10d 0207 	add.w	r2, sp, #7
 800143c:	2119      	movs	r1, #25
 800143e:	4630      	mov	r0, r6
 8001440:	f7ff fa39 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 8001444:	b908      	cbnz	r0, 800144a <bmp388_set_interrupt_fifo_watermark+0x5a>
    return 0;                                                                             /* success return 0 */
 8001446:	4604      	mov	r4, r0
 8001448:	e7dc      	b.n	8001404 <bmp388_set_interrupt_fifo_watermark+0x14>
        handle->debug_print("bmp388: set int ctrl register failed.\n");                   /* set int ctrl register failed */
 800144a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800144e:	4803      	ldr	r0, [pc, #12]	@ (800145c <bmp388_set_interrupt_fifo_watermark+0x6c>)
 8001450:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001452:	e7d7      	b.n	8001404 <bmp388_set_interrupt_fifo_watermark+0x14>
        return 2;                                                                         /* return error */
 8001454:	2402      	movs	r4, #2
 8001456:	e7d5      	b.n	8001404 <bmp388_set_interrupt_fifo_watermark+0x14>
 8001458:	0800d7cc 	.word	0x0800d7cc
 800145c:	0800d7f4 	.word	0x0800d7f4

08001460 <bmp388_set_interrupt_fifo_full>:
{
 8001460:	b570      	push	{r4, r5, r6, lr}
 8001462:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 8001464:	b370      	cbz	r0, 80014c4 <bmp388_set_interrupt_fifo_full+0x64>
 8001466:	460d      	mov	r5, r1
 8001468:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 800146a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800146e:	2c01      	cmp	r4, #1
 8001470:	d003      	beq.n	800147a <bmp388_set_interrupt_fifo_full+0x1a>
        return 3;                                                                         /* return error */
 8001472:	2403      	movs	r4, #3
}
 8001474:	4620      	mov	r0, r4
 8001476:	b002      	add	sp, #8
 8001478:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800147a:	2301      	movs	r3, #1
 800147c:	f10d 0207 	add.w	r2, sp, #7
 8001480:	2119      	movs	r1, #25
 8001482:	f7ff fc1f 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 8001486:	b120      	cbz	r0, 8001492 <bmp388_set_interrupt_fifo_full+0x32>
        handle->debug_print("bmp388: get int ctrl register failed.\n");                   /* get int ctrl register failed */
 8001488:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800148c:	480e      	ldr	r0, [pc, #56]	@ (80014c8 <bmp388_set_interrupt_fifo_full+0x68>)
 800148e:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001490:	e7f0      	b.n	8001474 <bmp388_set_interrupt_fifo_full+0x14>
    prev &= ~(1 << 4);                                                                    /* clear config */
 8001492:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001496:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 800149a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 4;                                                                  /* set config */
 800149e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 80014a2:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80014a6:	2301      	movs	r3, #1
 80014a8:	f10d 0207 	add.w	r2, sp, #7
 80014ac:	2119      	movs	r1, #25
 80014ae:	4630      	mov	r0, r6
 80014b0:	f7ff fa01 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 80014b4:	b908      	cbnz	r0, 80014ba <bmp388_set_interrupt_fifo_full+0x5a>
    return 0;                                                                             /* success return 0 */
 80014b6:	4604      	mov	r4, r0
 80014b8:	e7dc      	b.n	8001474 <bmp388_set_interrupt_fifo_full+0x14>
        handle->debug_print("bmp388: set int ctrl register failed.\n");                   /* set int ctrl register failed */
 80014ba:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80014be:	4803      	ldr	r0, [pc, #12]	@ (80014cc <bmp388_set_interrupt_fifo_full+0x6c>)
 80014c0:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80014c2:	e7d7      	b.n	8001474 <bmp388_set_interrupt_fifo_full+0x14>
        return 2;                                                                         /* return error */
 80014c4:	2402      	movs	r4, #2
 80014c6:	e7d5      	b.n	8001474 <bmp388_set_interrupt_fifo_full+0x14>
 80014c8:	0800d7cc 	.word	0x0800d7cc
 80014cc:	0800d7f4 	.word	0x0800d7f4

080014d0 <bmp388_set_interrupt_data_ready>:
{
 80014d0:	b570      	push	{r4, r5, r6, lr}
 80014d2:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 80014d4:	b370      	cbz	r0, 8001534 <bmp388_set_interrupt_data_ready+0x64>
 80014d6:	460d      	mov	r5, r1
 80014d8:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 80014da:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 80014de:	2c01      	cmp	r4, #1
 80014e0:	d003      	beq.n	80014ea <bmp388_set_interrupt_data_ready+0x1a>
        return 3;                                                                         /* return error */
 80014e2:	2403      	movs	r4, #3
}
 80014e4:	4620      	mov	r0, r4
 80014e6:	b002      	add	sp, #8
 80014e8:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80014ea:	2301      	movs	r3, #1
 80014ec:	f10d 0207 	add.w	r2, sp, #7
 80014f0:	2119      	movs	r1, #25
 80014f2:	f7ff fbe7 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 80014f6:	b120      	cbz	r0, 8001502 <bmp388_set_interrupt_data_ready+0x32>
        handle->debug_print("bmp388: get int ctrl register failed.\n");                   /* get int ctrl register failed */
 80014f8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80014fc:	480e      	ldr	r0, [pc, #56]	@ (8001538 <bmp388_set_interrupt_data_ready+0x68>)
 80014fe:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001500:	e7f0      	b.n	80014e4 <bmp388_set_interrupt_data_ready+0x14>
    prev &= ~(1 << 6);                                                                    /* clear config */
 8001502:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001506:	f003 03bf 	and.w	r3, r3, #191	@ 0xbf
 800150a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 6;                                                                  /* set config */
 800150e:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001512:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_INT_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8001516:	2301      	movs	r3, #1
 8001518:	f10d 0207 	add.w	r2, sp, #7
 800151c:	2119      	movs	r1, #25
 800151e:	4630      	mov	r0, r6
 8001520:	f7ff f9c9 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 8001524:	b908      	cbnz	r0, 800152a <bmp388_set_interrupt_data_ready+0x5a>
    return 0;                                                                             /* success return 0 */
 8001526:	4604      	mov	r4, r0
 8001528:	e7dc      	b.n	80014e4 <bmp388_set_interrupt_data_ready+0x14>
        handle->debug_print("bmp388: set int ctrl register failed.\n");                   /* set int ctrl register failed */
 800152a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800152e:	4803      	ldr	r0, [pc, #12]	@ (800153c <bmp388_set_interrupt_data_ready+0x6c>)
 8001530:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001532:	e7d7      	b.n	80014e4 <bmp388_set_interrupt_data_ready+0x14>
        return 2;                                                                         /* return error */
 8001534:	2402      	movs	r4, #2
 8001536:	e7d5      	b.n	80014e4 <bmp388_set_interrupt_data_ready+0x14>
 8001538:	0800d7cc 	.word	0x0800d7cc
 800153c:	0800d7f4 	.word	0x0800d7f4

08001540 <bmp388_set_spi_wire>:
{
 8001540:	b570      	push	{r4, r5, r6, lr}
 8001542:	b082      	sub	sp, #8
    if (handle == NULL)                                                                  /* check handle */
 8001544:	b368      	cbz	r0, 80015a2 <bmp388_set_spi_wire+0x62>
 8001546:	460d      	mov	r5, r1
 8001548:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                             /* check handle initialization */
 800154a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800154e:	2c01      	cmp	r4, #1
 8001550:	d003      	beq.n	800155a <bmp388_set_spi_wire+0x1a>
        return 3;                                                                        /* return error */
 8001552:	2403      	movs	r4, #3
}
 8001554:	4620      	mov	r0, r4
 8001556:	b002      	add	sp, #8
 8001558:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_IF_CONF, (uint8_t *)&prev, 1);        /* read config */
 800155a:	2301      	movs	r3, #1
 800155c:	f10d 0207 	add.w	r2, sp, #7
 8001560:	211a      	movs	r1, #26
 8001562:	f7ff fbaf 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                        /* check result */
 8001566:	b120      	cbz	r0, 8001572 <bmp388_set_spi_wire+0x32>
        handle->debug_print("bmp388: get if conf register failed.\n");                   /* get if conf register failed */
 8001568:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800156c:	480e      	ldr	r0, [pc, #56]	@ (80015a8 <bmp388_set_spi_wire+0x68>)
 800156e:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8001570:	e7f0      	b.n	8001554 <bmp388_set_spi_wire+0x14>
    prev &= ~(1 << 0);                                                                   /* clear config */
 8001572:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001576:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800157a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= wire << 0;                                                                   /* set config */
 800157e:	432b      	orrs	r3, r5
 8001580:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_IF_CONF, (uint8_t *)&prev, 1);       /* write config */
 8001584:	2301      	movs	r3, #1
 8001586:	f10d 0207 	add.w	r2, sp, #7
 800158a:	211a      	movs	r1, #26
 800158c:	4630      	mov	r0, r6
 800158e:	f7ff f992 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                        /* check result */
 8001592:	b908      	cbnz	r0, 8001598 <bmp388_set_spi_wire+0x58>
    return 0;                                                                            /* success return 0 */
 8001594:	4604      	mov	r4, r0
 8001596:	e7dd      	b.n	8001554 <bmp388_set_spi_wire+0x14>
        handle->debug_print("bmp388: set if conf register failed.\n");                   /* set if conf register failed */
 8001598:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800159c:	4803      	ldr	r0, [pc, #12]	@ (80015ac <bmp388_set_spi_wire+0x6c>)
 800159e:	4798      	blx	r3
        return 1;                                                                        /* return error */
 80015a0:	e7d8      	b.n	8001554 <bmp388_set_spi_wire+0x14>
        return 2;                                                                        /* return error */
 80015a2:	2402      	movs	r4, #2
 80015a4:	e7d6      	b.n	8001554 <bmp388_set_spi_wire+0x14>
 80015a6:	bf00      	nop
 80015a8:	0800d81c 	.word	0x0800d81c
 80015ac:	0800d844 	.word	0x0800d844

080015b0 <bmp388_set_iic_watchdog_timer>:
{
 80015b0:	b570      	push	{r4, r5, r6, lr}
 80015b2:	b082      	sub	sp, #8
    if (handle == NULL)                                                                  /* check handle */
 80015b4:	b370      	cbz	r0, 8001614 <bmp388_set_iic_watchdog_timer+0x64>
 80015b6:	460d      	mov	r5, r1
 80015b8:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                             /* check handle initialization */
 80015ba:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 80015be:	2c01      	cmp	r4, #1
 80015c0:	d003      	beq.n	80015ca <bmp388_set_iic_watchdog_timer+0x1a>
        return 3;                                                                        /* return error */
 80015c2:	2403      	movs	r4, #3
}
 80015c4:	4620      	mov	r0, r4
 80015c6:	b002      	add	sp, #8
 80015c8:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_IF_CONF, (uint8_t *)&prev, 1);        /* read config */
 80015ca:	2301      	movs	r3, #1
 80015cc:	f10d 0207 	add.w	r2, sp, #7
 80015d0:	211a      	movs	r1, #26
 80015d2:	f7ff fb77 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                        /* check result */
 80015d6:	b120      	cbz	r0, 80015e2 <bmp388_set_iic_watchdog_timer+0x32>
        handle->debug_print("bmp388: get if conf register failed.\n");                   /* get if conf register failed */
 80015d8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80015dc:	480e      	ldr	r0, [pc, #56]	@ (8001618 <bmp388_set_iic_watchdog_timer+0x68>)
 80015de:	4798      	blx	r3
        return 1;                                                                        /* return error */
 80015e0:	e7f0      	b.n	80015c4 <bmp388_set_iic_watchdog_timer+0x14>
    prev &= ~(1 << 1);                                                                   /* clear config */
 80015e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80015e6:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 80015ea:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 1;                                                                 /* set config */
 80015ee:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 80015f2:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_IF_CONF, (uint8_t *)&prev, 1);       /* write config */
 80015f6:	2301      	movs	r3, #1
 80015f8:	f10d 0207 	add.w	r2, sp, #7
 80015fc:	211a      	movs	r1, #26
 80015fe:	4630      	mov	r0, r6
 8001600:	f7ff f959 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                        /* check result */
 8001604:	b908      	cbnz	r0, 800160a <bmp388_set_iic_watchdog_timer+0x5a>
    return 0;                                                                            /* success return 0 */
 8001606:	4604      	mov	r4, r0
 8001608:	e7dc      	b.n	80015c4 <bmp388_set_iic_watchdog_timer+0x14>
        handle->debug_print("bmp388: set if conf register failed.\n");                   /* set if conf register failed */
 800160a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800160e:	4803      	ldr	r0, [pc, #12]	@ (800161c <bmp388_set_iic_watchdog_timer+0x6c>)
 8001610:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8001612:	e7d7      	b.n	80015c4 <bmp388_set_iic_watchdog_timer+0x14>
        return 2;                                                                        /* return error */
 8001614:	2402      	movs	r4, #2
 8001616:	e7d5      	b.n	80015c4 <bmp388_set_iic_watchdog_timer+0x14>
 8001618:	0800d81c 	.word	0x0800d81c
 800161c:	0800d844 	.word	0x0800d844

08001620 <bmp388_set_iic_watchdog_period>:
{
 8001620:	b570      	push	{r4, r5, r6, lr}
 8001622:	b082      	sub	sp, #8
    if (handle == NULL)                                                                  /* check handle */
 8001624:	b370      	cbz	r0, 8001684 <bmp388_set_iic_watchdog_period+0x64>
 8001626:	460d      	mov	r5, r1
 8001628:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                             /* check handle initialization */
 800162a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800162e:	2c01      	cmp	r4, #1
 8001630:	d003      	beq.n	800163a <bmp388_set_iic_watchdog_period+0x1a>
        return 3;                                                                        /* return error */
 8001632:	2403      	movs	r4, #3
}
 8001634:	4620      	mov	r0, r4
 8001636:	b002      	add	sp, #8
 8001638:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_IF_CONF, (uint8_t *)&prev, 1);        /* read config */
 800163a:	2301      	movs	r3, #1
 800163c:	f10d 0207 	add.w	r2, sp, #7
 8001640:	211a      	movs	r1, #26
 8001642:	f7ff fb3f 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                        /* check result */
 8001646:	b120      	cbz	r0, 8001652 <bmp388_set_iic_watchdog_period+0x32>
        handle->debug_print("bmp388: get if conf register failed.\n");                   /* get if conf register failed */
 8001648:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800164c:	480e      	ldr	r0, [pc, #56]	@ (8001688 <bmp388_set_iic_watchdog_period+0x68>)
 800164e:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8001650:	e7f0      	b.n	8001634 <bmp388_set_iic_watchdog_period+0x14>
    prev &= ~(1 << 2);                                                                   /* clear config */
 8001652:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001656:	f003 03fb 	and.w	r3, r3, #251	@ 0xfb
 800165a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= period << 2;                                                                 /* set config */
 800165e:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
 8001662:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_IF_CONF, (uint8_t *)&prev, 1);       /* write config */
 8001666:	2301      	movs	r3, #1
 8001668:	f10d 0207 	add.w	r2, sp, #7
 800166c:	211a      	movs	r1, #26
 800166e:	4630      	mov	r0, r6
 8001670:	f7ff f921 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                        /* check result */
 8001674:	b908      	cbnz	r0, 800167a <bmp388_set_iic_watchdog_period+0x5a>
    return 0;                                                                            /* success return 0 */
 8001676:	4604      	mov	r4, r0
 8001678:	e7dc      	b.n	8001634 <bmp388_set_iic_watchdog_period+0x14>
        handle->debug_print("bmp388: set if conf register failed.\n");                   /* set if conf register failed */
 800167a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800167e:	4803      	ldr	r0, [pc, #12]	@ (800168c <bmp388_set_iic_watchdog_period+0x6c>)
 8001680:	4798      	blx	r3
        return 1;                                                                        /* return error */
 8001682:	e7d7      	b.n	8001634 <bmp388_set_iic_watchdog_period+0x14>
        return 2;                                                                        /* return error */
 8001684:	2402      	movs	r4, #2
 8001686:	e7d5      	b.n	8001634 <bmp388_set_iic_watchdog_period+0x14>
 8001688:	0800d81c 	.word	0x0800d81c
 800168c:	0800d844 	.word	0x0800d844

08001690 <bmp388_set_pressure>:
{
 8001690:	b570      	push	{r4, r5, r6, lr}
 8001692:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 8001694:	b368      	cbz	r0, 80016f2 <bmp388_set_pressure+0x62>
 8001696:	460d      	mov	r5, r1
 8001698:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 800169a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800169e:	2c01      	cmp	r4, #1
 80016a0:	d003      	beq.n	80016aa <bmp388_set_pressure+0x1a>
        return 3;                                                                         /* return error */
 80016a2:	2403      	movs	r4, #3
}
 80016a4:	4620      	mov	r0, r4
 80016a6:	b002      	add	sp, #8
 80016a8:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80016aa:	2301      	movs	r3, #1
 80016ac:	f10d 0207 	add.w	r2, sp, #7
 80016b0:	211b      	movs	r1, #27
 80016b2:	f7ff fb07 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 80016b6:	b120      	cbz	r0, 80016c2 <bmp388_set_pressure+0x32>
        handle->debug_print("bmp388: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 80016b8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80016bc:	480e      	ldr	r0, [pc, #56]	@ (80016f8 <bmp388_set_pressure+0x68>)
 80016be:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80016c0:	e7f0      	b.n	80016a4 <bmp388_set_pressure+0x14>
    prev &= ~(1 << 0);                                                                    /* clear config */
 80016c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80016c6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80016ca:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 0;                                                                  /* set config */
 80016ce:	432b      	orrs	r3, r5
 80016d0:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80016d4:	2301      	movs	r3, #1
 80016d6:	f10d 0207 	add.w	r2, sp, #7
 80016da:	211b      	movs	r1, #27
 80016dc:	4630      	mov	r0, r6
 80016de:	f7ff f8ea 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 80016e2:	b908      	cbnz	r0, 80016e8 <bmp388_set_pressure+0x58>
    return 0;                                                                             /* success return 0 */
 80016e4:	4604      	mov	r4, r0
 80016e6:	e7dd      	b.n	80016a4 <bmp388_set_pressure+0x14>
        handle->debug_print("bmp388: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 80016e8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80016ec:	4803      	ldr	r0, [pc, #12]	@ (80016fc <bmp388_set_pressure+0x6c>)
 80016ee:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80016f0:	e7d8      	b.n	80016a4 <bmp388_set_pressure+0x14>
        return 2;                                                                         /* return error */
 80016f2:	2402      	movs	r4, #2
 80016f4:	e7d6      	b.n	80016a4 <bmp388_set_pressure+0x14>
 80016f6:	bf00      	nop
 80016f8:	0800d86c 	.word	0x0800d86c
 80016fc:	0800d894 	.word	0x0800d894

08001700 <bmp388_set_temperature>:
{
 8001700:	b570      	push	{r4, r5, r6, lr}
 8001702:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 8001704:	b370      	cbz	r0, 8001764 <bmp388_set_temperature+0x64>
 8001706:	460d      	mov	r5, r1
 8001708:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 800170a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800170e:	2c01      	cmp	r4, #1
 8001710:	d003      	beq.n	800171a <bmp388_set_temperature+0x1a>
        return 3;                                                                         /* return error */
 8001712:	2403      	movs	r4, #3
}
 8001714:	4620      	mov	r0, r4
 8001716:	b002      	add	sp, #8
 8001718:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800171a:	2301      	movs	r3, #1
 800171c:	f10d 0207 	add.w	r2, sp, #7
 8001720:	211b      	movs	r1, #27
 8001722:	f7ff facf 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 8001726:	b120      	cbz	r0, 8001732 <bmp388_set_temperature+0x32>
        handle->debug_print("bmp388: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8001728:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800172c:	480e      	ldr	r0, [pc, #56]	@ (8001768 <bmp388_set_temperature+0x68>)
 800172e:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001730:	e7f0      	b.n	8001714 <bmp388_set_temperature+0x14>
    prev &= ~(1 << 1);                                                                    /* clear config */
 8001732:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001736:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 800173a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= enable << 1;                                                                  /* set config */
 800173e:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 8001742:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8001746:	2301      	movs	r3, #1
 8001748:	f10d 0207 	add.w	r2, sp, #7
 800174c:	211b      	movs	r1, #27
 800174e:	4630      	mov	r0, r6
 8001750:	f7ff f8b1 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 8001754:	b908      	cbnz	r0, 800175a <bmp388_set_temperature+0x5a>
    return 0;                                                                             /* success return 0 */
 8001756:	4604      	mov	r4, r0
 8001758:	e7dc      	b.n	8001714 <bmp388_set_temperature+0x14>
        handle->debug_print("bmp388: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 800175a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800175e:	4803      	ldr	r0, [pc, #12]	@ (800176c <bmp388_set_temperature+0x6c>)
 8001760:	4798      	blx	r3
        return 1;                                                                         /* return error */
 8001762:	e7d7      	b.n	8001714 <bmp388_set_temperature+0x14>
        return 2;                                                                         /* return error */
 8001764:	2402      	movs	r4, #2
 8001766:	e7d5      	b.n	8001714 <bmp388_set_temperature+0x14>
 8001768:	0800d86c 	.word	0x0800d86c
 800176c:	0800d894 	.word	0x0800d894

08001770 <bmp388_set_mode>:
{
 8001770:	b570      	push	{r4, r5, r6, lr}
 8001772:	b082      	sub	sp, #8
    if (handle == NULL)                                                                   /* check handle */
 8001774:	b370      	cbz	r0, 80017d4 <bmp388_set_mode+0x64>
 8001776:	460d      	mov	r5, r1
 8001778:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                              /* check handle initialization */
 800177a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800177e:	2c01      	cmp	r4, #1
 8001780:	d003      	beq.n	800178a <bmp388_set_mode+0x1a>
        return 3;                                                                         /* return error */
 8001782:	2403      	movs	r4, #3
}
 8001784:	4620      	mov	r0, r4
 8001786:	b002      	add	sp, #8
 8001788:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800178a:	2301      	movs	r3, #1
 800178c:	f10d 0207 	add.w	r2, sp, #7
 8001790:	211b      	movs	r1, #27
 8001792:	f7ff fa97 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 8001796:	b120      	cbz	r0, 80017a2 <bmp388_set_mode+0x32>
        handle->debug_print("bmp388: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8001798:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800179c:	480e      	ldr	r0, [pc, #56]	@ (80017d8 <bmp388_set_mode+0x68>)
 800179e:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80017a0:	e7f0      	b.n	8001784 <bmp388_set_mode+0x14>
    prev &= ~(3 << 4);                                                                    /* clear config */
 80017a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80017a6:	f003 03cf 	and.w	r3, r3, #207	@ 0xcf
 80017aa:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= mode << 4;                                                                    /* set config */
 80017ae:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 80017b2:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80017b6:	2301      	movs	r3, #1
 80017b8:	f10d 0207 	add.w	r2, sp, #7
 80017bc:	211b      	movs	r1, #27
 80017be:	4630      	mov	r0, r6
 80017c0:	f7ff f879 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 80017c4:	b908      	cbnz	r0, 80017ca <bmp388_set_mode+0x5a>
    return 0;                                                                             /* success return 0 */
 80017c6:	4604      	mov	r4, r0
 80017c8:	e7dc      	b.n	8001784 <bmp388_set_mode+0x14>
        handle->debug_print("bmp388: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 80017ca:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80017ce:	4803      	ldr	r0, [pc, #12]	@ (80017dc <bmp388_set_mode+0x6c>)
 80017d0:	4798      	blx	r3
        return 1;                                                                         /* return error */
 80017d2:	e7d7      	b.n	8001784 <bmp388_set_mode+0x14>
        return 2;                                                                         /* return error */
 80017d4:	2402      	movs	r4, #2
 80017d6:	e7d5      	b.n	8001784 <bmp388_set_mode+0x14>
 80017d8:	0800d86c 	.word	0x0800d86c
 80017dc:	0800d894 	.word	0x0800d894

080017e0 <bmp388_set_pressure_oversampling>:
{
 80017e0:	b570      	push	{r4, r5, r6, lr}
 80017e2:	b082      	sub	sp, #8
    if (handle == NULL)                                                              /* check handle */
 80017e4:	b368      	cbz	r0, 8001842 <bmp388_set_pressure_oversampling+0x62>
 80017e6:	460d      	mov	r5, r1
 80017e8:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                         /* check handle initialization */
 80017ea:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 80017ee:	2c01      	cmp	r4, #1
 80017f0:	d003      	beq.n	80017fa <bmp388_set_pressure_oversampling+0x1a>
        return 3;                                                                    /* return error */
 80017f2:	2403      	movs	r4, #3
}
 80017f4:	4620      	mov	r0, r4
 80017f6:	b002      	add	sp, #8
 80017f8:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_OSR, (uint8_t *)&prev, 1);        /* read config */
 80017fa:	2301      	movs	r3, #1
 80017fc:	f10d 0207 	add.w	r2, sp, #7
 8001800:	211c      	movs	r1, #28
 8001802:	f7ff fa5f 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                    /* check result */
 8001806:	b120      	cbz	r0, 8001812 <bmp388_set_pressure_oversampling+0x32>
        handle->debug_print("bmp388: get osr register failed.\n");                   /* get osr register failed */
 8001808:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800180c:	480e      	ldr	r0, [pc, #56]	@ (8001848 <bmp388_set_pressure_oversampling+0x68>)
 800180e:	4798      	blx	r3
        return 1;                                                                    /* return error */
 8001810:	e7f0      	b.n	80017f4 <bmp388_set_pressure_oversampling+0x14>
    prev &= ~(7 << 0);                                                               /* clear config */
 8001812:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001816:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 800181a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= oversampling << 0;                                                       /* set config */
 800181e:	432b      	orrs	r3, r5
 8001820:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_OSR, (uint8_t *)&prev, 1);       /* write config */
 8001824:	2301      	movs	r3, #1
 8001826:	f10d 0207 	add.w	r2, sp, #7
 800182a:	211c      	movs	r1, #28
 800182c:	4630      	mov	r0, r6
 800182e:	f7ff f842 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                    /* check result */
 8001832:	b908      	cbnz	r0, 8001838 <bmp388_set_pressure_oversampling+0x58>
    return 0;                                                                        /* success return 0 */
 8001834:	4604      	mov	r4, r0
 8001836:	e7dd      	b.n	80017f4 <bmp388_set_pressure_oversampling+0x14>
        handle->debug_print("bmp388: set osr register failed.\n");                   /* set osr register failed */
 8001838:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800183c:	4803      	ldr	r0, [pc, #12]	@ (800184c <bmp388_set_pressure_oversampling+0x6c>)
 800183e:	4798      	blx	r3
        return 1;                                                                    /* return error */
 8001840:	e7d8      	b.n	80017f4 <bmp388_set_pressure_oversampling+0x14>
        return 2;                                                                    /* return error */
 8001842:	2402      	movs	r4, #2
 8001844:	e7d6      	b.n	80017f4 <bmp388_set_pressure_oversampling+0x14>
 8001846:	bf00      	nop
 8001848:	0800d8bc 	.word	0x0800d8bc
 800184c:	0800d8e0 	.word	0x0800d8e0

08001850 <bmp388_set_temperature_oversampling>:
{
 8001850:	b570      	push	{r4, r5, r6, lr}
 8001852:	b082      	sub	sp, #8
    if (handle == NULL)                                                              /* check handle */
 8001854:	b370      	cbz	r0, 80018b4 <bmp388_set_temperature_oversampling+0x64>
 8001856:	460d      	mov	r5, r1
 8001858:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                         /* check handle initialization */
 800185a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800185e:	2c01      	cmp	r4, #1
 8001860:	d003      	beq.n	800186a <bmp388_set_temperature_oversampling+0x1a>
        return 3;                                                                    /* return error */
 8001862:	2403      	movs	r4, #3
}
 8001864:	4620      	mov	r0, r4
 8001866:	b002      	add	sp, #8
 8001868:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_OSR, (uint8_t *)&prev, 1);        /* read config */
 800186a:	2301      	movs	r3, #1
 800186c:	f10d 0207 	add.w	r2, sp, #7
 8001870:	211c      	movs	r1, #28
 8001872:	f7ff fa27 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                    /* check result */
 8001876:	b120      	cbz	r0, 8001882 <bmp388_set_temperature_oversampling+0x32>
        handle->debug_print("bmp388: get osr register failed.\n");                   /* get osr register failed */
 8001878:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800187c:	480e      	ldr	r0, [pc, #56]	@ (80018b8 <bmp388_set_temperature_oversampling+0x68>)
 800187e:	4798      	blx	r3
        return 1;                                                                    /* return error */
 8001880:	e7f0      	b.n	8001864 <bmp388_set_temperature_oversampling+0x14>
    prev &= ~(7 << 3);                                                               /* clear config */
 8001882:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001886:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 800188a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= oversampling << 3;                                                       /* set config */
 800188e:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
 8001892:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_OSR, (uint8_t *)&prev, 1);       /* write config */
 8001896:	2301      	movs	r3, #1
 8001898:	f10d 0207 	add.w	r2, sp, #7
 800189c:	211c      	movs	r1, #28
 800189e:	4630      	mov	r0, r6
 80018a0:	f7ff f809 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                    /* check result */
 80018a4:	b908      	cbnz	r0, 80018aa <bmp388_set_temperature_oversampling+0x5a>
    return 0;                                                                        /* success return 0 */
 80018a6:	4604      	mov	r4, r0
 80018a8:	e7dc      	b.n	8001864 <bmp388_set_temperature_oversampling+0x14>
        handle->debug_print("bmp388: set osr register failed.\n");                   /* set osr register failed */
 80018aa:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80018ae:	4803      	ldr	r0, [pc, #12]	@ (80018bc <bmp388_set_temperature_oversampling+0x6c>)
 80018b0:	4798      	blx	r3
        return 1;                                                                    /* return error */
 80018b2:	e7d7      	b.n	8001864 <bmp388_set_temperature_oversampling+0x14>
        return 2;                                                                    /* return error */
 80018b4:	2402      	movs	r4, #2
 80018b6:	e7d5      	b.n	8001864 <bmp388_set_temperature_oversampling+0x14>
 80018b8:	0800d8bc 	.word	0x0800d8bc
 80018bc:	0800d8e0 	.word	0x0800d8e0

080018c0 <bmp388_set_odr>:
{
 80018c0:	b570      	push	{r4, r5, r6, lr}
 80018c2:	b082      	sub	sp, #8
    if (handle == NULL)                                                              /* check handle */
 80018c4:	b368      	cbz	r0, 8001922 <bmp388_set_odr+0x62>
 80018c6:	460d      	mov	r5, r1
 80018c8:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                         /* check handle initialization */
 80018ca:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 80018ce:	2c01      	cmp	r4, #1
 80018d0:	d003      	beq.n	80018da <bmp388_set_odr+0x1a>
        return 3;                                                                    /* return error */
 80018d2:	2403      	movs	r4, #3
}
 80018d4:	4620      	mov	r0, r4
 80018d6:	b002      	add	sp, #8
 80018d8:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_ODR, (uint8_t *)&prev, 1);        /* read config */
 80018da:	2301      	movs	r3, #1
 80018dc:	f10d 0207 	add.w	r2, sp, #7
 80018e0:	211d      	movs	r1, #29
 80018e2:	f7ff f9ef 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                    /* check result */
 80018e6:	b120      	cbz	r0, 80018f2 <bmp388_set_odr+0x32>
        handle->debug_print("bmp388: get odr register failed.\n");                   /* get odr register failed */
 80018e8:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 80018ec:	480e      	ldr	r0, [pc, #56]	@ (8001928 <bmp388_set_odr+0x68>)
 80018ee:	4798      	blx	r3
        return 1;                                                                    /* return error */
 80018f0:	e7f0      	b.n	80018d4 <bmp388_set_odr+0x14>
    prev &= ~(31 << 0);                                                              /* clear config */
 80018f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80018f6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80018fa:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= odr << 0;                                                                /* set config */
 80018fe:	432b      	orrs	r3, r5
 8001900:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_ODR, (uint8_t *)&prev, 1);       /* write config */
 8001904:	2301      	movs	r3, #1
 8001906:	f10d 0207 	add.w	r2, sp, #7
 800190a:	211d      	movs	r1, #29
 800190c:	4630      	mov	r0, r6
 800190e:	f7fe ffd2 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                    /* check result */
 8001912:	b908      	cbnz	r0, 8001918 <bmp388_set_odr+0x58>
    return 0;                                                                        /* success return 0 */
 8001914:	4604      	mov	r4, r0
 8001916:	e7dd      	b.n	80018d4 <bmp388_set_odr+0x14>
        handle->debug_print("bmp388: set odr register failed.\n");                   /* set odr register failed */
 8001918:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800191c:	4803      	ldr	r0, [pc, #12]	@ (800192c <bmp388_set_odr+0x6c>)
 800191e:	4798      	blx	r3
        return 1;                                                                    /* return error */
 8001920:	e7d8      	b.n	80018d4 <bmp388_set_odr+0x14>
        return 2;                                                                    /* return error */
 8001922:	2402      	movs	r4, #2
 8001924:	e7d6      	b.n	80018d4 <bmp388_set_odr+0x14>
 8001926:	bf00      	nop
 8001928:	0800d904 	.word	0x0800d904
 800192c:	0800d928 	.word	0x0800d928

08001930 <bmp388_set_filter_coefficient>:
{
 8001930:	b570      	push	{r4, r5, r6, lr}
 8001932:	b082      	sub	sp, #8
    if (handle == NULL)                                                                 /* check handle */
 8001934:	b370      	cbz	r0, 8001994 <bmp388_set_filter_coefficient+0x64>
 8001936:	460d      	mov	r5, r1
 8001938:	4606      	mov	r6, r0
    if (handle->inited != 1)                                                            /* check handle initialization */
 800193a:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 800193e:	2c01      	cmp	r4, #1
 8001940:	d003      	beq.n	800194a <bmp388_set_filter_coefficient+0x1a>
        return 3;                                                                       /* return error */
 8001942:	2403      	movs	r4, #3
}
 8001944:	4620      	mov	r0, r4
 8001946:	b002      	add	sp, #8
 8001948:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_CONFIG, (uint8_t *)&prev, 1);        /* read config */
 800194a:	2301      	movs	r3, #1
 800194c:	f10d 0207 	add.w	r2, sp, #7
 8001950:	211f      	movs	r1, #31
 8001952:	f7ff f9b7 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                       /* check result */
 8001956:	b120      	cbz	r0, 8001962 <bmp388_set_filter_coefficient+0x32>
        handle->debug_print("bmp388: get config register failed.\n");                   /* get config register failed */
 8001958:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800195c:	480e      	ldr	r0, [pc, #56]	@ (8001998 <bmp388_set_filter_coefficient+0x68>)
 800195e:	4798      	blx	r3
        return 1;                                                                       /* return error */
 8001960:	e7f0      	b.n	8001944 <bmp388_set_filter_coefficient+0x14>
    prev &= ~(0x7 << 1);                                                                /* clear config */
 8001962:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001966:	f003 03f1 	and.w	r3, r3, #241	@ 0xf1
 800196a:	f88d 3007 	strb.w	r3, [sp, #7]
    prev |= coefficient << 1;                                                           /* set config */
 800196e:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 8001972:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_CONFIG, (uint8_t *)&prev, 1);       /* write config */
 8001976:	2301      	movs	r3, #1
 8001978:	f10d 0207 	add.w	r2, sp, #7
 800197c:	211f      	movs	r1, #31
 800197e:	4630      	mov	r0, r6
 8001980:	f7fe ff99 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                       /* check result */
 8001984:	b908      	cbnz	r0, 800198a <bmp388_set_filter_coefficient+0x5a>
    return 0;                                                                           /* success return 0 */
 8001986:	4604      	mov	r4, r0
 8001988:	e7dc      	b.n	8001944 <bmp388_set_filter_coefficient+0x14>
        handle->debug_print("bmp388: set config register failed.\n");                   /* set config register failed */
 800198a:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 800198e:	4803      	ldr	r0, [pc, #12]	@ (800199c <bmp388_set_filter_coefficient+0x6c>)
 8001990:	4798      	blx	r3
        return 1;                                                                       /* return error */
 8001992:	e7d7      	b.n	8001944 <bmp388_set_filter_coefficient+0x14>
        return 2;                                                                       /* return error */
 8001994:	2402      	movs	r4, #2
 8001996:	e7d5      	b.n	8001944 <bmp388_set_filter_coefficient+0x14>
 8001998:	0800d94c 	.word	0x0800d94c
 800199c:	0800d974 	.word	0x0800d974

080019a0 <bmp388_init>:
uint8_t bmp388_init(bmp388_handle_t *handle)
{
    uint8_t id;
    uint8_t reg;
  
    if (handle == NULL)                                                              /* check handle */
 80019a0:	2800      	cmp	r0, #0
 80019a2:	f000 80cd 	beq.w	8001b40 <bmp388_init+0x1a0>
{
 80019a6:	b510      	push	{r4, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	4604      	mov	r4, r0
    {
        return 2;                                                                    /* return error */
    }
    if (handle->debug_print == NULL)                                                 /* check debug_print */
 80019ac:	f8d0 322c 	ldr.w	r3, [r0, #556]	@ 0x22c
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 80c7 	beq.w	8001b44 <bmp388_init+0x1a4>
    {
        return 3;                                                                    /* return error */
    }
    if (handle->iic_init == NULL)                                                    /* check iic_init */
 80019b6:	f8d0 2204 	ldr.w	r2, [r0, #516]	@ 0x204
 80019ba:	2a00      	cmp	r2, #0
 80019bc:	d03c      	beq.n	8001a38 <bmp388_init+0x98>
    {
        handle->debug_print("bmp388: iic_init is null.\n");                          /* iic_init is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->iic_deinit == NULL)                                                  /* check iic_init */
 80019be:	f8d0 1208 	ldr.w	r1, [r0, #520]	@ 0x208
 80019c2:	2900      	cmp	r1, #0
 80019c4:	d03c      	beq.n	8001a40 <bmp388_init+0xa0>
    {
        handle->debug_print("bmp388: iic_deinit is null.\n");                        /* iic_deinit is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->iic_read == NULL)                                                    /* check iic_read */
 80019c6:	f8d0 120c 	ldr.w	r1, [r0, #524]	@ 0x20c
 80019ca:	2900      	cmp	r1, #0
 80019cc:	d03c      	beq.n	8001a48 <bmp388_init+0xa8>
    {
        handle->debug_print("bmp388: iic_read is null.\n");                          /* iic_read is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->iic_write == NULL)                                                   /* check iic_write */
 80019ce:	f8d0 1210 	ldr.w	r1, [r0, #528]	@ 0x210
 80019d2:	2900      	cmp	r1, #0
 80019d4:	d03c      	beq.n	8001a50 <bmp388_init+0xb0>
    {
        handle->debug_print("bmp388: iic_write is null.\n");                         /* iic_write is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->spi_init == NULL)                                                    /* check spi_init */
 80019d6:	f8d0 1214 	ldr.w	r1, [r0, #532]	@ 0x214
 80019da:	2900      	cmp	r1, #0
 80019dc:	d03c      	beq.n	8001a58 <bmp388_init+0xb8>
    {
        handle->debug_print("bmp388: spi_init is null.\n");                          /* spi_init is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->spi_deinit == NULL)                                                  /* check spi_deinit */
 80019de:	f8d0 0218 	ldr.w	r0, [r0, #536]	@ 0x218
 80019e2:	2800      	cmp	r0, #0
 80019e4:	d03c      	beq.n	8001a60 <bmp388_init+0xc0>
    {
        handle->debug_print("bmp388: spi_deinit is null.\n");                        /* spi_deinit is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->spi_read == NULL)                                                    /* check spi_read */
 80019e6:	f8d4 021c 	ldr.w	r0, [r4, #540]	@ 0x21c
 80019ea:	2800      	cmp	r0, #0
 80019ec:	d03c      	beq.n	8001a68 <bmp388_init+0xc8>
    {
        handle->debug_print("bmp388: spi_read is null.\n");                          /* spi_read is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->spi_write == NULL)                                                   /* check spi_write */
 80019ee:	f8d4 0220 	ldr.w	r0, [r4, #544]	@ 0x220
 80019f2:	2800      	cmp	r0, #0
 80019f4:	d03c      	beq.n	8001a70 <bmp388_init+0xd0>
    {
        handle->debug_print("bmp388: spi_write is null.\n");                         /* spi_write is null */
       
        return 3;                                                                    /* return error */
    }
    if (handle->delay_ms == NULL)                                                    /* check delay_ms */
 80019f6:	f8d4 0228 	ldr.w	r0, [r4, #552]	@ 0x228
 80019fa:	2800      	cmp	r0, #0
 80019fc:	d03c      	beq.n	8001a78 <bmp388_init+0xd8>
        handle->debug_print("bmp388: delay_ms is null.\n");                          /* delay_ms is null */
       
        return 3;                                                                    /* return error */
    }
    
    if (handle->iic_spi == BMP388_INTERFACE_IIC)                                     /* if iic interface */
 80019fe:	f894 3231 	ldrb.w	r3, [r4, #561]	@ 0x231
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d142      	bne.n	8001a8c <bmp388_init+0xec>
    {
        if (handle->iic_init() != 0)                                                 /* initialize iic bus */
 8001a06:	4790      	blx	r2
 8001a08:	2800      	cmp	r0, #0
 8001a0a:	d139      	bne.n	8001a80 <bmp388_init+0xe0>
            handle->debug_print("bmp388: spi init failed.\n");                       /* spi init failed */
           
            return 1;                                                                /* return error */
        }
    }
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_CHIP_ID, (uint8_t *)&id, 1) != 0)   /* read chip id */
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	f10d 0207 	add.w	r2, sp, #7
 8001a12:	2100      	movs	r1, #0
 8001a14:	4620      	mov	r0, r4
 8001a16:	f7ff f955 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8001a1a:	2800      	cmp	r0, #0
 8001a1c:	d13f      	bne.n	8001a9e <bmp388_init+0xfe>
        handle->debug_print("bmp388: read chip id failed.\n");                       /* read chip id failed */
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
        
        return 4;                                                                    /* return error */
    }
    if (id != 0x50)                                                                  /* check chip id */
 8001a1e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001a22:	2b50      	cmp	r3, #80	@ 0x50
 8001a24:	d044      	beq.n	8001ab0 <bmp388_init+0x110>
    {
        handle->debug_print("bmp388: id is invalid.\n");                             /* id is invalid */
 8001a26:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001a2a:	4848      	ldr	r0, [pc, #288]	@ (8001b4c <bmp388_init+0x1ac>)
 8001a2c:	4798      	blx	r3
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f7ff f926 	bl	8000c80 <a_bmp388_close>
        
        return 4;         
 8001a34:	2004      	movs	r0, #4
 8001a36:	e086      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: iic_init is null.\n");                          /* iic_init is null */
 8001a38:	4845      	ldr	r0, [pc, #276]	@ (8001b50 <bmp388_init+0x1b0>)
 8001a3a:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a3c:	2003      	movs	r0, #3
 8001a3e:	e082      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: iic_deinit is null.\n");                        /* iic_deinit is null */
 8001a40:	4844      	ldr	r0, [pc, #272]	@ (8001b54 <bmp388_init+0x1b4>)
 8001a42:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a44:	2003      	movs	r0, #3
 8001a46:	e07e      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: iic_read is null.\n");                          /* iic_read is null */
 8001a48:	4843      	ldr	r0, [pc, #268]	@ (8001b58 <bmp388_init+0x1b8>)
 8001a4a:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	e07a      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: iic_write is null.\n");                         /* iic_write is null */
 8001a50:	4842      	ldr	r0, [pc, #264]	@ (8001b5c <bmp388_init+0x1bc>)
 8001a52:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a54:	2003      	movs	r0, #3
 8001a56:	e076      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: spi_init is null.\n");                          /* spi_init is null */
 8001a58:	4841      	ldr	r0, [pc, #260]	@ (8001b60 <bmp388_init+0x1c0>)
 8001a5a:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a5c:	2003      	movs	r0, #3
 8001a5e:	e072      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: spi_deinit is null.\n");                        /* spi_deinit is null */
 8001a60:	4840      	ldr	r0, [pc, #256]	@ (8001b64 <bmp388_init+0x1c4>)
 8001a62:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a64:	2003      	movs	r0, #3
 8001a66:	e06e      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: spi_read is null.\n");                          /* spi_read is null */
 8001a68:	483f      	ldr	r0, [pc, #252]	@ (8001b68 <bmp388_init+0x1c8>)
 8001a6a:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a6c:	2003      	movs	r0, #3
 8001a6e:	e06a      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: spi_write is null.\n");                         /* spi_write is null */
 8001a70:	483e      	ldr	r0, [pc, #248]	@ (8001b6c <bmp388_init+0x1cc>)
 8001a72:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a74:	2003      	movs	r0, #3
 8001a76:	e066      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: delay_ms is null.\n");                          /* delay_ms is null */
 8001a78:	483d      	ldr	r0, [pc, #244]	@ (8001b70 <bmp388_init+0x1d0>)
 8001a7a:	4798      	blx	r3
        return 3;                                                                    /* return error */
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	e062      	b.n	8001b46 <bmp388_init+0x1a6>
            handle->debug_print("bmp388: iic init failed.\n");                       /* iic init failed */
 8001a80:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001a84:	483b      	ldr	r0, [pc, #236]	@ (8001b74 <bmp388_init+0x1d4>)
 8001a86:	4798      	blx	r3
            return 1;                                                                /* return error */
 8001a88:	2001      	movs	r0, #1
 8001a8a:	e05c      	b.n	8001b46 <bmp388_init+0x1a6>
        if (handle->spi_init() != 0)                                                 /* initialize spi bus */
 8001a8c:	4788      	blx	r1
 8001a8e:	2800      	cmp	r0, #0
 8001a90:	d0bc      	beq.n	8001a0c <bmp388_init+0x6c>
            handle->debug_print("bmp388: spi init failed.\n");                       /* spi init failed */
 8001a92:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001a96:	4838      	ldr	r0, [pc, #224]	@ (8001b78 <bmp388_init+0x1d8>)
 8001a98:	4798      	blx	r3
            return 1;                                                                /* return error */
 8001a9a:	2001      	movs	r0, #1
 8001a9c:	e053      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: read chip id failed.\n");                       /* read chip id failed */
 8001a9e:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001aa2:	4836      	ldr	r0, [pc, #216]	@ (8001b7c <bmp388_init+0x1dc>)
 8001aa4:	4798      	blx	r3
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
 8001aa6:	4620      	mov	r0, r4
 8001aa8:	f7ff f8ea 	bl	8000c80 <a_bmp388_close>
        return 4;                                                                    /* return error */
 8001aac:	2004      	movs	r0, #4
 8001aae:	e04a      	b.n	8001b46 <bmp388_init+0x1a6>
    }                                                                                /* return error */
    reg = 0xB6;                                                                      /* set command */
 8001ab0:	23b6      	movs	r3, #182	@ 0xb6
 8001ab2:	f88d 3006 	strb.w	r3, [sp, #6]
    if (a_bmp388_iic_spi_write(handle, BMP388_REG_CMD, (uint8_t *)&reg, 1) != 0)     /* write command */
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	f10d 0206 	add.w	r2, sp, #6
 8001abc:	217e      	movs	r1, #126	@ 0x7e
 8001abe:	4620      	mov	r0, r4
 8001ac0:	f7fe fef9 	bl	80008b6 <a_bmp388_iic_spi_write>
 8001ac4:	b9c0      	cbnz	r0, 8001af8 <bmp388_init+0x158>
        handle->debug_print("bmp388: soft rest failed.\n");                          /* soft rest failed */
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
        
        return 5;                                                                    /* return error */
    }
    handle->delay_ms(10);                                                            /* delay 10 ms */
 8001ac6:	f8d4 3228 	ldr.w	r3, [r4, #552]	@ 0x228
 8001aca:	200a      	movs	r0, #10
 8001acc:	4798      	blx	r3
    if (a_bmp388_iic_spi_read(handle, BMP388_REG_ERR_REG, (uint8_t *)&reg, 1) != 0)  /* read reg */
 8001ace:	2301      	movs	r3, #1
 8001ad0:	f10d 0206 	add.w	r2, sp, #6
 8001ad4:	2102      	movs	r1, #2
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	f7ff f8f4 	bl	8000cc4 <a_bmp388_iic_spi_read>
 8001adc:	b9a8      	cbnz	r0, 8001b0a <bmp388_init+0x16a>
        handle->debug_print("bmp388: get err reg failed.\n");                        /* return error */
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
        
        return 5;                                                                    /* return error */
    }
    if ((reg & 0x07) != 0)                                                           /* check running status */
 8001ade:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001ae2:	f013 0f07 	tst.w	r3, #7
 8001ae6:	d119      	bne.n	8001b1c <bmp388_init+0x17c>
        handle->debug_print("bmp388: find running error.\n");                        /* find running error */
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
        
        return 5;                                                                    /* return error */
    }
    if (a_bmp388_get_calibration_data(handle) != 0)                                  /* get calibration data */
 8001ae8:	4620      	mov	r0, r4
 8001aea:	f7ff f915 	bl	8000d18 <a_bmp388_get_calibration_data>
 8001aee:	b9f0      	cbnz	r0, 8001b2e <bmp388_init+0x18e>
        handle->debug_print("bmp388: get calibration data error.\n");                /* get calibration data error */
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
        
        return 6;                                                                    /* return error */
    }
    handle->inited = 1;                                                              /* flag finish initialization */
 8001af0:	2301      	movs	r3, #1
 8001af2:	f884 3230 	strb.w	r3, [r4, #560]	@ 0x230
     
    return 0;                                                                        /* success return 0 */
 8001af6:	e026      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: soft rest failed.\n");                          /* soft rest failed */
 8001af8:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001afc:	4820      	ldr	r0, [pc, #128]	@ (8001b80 <bmp388_init+0x1e0>)
 8001afe:	4798      	blx	r3
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
 8001b00:	4620      	mov	r0, r4
 8001b02:	f7ff f8bd 	bl	8000c80 <a_bmp388_close>
        return 5;                                                                    /* return error */
 8001b06:	2005      	movs	r0, #5
 8001b08:	e01d      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: get err reg failed.\n");                        /* return error */
 8001b0a:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001b0e:	481d      	ldr	r0, [pc, #116]	@ (8001b84 <bmp388_init+0x1e4>)
 8001b10:	4798      	blx	r3
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
 8001b12:	4620      	mov	r0, r4
 8001b14:	f7ff f8b4 	bl	8000c80 <a_bmp388_close>
        return 5;                                                                    /* return error */
 8001b18:	2005      	movs	r0, #5
 8001b1a:	e014      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: find running error.\n");                        /* find running error */
 8001b1c:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001b20:	4819      	ldr	r0, [pc, #100]	@ (8001b88 <bmp388_init+0x1e8>)
 8001b22:	4798      	blx	r3
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
 8001b24:	4620      	mov	r0, r4
 8001b26:	f7ff f8ab 	bl	8000c80 <a_bmp388_close>
        return 5;                                                                    /* return error */
 8001b2a:	2005      	movs	r0, #5
 8001b2c:	e00b      	b.n	8001b46 <bmp388_init+0x1a6>
        handle->debug_print("bmp388: get calibration data error.\n");                /* get calibration data error */
 8001b2e:	f8d4 322c 	ldr.w	r3, [r4, #556]	@ 0x22c
 8001b32:	4816      	ldr	r0, [pc, #88]	@ (8001b8c <bmp388_init+0x1ec>)
 8001b34:	4798      	blx	r3
        (void)a_bmp388_close(handle);                                                /* close bmp388 */
 8001b36:	4620      	mov	r0, r4
 8001b38:	f7ff f8a2 	bl	8000c80 <a_bmp388_close>
        return 6;                                                                    /* return error */
 8001b3c:	2006      	movs	r0, #6
 8001b3e:	e002      	b.n	8001b46 <bmp388_init+0x1a6>
        return 2;                                                                    /* return error */
 8001b40:	2002      	movs	r0, #2
}
 8001b42:	4770      	bx	lr
        return 3;                                                                    /* return error */
 8001b44:	2003      	movs	r0, #3
}
 8001b46:	b002      	add	sp, #8
 8001b48:	bd10      	pop	{r4, pc}
 8001b4a:	bf00      	nop
 8001b4c:	0800daf8 	.word	0x0800daf8
 8001b50:	0800d99c 	.word	0x0800d99c
 8001b54:	0800d9b8 	.word	0x0800d9b8
 8001b58:	0800d9d8 	.word	0x0800d9d8
 8001b5c:	0800d9f4 	.word	0x0800d9f4
 8001b60:	0800da10 	.word	0x0800da10
 8001b64:	0800da2c 	.word	0x0800da2c
 8001b68:	0800da4c 	.word	0x0800da4c
 8001b6c:	0800da68 	.word	0x0800da68
 8001b70:	0800da84 	.word	0x0800da84
 8001b74:	0800daa0 	.word	0x0800daa0
 8001b78:	0800dabc 	.word	0x0800dabc
 8001b7c:	0800dad8 	.word	0x0800dad8
 8001b80:	0800db10 	.word	0x0800db10
 8001b84:	0800db2c 	.word	0x0800db2c
 8001b88:	0800db4c 	.word	0x0800db4c
 8001b8c:	0800db6c 	.word	0x0800db6c

08001b90 <bmp388_deinit>:
 *            - 3 handle is not initialized
 *            - 4 power down failed
 * @note      none
 */
uint8_t bmp388_deinit(bmp388_handle_t *handle)
{
 8001b90:	b530      	push	{r4, r5, lr}
 8001b92:	b083      	sub	sp, #12
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8001b94:	b3b8      	cbz	r0, 8001c06 <bmp388_deinit+0x76>
 8001b96:	4605      	mov	r5, r0
    {
        return 2;                                                                         /* return error */
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8001b98:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 8001b9c:	2c01      	cmp	r4, #1
 8001b9e:	d003      	beq.n	8001ba8 <bmp388_deinit+0x18>
    {
        return 3;                                                                         /* return error */
 8001ba0:	2403      	movs	r4, #3
    {
        handle->inited = 0;                                                               /* flag close */
    
        return 0;                                                                         /* success return 0 */
    }
}
 8001ba2:	4620      	mov	r0, r4
 8001ba4:	b003      	add	sp, #12
 8001ba6:	bd30      	pop	{r4, r5, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8001ba8:	2301      	movs	r3, #1
 8001baa:	f10d 0207 	add.w	r2, sp, #7
 8001bae:	211b      	movs	r1, #27
 8001bb0:	f7ff f888 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                         /* check result */
 8001bb4:	b9d8      	cbnz	r0, 8001bee <bmp388_deinit+0x5e>
    prev &= ~(3 << 0);                                                                    /* clear config */
 8001bb6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001bba:	f023 0203 	bic.w	r2, r3, #3
 8001bbe:	f88d 2007 	strb.w	r2, [sp, #7]
    prev &= ~(3 << 4);                                                                    /* set config */
 8001bc2:	f023 0333 	bic.w	r3, r3, #51	@ 0x33
 8001bc6:	f88d 3007 	strb.w	r3, [sp, #7]
    res = a_bmp388_iic_spi_write(handle, BMP388_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f10d 0207 	add.w	r2, sp, #7
 8001bd0:	211b      	movs	r1, #27
 8001bd2:	4628      	mov	r0, r5
 8001bd4:	f7fe fe6f 	bl	80008b6 <a_bmp388_iic_spi_write>
    if (res != 0)                                                                         /* check result */
 8001bd8:	b978      	cbnz	r0, 8001bfa <bmp388_deinit+0x6a>
    if (a_bmp388_close(handle) != 0)                                                      /* close bmp388 */
 8001bda:	4628      	mov	r0, r5
 8001bdc:	f7ff f850 	bl	8000c80 <a_bmp388_close>
 8001be0:	2800      	cmp	r0, #0
 8001be2:	d1de      	bne.n	8001ba2 <bmp388_deinit+0x12>
        handle->inited = 0;                                                               /* flag close */
 8001be4:	2200      	movs	r2, #0
 8001be6:	f885 2230 	strb.w	r2, [r5, #560]	@ 0x230
        return 0;                                                                         /* success return 0 */
 8001bea:	4604      	mov	r4, r0
 8001bec:	e7d9      	b.n	8001ba2 <bmp388_deinit+0x12>
        handle->debug_print("bmp388: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8001bee:	f8d5 322c 	ldr.w	r3, [r5, #556]	@ 0x22c
 8001bf2:	4806      	ldr	r0, [pc, #24]	@ (8001c0c <bmp388_deinit+0x7c>)
 8001bf4:	4798      	blx	r3
        return 4;                                                                         /* return error */
 8001bf6:	2404      	movs	r4, #4
 8001bf8:	e7d3      	b.n	8001ba2 <bmp388_deinit+0x12>
        handle->debug_print("bmp388: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 8001bfa:	f8d5 322c 	ldr.w	r3, [r5, #556]	@ 0x22c
 8001bfe:	4804      	ldr	r0, [pc, #16]	@ (8001c10 <bmp388_deinit+0x80>)
 8001c00:	4798      	blx	r3
        return 4;                                                                         /* return error */
 8001c02:	2404      	movs	r4, #4
 8001c04:	e7cd      	b.n	8001ba2 <bmp388_deinit+0x12>
        return 2;                                                                         /* return error */
 8001c06:	2402      	movs	r4, #2
 8001c08:	e7cb      	b.n	8001ba2 <bmp388_deinit+0x12>
 8001c0a:	bf00      	nop
 8001c0c:	0800d86c 	.word	0x0800d86c
 8001c10:	0800d894 	.word	0x0800d894

08001c14 <bmp388_irq_handler>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp388_irq_handler(bmp388_handle_t *handle)
{
 8001c14:	b570      	push	{r4, r5, r6, lr}
 8001c16:	b082      	sub	sp, #8
    uint8_t res;
    uint8_t status;
    
    if (handle == NULL)                                                                      /* check handle */
 8001c18:	b3a8      	cbz	r0, 8001c86 <bmp388_irq_handler+0x72>
 8001c1a:	4605      	mov	r5, r0
    {
        return 2;                                                                            /* return error */
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 8001c1c:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 8001c20:	2c01      	cmp	r4, #1
 8001c22:	d003      	beq.n	8001c2c <bmp388_irq_handler+0x18>
    {
        return 3;                                                                            /* return error */
 8001c24:	2403      	movs	r4, #3
            handle->receive_callback(BMP388_INTERRUPT_STATUS_DATA_READY);                    /* run receive callback */
        }
    }
    
    return 0;                                                                                /* success return 0 */
}
 8001c26:	4620      	mov	r0, r4
 8001c28:	b002      	add	sp, #8
 8001c2a:	bd70      	pop	{r4, r5, r6, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_INT_STATUS, (uint8_t *)&status, 1);       /* read config */
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	f10d 0207 	add.w	r2, sp, #7
 8001c32:	2111      	movs	r1, #17
 8001c34:	f7ff f846 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                            /* check result */
 8001c38:	4606      	mov	r6, r0
 8001c3a:	b9f8      	cbnz	r0, 8001c7c <bmp388_irq_handler+0x68>
    if ((status & (1 << 1)) != 0)                                                            /* if fifo full */
 8001c3c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c40:	f013 0f02 	tst.w	r3, #2
 8001c44:	d004      	beq.n	8001c50 <bmp388_irq_handler+0x3c>
        if(handle->receive_callback != NULL)                                                 /* if receive callback is valid */
 8001c46:	f8d5 3224 	ldr.w	r3, [r5, #548]	@ 0x224
 8001c4a:	b10b      	cbz	r3, 8001c50 <bmp388_irq_handler+0x3c>
            handle->receive_callback(BMP388_INTERRUPT_STATUS_FIFO_FULL);                     /* run receive callback */
 8001c4c:	2002      	movs	r0, #2
 8001c4e:	4798      	blx	r3
    if ((status & (1 << 0)) != 0)                                                            /* if fifo watermark */
 8001c50:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c54:	f013 0f01 	tst.w	r3, #1
 8001c58:	d004      	beq.n	8001c64 <bmp388_irq_handler+0x50>
        if(handle->receive_callback != NULL)                                                 /* if receive callback is valid */
 8001c5a:	f8d5 3224 	ldr.w	r3, [r5, #548]	@ 0x224
 8001c5e:	b10b      	cbz	r3, 8001c64 <bmp388_irq_handler+0x50>
            handle->receive_callback(BMP388_INTERRUPT_STATUS_FIFO_WATERMARK);                /* run receive callback */
 8001c60:	2001      	movs	r0, #1
 8001c62:	4798      	blx	r3
    if ((status & (1 << 3)) != 0)                                                            /* if data ready */
 8001c64:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8001c68:	f014 0408 	ands.w	r4, r4, #8
 8001c6c:	d0db      	beq.n	8001c26 <bmp388_irq_handler+0x12>
        if (handle->receive_callback != NULL)                                                /* if receive callback is valid */
 8001c6e:	f8d5 3224 	ldr.w	r3, [r5, #548]	@ 0x224
 8001c72:	b153      	cbz	r3, 8001c8a <bmp388_irq_handler+0x76>
            handle->receive_callback(BMP388_INTERRUPT_STATUS_DATA_READY);                    /* run receive callback */
 8001c74:	2008      	movs	r0, #8
 8001c76:	4798      	blx	r3
    return 0;                                                                                /* success return 0 */
 8001c78:	4634      	mov	r4, r6
 8001c7a:	e7d4      	b.n	8001c26 <bmp388_irq_handler+0x12>
        handle->debug_print("bmp388: get interrupt status register failed.\n");              /* get interrupt status register failed */
 8001c7c:	f8d5 322c 	ldr.w	r3, [r5, #556]	@ 0x22c
 8001c80:	4803      	ldr	r0, [pc, #12]	@ (8001c90 <bmp388_irq_handler+0x7c>)
 8001c82:	4798      	blx	r3
        return 1;                                                                            /* return error */
 8001c84:	e7cf      	b.n	8001c26 <bmp388_irq_handler+0x12>
        return 2;                                                                            /* return error */
 8001c86:	2402      	movs	r4, #2
 8001c88:	e7cd      	b.n	8001c26 <bmp388_irq_handler+0x12>
    return 0;                                                                                /* success return 0 */
 8001c8a:	4634      	mov	r4, r6
 8001c8c:	e7cb      	b.n	8001c26 <bmp388_irq_handler+0x12>
 8001c8e:	bf00      	nop
 8001c90:	0800d66c 	.word	0x0800d66c

08001c94 <bmp388_set_addr_pin>:
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t bmp388_set_addr_pin(bmp388_handle_t *handle, bmp388_address_t addr_pin)
{
    if (handle == NULL)                          /* check handle */
 8001c94:	b110      	cbz	r0, 8001c9c <bmp388_set_addr_pin+0x8>
    {
        return 2;                                /* return error */
    }
    
    handle->iic_addr = (uint8_t)addr_pin;        /* set iic address */
 8001c96:	7001      	strb	r1, [r0, #0]
    
    return 0;                                    /* success return 0 */
 8001c98:	2000      	movs	r0, #0
 8001c9a:	4770      	bx	lr
        return 2;                                /* return error */
 8001c9c:	2002      	movs	r0, #2
}
 8001c9e:	4770      	bx	lr

08001ca0 <bmp388_set_interface>:
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t bmp388_set_interface(bmp388_handle_t *handle, bmp388_interface_t interface) 
{
    if (handle == NULL)                        /* check handle */
 8001ca0:	b118      	cbz	r0, 8001caa <bmp388_set_interface+0xa>
    {
        return 2;                              /* return error */
    }
    
    handle->iic_spi = (uint8_t)interface;      /* set interface */
 8001ca2:	f880 1231 	strb.w	r1, [r0, #561]	@ 0x231
    
    return 0;                                  /* success return 0 */
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	4770      	bx	lr
        return 2;                              /* return error */
 8001caa:	2002      	movs	r0, #2
}
 8001cac:	4770      	bx	lr
	...

08001cb0 <bmp388_read_fifo>:
 *                - 2 handle is NULL
 *                - 3 handle is not initialized
 * @note          none
 */
uint8_t bmp388_read_fifo(bmp388_handle_t *handle, uint8_t *buf, uint16_t *len)
{
 8001cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb2:	b083      	sub	sp, #12
    uint8_t res;
    uint8_t prev;
    uint8_t tmp_buf[2];
    uint16_t length;
    
    if (handle == NULL)                                                                             /* check handle */
 8001cb4:	2800      	cmp	r0, #0
 8001cb6:	d04a      	beq.n	8001d4e <bmp388_read_fifo+0x9e>
 8001cb8:	460f      	mov	r7, r1
 8001cba:	4616      	mov	r6, r2
 8001cbc:	4605      	mov	r5, r0
    {
        return 2;                                                                                   /* return error */
    }
    if (handle->inited != 1)                                                                        /* check handle initialization */
 8001cbe:	f890 4230 	ldrb.w	r4, [r0, #560]	@ 0x230
 8001cc2:	2c01      	cmp	r4, #1
 8001cc4:	d003      	beq.n	8001cce <bmp388_read_fifo+0x1e>
    {
        return 3;                                                                                   /* return error */
 8001cc6:	2403      	movs	r4, #3
    {
        handle->debug_print("bmp388: normal mode or forced mode can't use this function.\n");       /* normal mode or forced mode can't use this function */
           
        return 1;                                                                                   /* return error */
    }
}
 8001cc8:	4620      	mov	r0, r4
 8001cca:	b003      	add	sp, #12
 8001ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);             /* read config */
 8001cce:	2301      	movs	r3, #1
 8001cd0:	f10d 0207 	add.w	r2, sp, #7
 8001cd4:	2117      	movs	r1, #23
 8001cd6:	f7fe fff5 	bl	8000cc4 <a_bmp388_iic_spi_read>
    if (res != 0)                                                                                   /* check result */
 8001cda:	b948      	cbnz	r0, 8001cf0 <bmp388_read_fifo+0x40>
    if ((prev & 0x01) != 0)                                                                         /* check mode */
 8001cdc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001ce0:	f013 0f01 	tst.w	r3, #1
 8001ce4:	d109      	bne.n	8001cfa <bmp388_read_fifo+0x4a>
        handle->debug_print("bmp388: normal mode or forced mode can't use this function.\n");       /* normal mode or forced mode can't use this function */
 8001ce6:	f8d5 322c 	ldr.w	r3, [r5, #556]	@ 0x22c
 8001cea:	481b      	ldr	r0, [pc, #108]	@ (8001d58 <bmp388_read_fifo+0xa8>)
 8001cec:	4798      	blx	r3
        return 1;                                                                                   /* return error */
 8001cee:	e7eb      	b.n	8001cc8 <bmp388_read_fifo+0x18>
        handle->debug_print("bmp388: get fifo config 1 register failed.\n");                        /* get fifo config 1 register failed */
 8001cf0:	f8d5 322c 	ldr.w	r3, [r5, #556]	@ 0x22c
 8001cf4:	4819      	ldr	r0, [pc, #100]	@ (8001d5c <bmp388_read_fifo+0xac>)
 8001cf6:	4798      	blx	r3
        return 1;                                                                                   /* return error */
 8001cf8:	e7e6      	b.n	8001cc8 <bmp388_read_fifo+0x18>
        res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_LENGTH_0, (uint8_t *)tmp_buf, 2);       /* read config */
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	aa01      	add	r2, sp, #4
 8001cfe:	2112      	movs	r1, #18
 8001d00:	4628      	mov	r0, r5
 8001d02:	f7fe ffdf 	bl	8000cc4 <a_bmp388_iic_spi_read>
        if (res != 0)                                                                               /* check result */
 8001d06:	b9e8      	cbnz	r0, 8001d44 <bmp388_read_fifo+0x94>
        length = ((uint16_t)(tmp_buf[1] & 0x01) << 8) | tmp_buf[0];                                 /* get data */
 8001d08:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8001d0c:	0212      	lsls	r2, r2, #8
 8001d0e:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8001d12:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001d16:	431a      	orrs	r2, r3
        if ((prev & (1 << 2)) != 0)                                                                 /* if include sensor time */
 8001d18:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001d1c:	f013 0f04 	tst.w	r3, #4
 8001d20:	d000      	beq.n	8001d24 <bmp388_read_fifo+0x74>
            length += 4;                                                                            /* add sensor time length */
 8001d22:	3204      	adds	r2, #4
        *len = (*len) < length ? (*len) :length;                                                    /* get real length */
 8001d24:	8833      	ldrh	r3, [r6, #0]
 8001d26:	4293      	cmp	r3, r2
 8001d28:	bf28      	it	cs
 8001d2a:	4613      	movcs	r3, r2
 8001d2c:	8033      	strh	r3, [r6, #0]
        res = a_bmp388_iic_spi_read(handle, BMP388_REG_FIFO_DATA, (uint8_t *)buf, *len);            /* read config */
 8001d2e:	463a      	mov	r2, r7
 8001d30:	2114      	movs	r1, #20
 8001d32:	4628      	mov	r0, r5
 8001d34:	f7fe ffc6 	bl	8000cc4 <a_bmp388_iic_spi_read>
        if (res != 0)                                                                               /* check result */
 8001d38:	b158      	cbz	r0, 8001d52 <bmp388_read_fifo+0xa2>
            handle->debug_print("bmp388: get fifo data failed.\n");                                 /* get fifo data failed */
 8001d3a:	f8d5 322c 	ldr.w	r3, [r5, #556]	@ 0x22c
 8001d3e:	4808      	ldr	r0, [pc, #32]	@ (8001d60 <bmp388_read_fifo+0xb0>)
 8001d40:	4798      	blx	r3
            return 1;                                                                               /* return error */
 8001d42:	e7c1      	b.n	8001cc8 <bmp388_read_fifo+0x18>
            handle->debug_print("bmp388: get fifo length register failed.\n");                      /* get fifo length register failed */
 8001d44:	f8d5 322c 	ldr.w	r3, [r5, #556]	@ 0x22c
 8001d48:	4806      	ldr	r0, [pc, #24]	@ (8001d64 <bmp388_read_fifo+0xb4>)
 8001d4a:	4798      	blx	r3
            return 1;                                                                               /* return error */
 8001d4c:	e7bc      	b.n	8001cc8 <bmp388_read_fifo+0x18>
        return 2;                                                                                   /* return error */
 8001d4e:	2402      	movs	r4, #2
 8001d50:	e7ba      	b.n	8001cc8 <bmp388_read_fifo+0x18>
        return 0;                                                                                   /* success return 0 */
 8001d52:	4604      	mov	r4, r0
 8001d54:	e7b8      	b.n	8001cc8 <bmp388_read_fifo+0x18>
 8001d56:	bf00      	nop
 8001d58:	0800dbb4 	.word	0x0800dbb4
 8001d5c:	0800d6f8 	.word	0x0800d6f8
 8001d60:	0800db94 	.word	0x0800db94
 8001d64:	0800d69c 	.word	0x0800d69c

08001d68 <bmp388_fifo_parse>:
 *                - 2 handle is NULL
 *                - 3 handle is not initialized
 * @note          none
 */
uint8_t bmp388_fifo_parse(bmp388_handle_t *handle, uint8_t *buf, uint16_t buf_len, bmp388_frame_t *frame, uint16_t *frame_len)
{
 8001d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d6c:	b083      	sub	sp, #12
    uint8_t res;
    uint16_t i;
    uint16_t frame_total;
    
    if (handle == NULL)                                                                                                                   /* check handle */
 8001d6e:	2800      	cmp	r0, #0
 8001d70:	f000 80dc 	beq.w	8001f2c <bmp388_fifo_parse+0x1c4>
 8001d74:	460f      	mov	r7, r1
 8001d76:	4692      	mov	sl, r2
 8001d78:	4698      	mov	r8, r3
    {
        return 2;                                                                                                                         /* return error */
    }
    if (handle->inited != 1)                                                                                                              /* check handle initialization */
 8001d7a:	f890 3230 	ldrb.w	r3, [r0, #560]	@ 0x230
 8001d7e:	9301      	str	r3, [sp, #4]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	f040 80d6 	bne.w	8001f32 <bmp388_fifo_parse+0x1ca>
    {
        return 3;                                                                                                                         /* return error */
    }
    
    if (buf_len == 0)                                                                                                                     /* check buffer length */
 8001d86:	f1ba 0f00 	cmp.w	sl, #0
 8001d8a:	d004      	beq.n	8001d96 <bmp388_fifo_parse+0x2e>
    {
        handle->debug_print("bmp388: buffer length is invalid.\n");                                                                       /* buffer length is invalid */
       
        return 1;                                                                                                                         /* return error */
    } 
    frame_total = 0;                                                                                                                      /* clear total frame */
 8001d8c:	2500      	movs	r5, #0
    res = 0;                                                                                                                              /* set 0 */
    i = 0;                                                                                                                                /* set 0 */
 8001d8e:	462c      	mov	r4, r5
    res = 0;                                                                                                                              /* set 0 */
 8001d90:	46a9      	mov	r9, r5
 8001d92:	4606      	mov	r6, r0
 8001d94:	e0a9      	b.n	8001eea <bmp388_fifo_parse+0x182>
        handle->debug_print("bmp388: buffer length is invalid.\n");                                                                       /* buffer length is invalid */
 8001d96:	f8d0 322c 	ldr.w	r3, [r0, #556]	@ 0x22c
 8001d9a:	4871      	ldr	r0, [pc, #452]	@ (8001f60 <bmp388_fifo_parse+0x1f8>)
 8001d9c:	4798      	blx	r3
        return 1;                                                                                                                         /* return error */
 8001d9e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8001da2:	e0c8      	b.n	8001f36 <bmp388_fifo_parse+0x1ce>
    while (i < buf_len)                                                                                                                   /* loop */
    {
        switch ((uint8_t)buf[i])
 8001da4:	2b94      	cmp	r3, #148	@ 0x94
 8001da6:	d04a      	beq.n	8001e3e <bmp388_fifo_parse+0xd6>
 8001da8:	2ba0      	cmp	r3, #160	@ 0xa0
 8001daa:	f040 80b3 	bne.w	8001f14 <bmp388_fifo_parse+0x1ac>
                
                break;                                                                                                                    /* break */
            }
            case 0xA0 :
            {
                if (frame_total > ((*frame_len)-1))                                                                                       /* check length */
 8001dae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	42ab      	cmp	r3, r5
 8001db4:	f240 80cc 	bls.w	8001f50 <bmp388_fifo_parse+0x1e8>
                {
                    return 0;                                                                                                             /* return success */
                }
                frame[frame_total].type =  BMP388_FRAME_TYPE_SENSORTIME;                                                                  /* set sensor time type */
 8001db8:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001dbc:	eb08 0183 	add.w	r1, r8, r3, lsl #2
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	f808 2023 	strb.w	r2, [r8, r3, lsl #2]
                frame[frame_total].raw = (uint32_t)buf[i + 2 + 1] << 16 | (uint32_t)buf[i + 1 + 1] << 8 | buf[i + 0 + 1];                 /* set raw */
 8001dc6:	9b00      	ldr	r3, [sp, #0]
 8001dc8:	443b      	add	r3, r7
 8001dca:	78d8      	ldrb	r0, [r3, #3]
 8001dcc:	789a      	ldrb	r2, [r3, #2]
 8001dce:	0212      	lsls	r2, r2, #8
 8001dd0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001dd4:	785b      	ldrb	r3, [r3, #1]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	604b      	str	r3, [r1, #4]
                frame[frame_total].data = 0;                                                                                              /* set data */
 8001dda:	2300      	movs	r3, #0
 8001ddc:	608b      	str	r3, [r1, #8]
                frame_total++;                                                                                                            /* frame++ */
 8001dde:	3501      	adds	r5, #1
 8001de0:	b2ad      	uxth	r5, r5
                i += 4;                                                                                                                   /* index+4 */
 8001de2:	3404      	adds	r4, #4
 8001de4:	b2a4      	uxth	r4, r4
                
                break;                                                                                                                    /* break */
 8001de6:	e07d      	b.n	8001ee4 <bmp388_fifo_parse+0x17c>
                if (frame_total > ((*frame_len)-1))                                                                                       /* check length */
 8001de8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	42ab      	cmp	r3, r5
 8001dee:	f240 80a6 	bls.w	8001f3e <bmp388_fifo_parse+0x1d6>
                frame[frame_total].type =  BMP388_FRAME_TYPE_TEMPERATURE;                                                                 /* set temperature type */
 8001df2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001df6:	eb08 0b83 	add.w	fp, r8, r3, lsl #2
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f808 2023 	strb.w	r2, [r8, r3, lsl #2]
                frame[frame_total].raw = (uint32_t)buf[i + 2 + 1] << 16 | (uint32_t)buf[i + 1 + 1] << 8 | buf[i + 0 + 1];                 /* set raw */
 8001e00:	9b00      	ldr	r3, [sp, #0]
 8001e02:	443b      	add	r3, r7
 8001e04:	78da      	ldrb	r2, [r3, #3]
 8001e06:	7899      	ldrb	r1, [r3, #2]
 8001e08:	0209      	lsls	r1, r1, #8
 8001e0a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001e0e:	785b      	ldrb	r3, [r3, #1]
 8001e10:	4319      	orrs	r1, r3
 8001e12:	f8cb 1004 	str.w	r1, [fp, #4]
                frame[frame_total].data = (float)((double)a_bmp388_compensate_temperature(handle, frame[frame_total].raw) / 100.0);       /* set compensate temperature */
 8001e16:	4630      	mov	r0, r6
 8001e18:	f7fe fd88 	bl	800092c <a_bmp388_compensate_temperature>
 8001e1c:	f7fe fc26 	bl	800066c <__aeabi_l2d>
 8001e20:	ec41 0b15 	vmov	d5, r0, r1
 8001e24:	ed9f 6b4c 	vldr	d6, [pc, #304]	@ 8001f58 <bmp388_fifo_parse+0x1f0>
 8001e28:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001e2c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001e30:	ed8b 7a02 	vstr	s14, [fp, #8]
                frame_total++;                                                                                                            /* frame++ */
 8001e34:	3501      	adds	r5, #1
 8001e36:	b2ad      	uxth	r5, r5
                i += 4;                                                                                                                   /* index + 4 */
 8001e38:	3404      	adds	r4, #4
 8001e3a:	b2a4      	uxth	r4, r4
                break;                                                                                                                    /* break */
 8001e3c:	e052      	b.n	8001ee4 <bmp388_fifo_parse+0x17c>
                if ((frame_total) > ((*frame_len)-1))                                                                                     /* check length */
 8001e3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	42ab      	cmp	r3, r5
 8001e44:	d97e      	bls.n	8001f44 <bmp388_fifo_parse+0x1dc>
                frame[frame_total].type =  BMP388_FRAME_TYPE_TEMPERATURE;                                                                 /* set temperature type */
 8001e46:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001e4a:	eb08 0b83 	add.w	fp, r8, r3, lsl #2
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f808 2023 	strb.w	r2, [r8, r3, lsl #2]
                frame[frame_total].raw = (uint32_t)buf[i + 2 + 1] << 16 | (uint32_t)buf[i + 1 + 1] << 8 | buf[i + 0 + 1];                 /* set raw */
 8001e54:	9b00      	ldr	r3, [sp, #0]
 8001e56:	18fb      	adds	r3, r7, r3
 8001e58:	78da      	ldrb	r2, [r3, #3]
 8001e5a:	7899      	ldrb	r1, [r3, #2]
 8001e5c:	0209      	lsls	r1, r1, #8
 8001e5e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001e62:	785b      	ldrb	r3, [r3, #1]
 8001e64:	4319      	orrs	r1, r3
 8001e66:	f8cb 1004 	str.w	r1, [fp, #4]
                frame[frame_total].data = (float)((double)a_bmp388_compensate_temperature(handle, frame[frame_total].raw) / 100.0);       /* set compensate temperature */
 8001e6a:	4630      	mov	r0, r6
 8001e6c:	f7fe fd5e 	bl	800092c <a_bmp388_compensate_temperature>
 8001e70:	f7fe fbfc 	bl	800066c <__aeabi_l2d>
 8001e74:	ec41 0b15 	vmov	d5, r0, r1
 8001e78:	ed9f 6b37 	vldr	d6, [pc, #220]	@ 8001f58 <bmp388_fifo_parse+0x1f0>
 8001e7c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001e80:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001e84:	ed8b 7a02 	vstr	s14, [fp, #8]
                frame_total++;                                                                                                            /* frame++ */
 8001e88:	1c6b      	adds	r3, r5, #1
 8001e8a:	b29b      	uxth	r3, r3
                if (frame_total > ((*frame_len)-1))                                                                                       /* check length */
 8001e8c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8001e8e:	8812      	ldrh	r2, [r2, #0]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d95a      	bls.n	8001f4a <bmp388_fifo_parse+0x1e2>
                frame[frame_total].type =  BMP388_FRAME_TYPE_PRESSURE;                                                                    /* set pressure type */
 8001e94:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001e98:	eb08 0b83 	add.w	fp, r8, r3, lsl #2
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	f808 2023 	strb.w	r2, [r8, r3, lsl #2]
                frame[frame_total].raw = (uint32_t)buf[i + 5 + 1] << 16 | (uint32_t)buf[i + 4 + 1] << 8 | buf[i + 3 + 1];                 /* set raw */
 8001ea2:	9b00      	ldr	r3, [sp, #0]
 8001ea4:	443b      	add	r3, r7
 8001ea6:	799a      	ldrb	r2, [r3, #6]
 8001ea8:	7959      	ldrb	r1, [r3, #5]
 8001eaa:	0209      	lsls	r1, r1, #8
 8001eac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001eb0:	791b      	ldrb	r3, [r3, #4]
 8001eb2:	4319      	orrs	r1, r3
 8001eb4:	f8cb 1004 	str.w	r1, [fp, #4]
                frame[frame_total].data = (float)((double)a_bmp388_compensate_pressure(handle, frame[frame_total].raw) / 100.0);          /* set compensate pressure */
 8001eb8:	4630      	mov	r0, r6
 8001eba:	f7fe fd7d 	bl	80009b8 <a_bmp388_compensate_pressure>
 8001ebe:	f7fe fbd5 	bl	800066c <__aeabi_l2d>
 8001ec2:	ec41 0b15 	vmov	d5, r0, r1
 8001ec6:	ed9f 6b24 	vldr	d6, [pc, #144]	@ 8001f58 <bmp388_fifo_parse+0x1f0>
 8001eca:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001ece:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001ed2:	ed8b 7a02 	vstr	s14, [fp, #8]
                frame_total++;                                                                                                            /* frame++ */
 8001ed6:	3502      	adds	r5, #2
 8001ed8:	b2ad      	uxth	r5, r5
                i += 7;                                                                                                                   /* index + 7 */
 8001eda:	3407      	adds	r4, #7
 8001edc:	b2a4      	uxth	r4, r4
                break;                                                                                                                    /* break */
 8001ede:	e001      	b.n	8001ee4 <bmp388_fifo_parse+0x17c>
            }
            case 0x80 :                                                                                                                   /* fifo empty */
            {
                i += 2;                                                                                                                   /* index+2 */
 8001ee0:	3402      	adds	r4, #2
 8001ee2:	b2a4      	uxth	r4, r4
                res = 1;                                                                                                                  /* set 1 */
                
                break;                                                                                                                    /* break */
            }
        }
        if (res == 1)                                                                                                                     /* check the result */
 8001ee4:	f1b9 0f01 	cmp.w	r9, #1
 8001ee8:	d025      	beq.n	8001f36 <bmp388_fifo_parse+0x1ce>
    while (i < buf_len)                                                                                                                   /* loop */
 8001eea:	4554      	cmp	r4, sl
 8001eec:	d219      	bcs.n	8001f22 <bmp388_fifo_parse+0x1ba>
        switch ((uint8_t)buf[i])
 8001eee:	9400      	str	r4, [sp, #0]
 8001ef0:	5d3b      	ldrb	r3, [r7, r4]
 8001ef2:	2b90      	cmp	r3, #144	@ 0x90
 8001ef4:	f43f af78 	beq.w	8001de8 <bmp388_fifo_parse+0x80>
 8001ef8:	f63f af54 	bhi.w	8001da4 <bmp388_fifo_parse+0x3c>
 8001efc:	2b48      	cmp	r3, #72	@ 0x48
 8001efe:	d006      	beq.n	8001f0e <bmp388_fifo_parse+0x1a6>
 8001f00:	2b80      	cmp	r3, #128	@ 0x80
 8001f02:	d0ed      	beq.n	8001ee0 <bmp388_fifo_parse+0x178>
 8001f04:	2b44      	cmp	r3, #68	@ 0x44
 8001f06:	d105      	bne.n	8001f14 <bmp388_fifo_parse+0x1ac>
                i += 2;                                                                                                                   /* index+2 */
 8001f08:	3402      	adds	r4, #2
 8001f0a:	b2a4      	uxth	r4, r4
                break;                                                                                                                    /* break */
 8001f0c:	e7ea      	b.n	8001ee4 <bmp388_fifo_parse+0x17c>
                i += 2;                                                                                                                   /* index+2 */
 8001f0e:	3402      	adds	r4, #2
 8001f10:	b2a4      	uxth	r4, r4
                break;                                                                                                                    /* break */
 8001f12:	e7e7      	b.n	8001ee4 <bmp388_fifo_parse+0x17c>
                handle->debug_print("bmp388: header is invalid.\n");                                                                      /* header is invalid */
 8001f14:	f8d6 322c 	ldr.w	r3, [r6, #556]	@ 0x22c
 8001f18:	4812      	ldr	r0, [pc, #72]	@ (8001f64 <bmp388_fifo_parse+0x1fc>)
 8001f1a:	4798      	blx	r3
                res = 1;                                                                                                                  /* set 1 */
 8001f1c:	f8dd 9004 	ldr.w	r9, [sp, #4]
                break;                                                                                                                    /* break */
 8001f20:	e7e0      	b.n	8001ee4 <bmp388_fifo_parse+0x17c>
        {
            return 1;                                                                                                                     /* return error */
        }
    }
    *frame_len = frame_total;                                                                                                             /* set frame length */
 8001f22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001f24:	801d      	strh	r5, [r3, #0]
    
    return 0;                                                                                                                             /* success return 0 */
 8001f26:	f04f 0900 	mov.w	r9, #0
 8001f2a:	e004      	b.n	8001f36 <bmp388_fifo_parse+0x1ce>
        return 2;                                                                                                                         /* return error */
 8001f2c:	f04f 0902 	mov.w	r9, #2
 8001f30:	e001      	b.n	8001f36 <bmp388_fifo_parse+0x1ce>
        return 3;                                                                                                                         /* return error */
 8001f32:	f04f 0903 	mov.w	r9, #3
}
 8001f36:	4648      	mov	r0, r9
 8001f38:	b003      	add	sp, #12
 8001f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    return 0;                                                                                                             /* return success */
 8001f3e:	f04f 0900 	mov.w	r9, #0
 8001f42:	e7f8      	b.n	8001f36 <bmp388_fifo_parse+0x1ce>
                    return 0;                                                                                                             /* return success */
 8001f44:	f04f 0900 	mov.w	r9, #0
 8001f48:	e7f5      	b.n	8001f36 <bmp388_fifo_parse+0x1ce>
                    return 0;                                                                                                             /* return success */
 8001f4a:	f04f 0900 	mov.w	r9, #0
 8001f4e:	e7f2      	b.n	8001f36 <bmp388_fifo_parse+0x1ce>
                    return 0;                                                                                                             /* return success */
 8001f50:	f04f 0900 	mov.w	r9, #0
 8001f54:	e7ef      	b.n	8001f36 <bmp388_fifo_parse+0x1ce>
 8001f56:	bf00      	nop
 8001f58:	00000000 	.word	0x00000000
 8001f5c:	40590000 	.word	0x40590000
 8001f60:	0800dbf4 	.word	0x0800dbf4
 8001f64:	0800dc18 	.word	0x0800dc18

08001f68 <bmp388_fifo_irq_handler>:
 *         - 0 success
 *         - 1 run failed
 * @note   none
 */
uint8_t bmp388_fifo_irq_handler(void)
{
 8001f68:	b508      	push	{r3, lr}
    /* run irq handler */
    if (bmp388_irq_handler(&gs_handle) != 0)
 8001f6a:	4803      	ldr	r0, [pc, #12]	@ (8001f78 <bmp388_fifo_irq_handler+0x10>)
 8001f6c:	f7ff fe52 	bl	8001c14 <bmp388_irq_handler>
 8001f70:	b100      	cbz	r0, 8001f74 <bmp388_fifo_irq_handler+0xc>
    {
        return 1;
 8001f72:	2001      	movs	r0, #1
    }
    else
    {
        return 0;
    }
}
 8001f74:	bd08      	pop	{r3, pc}
 8001f76:	bf00      	nop
 8001f78:	20000318 	.word	0x20000318

08001f7c <bmp388_fifo_init>:
 *            - 1 init failed
 * @note      none
 */
uint8_t bmp388_fifo_init(bmp388_interface_t interface, bmp388_address_t addr_pin,
                         void (*fifo_receive_callback)(uint8_t type))
{
 8001f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f7e:	4605      	mov	r5, r0
 8001f80:	460f      	mov	r7, r1
 8001f82:	4616      	mov	r6, r2
    uint8_t res;
    
    /* link functions */
    DRIVER_BMP388_LINK_INIT(&gs_handle, bmp388_handle_t);
 8001f84:	4cbc      	ldr	r4, [pc, #752]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8001f86:	f44f 7214 	mov.w	r2, #592	@ 0x250
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	4620      	mov	r0, r4
 8001f8e:	f009 f903 	bl	800b198 <memset>
    DRIVER_BMP388_LINK_IIC_INIT(&gs_handle, bmp388_interface_iic_init);
 8001f92:	4bba      	ldr	r3, [pc, #744]	@ (800227c <bmp388_fifo_init+0x300>)
 8001f94:	f8c4 3204 	str.w	r3, [r4, #516]	@ 0x204
    DRIVER_BMP388_LINK_IIC_DEINIT(&gs_handle, bmp388_interface_iic_deinit);
 8001f98:	4bb9      	ldr	r3, [pc, #740]	@ (8002280 <bmp388_fifo_init+0x304>)
 8001f9a:	f8c4 3208 	str.w	r3, [r4, #520]	@ 0x208
    DRIVER_BMP388_LINK_IIC_READ(&gs_handle, bmp388_interface_iic_read);
 8001f9e:	4bb9      	ldr	r3, [pc, #740]	@ (8002284 <bmp388_fifo_init+0x308>)
 8001fa0:	f8c4 320c 	str.w	r3, [r4, #524]	@ 0x20c
    DRIVER_BMP388_LINK_IIC_WRITE(&gs_handle, bmp388_interface_iic_write);
 8001fa4:	4bb8      	ldr	r3, [pc, #736]	@ (8002288 <bmp388_fifo_init+0x30c>)
 8001fa6:	f8c4 3210 	str.w	r3, [r4, #528]	@ 0x210
    DRIVER_BMP388_LINK_SPI_INIT(&gs_handle, bmp388_interface_spi_init);
 8001faa:	4bb8      	ldr	r3, [pc, #736]	@ (800228c <bmp388_fifo_init+0x310>)
 8001fac:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    DRIVER_BMP388_LINK_SPI_DEINIT(&gs_handle, bmp388_interface_spi_deinit);
 8001fb0:	4bb7      	ldr	r3, [pc, #732]	@ (8002290 <bmp388_fifo_init+0x314>)
 8001fb2:	f8c4 3218 	str.w	r3, [r4, #536]	@ 0x218
    DRIVER_BMP388_LINK_SPI_READ(&gs_handle, bmp388_interface_spi_read);
 8001fb6:	4bb7      	ldr	r3, [pc, #732]	@ (8002294 <bmp388_fifo_init+0x318>)
 8001fb8:	f8c4 321c 	str.w	r3, [r4, #540]	@ 0x21c
    DRIVER_BMP388_LINK_SPI_WRITE(&gs_handle, bmp388_interface_spi_write);
 8001fbc:	4bb6      	ldr	r3, [pc, #728]	@ (8002298 <bmp388_fifo_init+0x31c>)
 8001fbe:	f8c4 3220 	str.w	r3, [r4, #544]	@ 0x220
    DRIVER_BMP388_LINK_DELAY_MS(&gs_handle, bmp388_interface_delay_ms);
 8001fc2:	4bb6      	ldr	r3, [pc, #728]	@ (800229c <bmp388_fifo_init+0x320>)
 8001fc4:	f8c4 3228 	str.w	r3, [r4, #552]	@ 0x228
    DRIVER_BMP388_LINK_DEBUG_PRINT(&gs_handle, bmp388_interface_debug_print);
 8001fc8:	4bb5      	ldr	r3, [pc, #724]	@ (80022a0 <bmp388_fifo_init+0x324>)
 8001fca:	f8c4 322c 	str.w	r3, [r4, #556]	@ 0x22c
    DRIVER_BMP388_LINK_RECEIVE_CALLBACK(&gs_handle, fifo_receive_callback);
 8001fce:	f8c4 6224 	str.w	r6, [r4, #548]	@ 0x224
    
    /* set interface */
    res = bmp388_set_interface(&gs_handle, interface);
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	4620      	mov	r0, r4
 8001fd6:	f7ff fe63 	bl	8001ca0 <bmp388_set_interface>
    if (res != 0)
 8001fda:	2800      	cmp	r0, #0
 8001fdc:	f040 80bc 	bne.w	8002158 <bmp388_fifo_init+0x1dc>
       
        return 1;
    }
    
    /* set addr pin */
    res = bmp388_set_addr_pin(&gs_handle, addr_pin);
 8001fe0:	4639      	mov	r1, r7
 8001fe2:	48a5      	ldr	r0, [pc, #660]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8001fe4:	f7ff fe56 	bl	8001c94 <bmp388_set_addr_pin>
    if (res != 0)
 8001fe8:	2800      	cmp	r0, #0
 8001fea:	f040 80ba 	bne.w	8002162 <bmp388_fifo_init+0x1e6>
       
        return 1;
    }
    
    /* bmp388 init */
    res = bmp388_init(&gs_handle);
 8001fee:	48a2      	ldr	r0, [pc, #648]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8001ff0:	f7ff fcd6 	bl	80019a0 <bmp388_init>
    if (res != 0)
 8001ff4:	2800      	cmp	r0, #0
 8001ff6:	f040 80b9 	bne.w	800216c <bmp388_fifo_init+0x1f0>
       
        return 1;
    }
    
    /* set spi wire 4 */
    res = bmp388_set_spi_wire(&gs_handle, BMP388_FIFO_DEFAULT_SPI_WIRE);
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	489e      	ldr	r0, [pc, #632]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8001ffe:	f7ff fa9f 	bl	8001540 <bmp388_set_spi_wire>
    if (res != 0)
 8002002:	2800      	cmp	r0, #0
 8002004:	f040 80b7 	bne.w	8002176 <bmp388_fifo_init+0x1fa>
        
        return 1;
    }
    
    /* set default iic watchdog timer */
    res = bmp388_set_iic_watchdog_timer(&gs_handle, BMP388_FIFO_DEFAULT_IIC_WATCHDOG_TIMER);
 8002008:	2101      	movs	r1, #1
 800200a:	489b      	ldr	r0, [pc, #620]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800200c:	f7ff fad0 	bl	80015b0 <bmp388_set_iic_watchdog_timer>
    if (res != 0)
 8002010:	2800      	cmp	r0, #0
 8002012:	f040 80b8 	bne.w	8002186 <bmp388_fifo_init+0x20a>
        
        return 1;
    }
    
    /* set default iic watchdog period */
    res = bmp388_set_iic_watchdog_period(&gs_handle, BMP388_FIFO_DEFAULT_IIC_WATCHDOG_PERIOD);
 8002016:	2101      	movs	r1, #1
 8002018:	4897      	ldr	r0, [pc, #604]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800201a:	f7ff fb01 	bl	8001620 <bmp388_set_iic_watchdog_period>
    if (res != 0)
 800201e:	2800      	cmp	r0, #0
 8002020:	f040 80b9 	bne.w	8002196 <bmp388_fifo_init+0x21a>
        
        return 1;
    }
    
    /* enable fifo */
    res = bmp388_set_fifo(&gs_handle, BMP388_BOOL_TRUE);
 8002024:	2101      	movs	r1, #1
 8002026:	4894      	ldr	r0, [pc, #592]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002028:	f7fe ffa8 	bl	8000f7c <bmp388_set_fifo>
    if (res != 0)
 800202c:	2800      	cmp	r0, #0
 800202e:	f040 80ba 	bne.w	80021a6 <bmp388_fifo_init+0x22a>
        
        return 1;
    }
    
    /* set default fifo stop on full */
    res = bmp388_set_fifo_stop_on_full(&gs_handle, BMP388_FIFO_DEFAULT_FIFO_STOP_ON_FULL);
 8002032:	2100      	movs	r1, #0
 8002034:	4890      	ldr	r0, [pc, #576]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002036:	f7fe ffd9 	bl	8000fec <bmp388_set_fifo_stop_on_full>
    if (res != 0)
 800203a:	2800      	cmp	r0, #0
 800203c:	f040 80bb 	bne.w	80021b6 <bmp388_fifo_init+0x23a>
        
        return 1;
    }
    
    /* set default fifo watermark */
    res = bmp388_set_fifo_watermark(&gs_handle, BMP388_FIFO_DEFAULT_FIFO_WATERMARK);
 8002040:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002044:	488c      	ldr	r0, [pc, #560]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002046:	f7fe ff77 	bl	8000f38 <bmp388_set_fifo_watermark>
    if (res != 0)
 800204a:	2800      	cmp	r0, #0
 800204c:	f040 80bb 	bne.w	80021c6 <bmp388_fifo_init+0x24a>
        
        return 1;
    }
    
    /* set default fifo sensor time on */
    res = bmp388_set_fifo_sensortime_on(&gs_handle, BMP388_FIFO_DEFAULT_FIFO_SENSORTIME_ON);
 8002050:	2101      	movs	r1, #1
 8002052:	4889      	ldr	r0, [pc, #548]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002054:	f7ff f802 	bl	800105c <bmp388_set_fifo_sensortime_on>
    if (res != 0)
 8002058:	2800      	cmp	r0, #0
 800205a:	f040 80bc 	bne.w	80021d6 <bmp388_fifo_init+0x25a>
        
        return 1;
    }
    
    /* set default fifo pressure on */
    res = bmp388_set_fifo_pressure_on(&gs_handle, BMP388_FIFO_DEFAULT_FIFO_PRESSURE_ON);
 800205e:	2101      	movs	r1, #1
 8002060:	4885      	ldr	r0, [pc, #532]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002062:	f7ff f833 	bl	80010cc <bmp388_set_fifo_pressure_on>
    if (res != 0)
 8002066:	2800      	cmp	r0, #0
 8002068:	f040 80bd 	bne.w	80021e6 <bmp388_fifo_init+0x26a>
        
        return 1;
    }
    
    /* set default fifo temperature on */
    res = bmp388_set_fifo_temperature_on(&gs_handle, BMP388_FIFO_DEFAULT_FIFO_TEMPERATURE_ON);
 800206c:	2101      	movs	r1, #1
 800206e:	4882      	ldr	r0, [pc, #520]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002070:	f7ff f864 	bl	800113c <bmp388_set_fifo_temperature_on>
    if (res != 0)
 8002074:	2800      	cmp	r0, #0
 8002076:	f040 80be 	bne.w	80021f6 <bmp388_fifo_init+0x27a>
        
        return 1;
    }
    
    /* set default fifo subsampling */
    res = bmp388_set_fifo_subsampling(&gs_handle, BMP388_FIFO_DEFAULT_FIFO_SUBSAMPLING);
 800207a:	2100      	movs	r1, #0
 800207c:	487e      	ldr	r0, [pc, #504]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800207e:	f7ff f895 	bl	80011ac <bmp388_set_fifo_subsampling>
    if (res != 0)
 8002082:	2800      	cmp	r0, #0
 8002084:	f040 80bf 	bne.w	8002206 <bmp388_fifo_init+0x28a>
        
        return 1;
    }
    
    /* set default fifo data source */
    res = bmp388_set_fifo_data_source(&gs_handle,BMP388_FIFO_DEFAULT_FIFO_DATA_SOURCE);
 8002088:	2101      	movs	r1, #1
 800208a:	487b      	ldr	r0, [pc, #492]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800208c:	f7ff f8d0 	bl	8001230 <bmp388_set_fifo_data_source>
    if (res != 0)
 8002090:	2800      	cmp	r0, #0
 8002092:	f040 80c0 	bne.w	8002216 <bmp388_fifo_init+0x29a>
        
        return 1;
    }
    
    /* set default interrupt pin type */
    res = bmp388_set_interrupt_pin_type(&gs_handle, BMP388_FIFO_DEFAULT_INTERRUPT_PIN_TYPE);
 8002096:	2100      	movs	r1, #0
 8002098:	4877      	ldr	r0, [pc, #476]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800209a:	f7ff f901 	bl	80012a0 <bmp388_set_interrupt_pin_type>
    if (res != 0)
 800209e:	2800      	cmp	r0, #0
 80020a0:	f040 80c1 	bne.w	8002226 <bmp388_fifo_init+0x2aa>
        
        return 1;
    }
    
    /* set default interrupt active level */
    res = bmp388_set_interrupt_active_level(&gs_handle, BMP388_FIFO_DEFAULT_INTERRUPT_ACTIVE_LEVEL);
 80020a4:	2101      	movs	r1, #1
 80020a6:	4874      	ldr	r0, [pc, #464]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80020a8:	f7ff f932 	bl	8001310 <bmp388_set_interrupt_active_level>
    if (res != 0)
 80020ac:	2800      	cmp	r0, #0
 80020ae:	f040 80c2 	bne.w	8002236 <bmp388_fifo_init+0x2ba>
        
        return 1;
    }
    
    /* set default latch interrupt pin and interrupt status */
    res = bmp388_set_latch_interrupt_pin_and_interrupt_status(&gs_handle, BMP388_FIFO_DEFAULT_LATCH_INTERRUPT);
 80020b2:	2100      	movs	r1, #0
 80020b4:	4870      	ldr	r0, [pc, #448]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80020b6:	f7ff f963 	bl	8001380 <bmp388_set_latch_interrupt_pin_and_interrupt_status>
    if (res != 0)
 80020ba:	2800      	cmp	r0, #0
 80020bc:	f040 80c3 	bne.w	8002246 <bmp388_fifo_init+0x2ca>
        
        return 1;
    }
    
    /* set default interrupt fifo watermark */
    res = bmp388_set_interrupt_fifo_watermark(&gs_handle, BMP388_FIFO_DEFAULT_INTERRUPT_WATERMARK);
 80020c0:	2101      	movs	r1, #1
 80020c2:	486d      	ldr	r0, [pc, #436]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80020c4:	f7ff f994 	bl	80013f0 <bmp388_set_interrupt_fifo_watermark>
    if (res != 0)
 80020c8:	2800      	cmp	r0, #0
 80020ca:	f040 80c4 	bne.w	8002256 <bmp388_fifo_init+0x2da>
        
        return 1;
    }
    
    /* set default interrupt fifo full */
    res = bmp388_set_interrupt_fifo_full(&gs_handle, BMP388_FIFO_DEFAULT_INTERRUPT_FIFO_FULL);
 80020ce:	2100      	movs	r1, #0
 80020d0:	4869      	ldr	r0, [pc, #420]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80020d2:	f7ff f9c5 	bl	8001460 <bmp388_set_interrupt_fifo_full>
    if (res != 0)
 80020d6:	2800      	cmp	r0, #0
 80020d8:	f040 80c5 	bne.w	8002266 <bmp388_fifo_init+0x2ea>
        
        return 1;
    }
    
    /* set default interrupt data ready */
    res = bmp388_set_interrupt_data_ready(&gs_handle,BMP388_FIFO_DEFAULT_INTERRUPT_DATA_READY);
 80020dc:	2100      	movs	r1, #0
 80020de:	4866      	ldr	r0, [pc, #408]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80020e0:	f7ff f9f6 	bl	80014d0 <bmp388_set_interrupt_data_ready>
    if (res != 0)
 80020e4:	2800      	cmp	r0, #0
 80020e6:	f040 8103 	bne.w	80022f0 <bmp388_fifo_init+0x374>
        
        return 1;
    }
    
    /* set default pressure */
    res = bmp388_set_pressure(&gs_handle, BMP388_FIFO_DEFAULT_PRESSURE);
 80020ea:	2101      	movs	r1, #1
 80020ec:	4862      	ldr	r0, [pc, #392]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80020ee:	f7ff facf 	bl	8001690 <bmp388_set_pressure>
    if (res != 0)
 80020f2:	2800      	cmp	r0, #0
 80020f4:	f040 8104 	bne.w	8002300 <bmp388_fifo_init+0x384>
        
        return 1;
    }
    
    /* set default temperature */
    res = bmp388_set_temperature(&gs_handle, BMP388_FIFO_DEFAULT_TEMPERATURE);
 80020f8:	2101      	movs	r1, #1
 80020fa:	485f      	ldr	r0, [pc, #380]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80020fc:	f7ff fb00 	bl	8001700 <bmp388_set_temperature>
    if (res != 0)
 8002100:	2800      	cmp	r0, #0
 8002102:	f040 8105 	bne.w	8002310 <bmp388_fifo_init+0x394>
        
        return 1;
    }
    
    /* set default pressure oversampling */
    res = bmp388_set_pressure_oversampling(&gs_handle, BMP388_FIFO_DEFAULT_PRESSURE_OVERSAMPLING);
 8002106:	2105      	movs	r1, #5
 8002108:	485b      	ldr	r0, [pc, #364]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800210a:	f7ff fb69 	bl	80017e0 <bmp388_set_pressure_oversampling>
    if (res != 0)
 800210e:	2800      	cmp	r0, #0
 8002110:	f040 8106 	bne.w	8002320 <bmp388_fifo_init+0x3a4>
        
        return 1;
    }
    
    /* set default temperature oversampling */
    res = bmp388_set_temperature_oversampling(&gs_handle, BMP388_FIFO_DEFAULT_TEMPERATURE_OVERSAMPLING);
 8002114:	2101      	movs	r1, #1
 8002116:	4858      	ldr	r0, [pc, #352]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002118:	f7ff fb9a 	bl	8001850 <bmp388_set_temperature_oversampling>
    if (res != 0)
 800211c:	2800      	cmp	r0, #0
 800211e:	f040 8107 	bne.w	8002330 <bmp388_fifo_init+0x3b4>
        
        return 1;
    }
    
    /* set default odr */
    res = bmp388_set_odr(&gs_handle, BMP388_FIFO_DEFAULT_ODR);
 8002122:	2104      	movs	r1, #4
 8002124:	4854      	ldr	r0, [pc, #336]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002126:	f7ff fbcb 	bl	80018c0 <bmp388_set_odr>
    if (res != 0)
 800212a:	2800      	cmp	r0, #0
 800212c:	f040 8108 	bne.w	8002340 <bmp388_fifo_init+0x3c4>
        
        return 1;
    }
    
    /* set default filter coefficient */
    res = bmp388_set_filter_coefficient(&gs_handle, BMP388_FIFO_DEFAULT_FILTER_COEFFICIENT);
 8002130:	2104      	movs	r1, #4
 8002132:	4851      	ldr	r0, [pc, #324]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002134:	f7ff fbfc 	bl	8001930 <bmp388_set_filter_coefficient>
    if (res != 0)
 8002138:	2800      	cmp	r0, #0
 800213a:	f040 8109 	bne.w	8002350 <bmp388_fifo_init+0x3d4>
        
        return 1;
    }
    
    /* set normal mode */
    res = bmp388_set_mode(&gs_handle, BMP388_MODE_NORMAL_MODE);
 800213e:	2103      	movs	r1, #3
 8002140:	484d      	ldr	r0, [pc, #308]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002142:	f7ff fb15 	bl	8001770 <bmp388_set_mode>
    if (res != 0)
 8002146:	b158      	cbz	r0, 8002160 <bmp388_fifo_init+0x1e4>
    {
        bmp388_interface_debug_print("bmp388: set mode failed.\n");
 8002148:	4856      	ldr	r0, [pc, #344]	@ (80022a4 <bmp388_fifo_init+0x328>)
 800214a:	f000 fa15 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800214e:	484a      	ldr	r0, [pc, #296]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 8002150:	f7ff fd1e 	bl	8001b90 <bmp388_deinit>
        
        return 1;
 8002154:	2001      	movs	r0, #1
 8002156:	e003      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set interface failed.\n");
 8002158:	4853      	ldr	r0, [pc, #332]	@ (80022a8 <bmp388_fifo_init+0x32c>)
 800215a:	f000 fa0d 	bl	8002578 <bmp388_interface_debug_print>
        return 1;
 800215e:	2001      	movs	r0, #1
    } 
    
    return 0;
}
 8002160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        bmp388_interface_debug_print("bmp388: set addr pin failed.\n");
 8002162:	4852      	ldr	r0, [pc, #328]	@ (80022ac <bmp388_fifo_init+0x330>)
 8002164:	f000 fa08 	bl	8002578 <bmp388_interface_debug_print>
        return 1;
 8002168:	2001      	movs	r0, #1
 800216a:	e7f9      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: init failed.\n");
 800216c:	4850      	ldr	r0, [pc, #320]	@ (80022b0 <bmp388_fifo_init+0x334>)
 800216e:	f000 fa03 	bl	8002578 <bmp388_interface_debug_print>
        return 1;
 8002172:	2001      	movs	r0, #1
 8002174:	e7f4      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set spi wire failed.\n");
 8002176:	484f      	ldr	r0, [pc, #316]	@ (80022b4 <bmp388_fifo_init+0x338>)
 8002178:	f000 f9fe 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800217c:	483e      	ldr	r0, [pc, #248]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800217e:	f7ff fd07 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002182:	2001      	movs	r0, #1
 8002184:	e7ec      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set iic watchdog timer failed.\n");
 8002186:	484c      	ldr	r0, [pc, #304]	@ (80022b8 <bmp388_fifo_init+0x33c>)
 8002188:	f000 f9f6 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800218c:	483a      	ldr	r0, [pc, #232]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800218e:	f7ff fcff 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002192:	2001      	movs	r0, #1
 8002194:	e7e4      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set iic watchdog period failed.\n");
 8002196:	4849      	ldr	r0, [pc, #292]	@ (80022bc <bmp388_fifo_init+0x340>)
 8002198:	f000 f9ee 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800219c:	4836      	ldr	r0, [pc, #216]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800219e:	f7ff fcf7 	bl	8001b90 <bmp388_deinit>
        return 1;
 80021a2:	2001      	movs	r0, #1
 80021a4:	e7dc      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo failed.\n");
 80021a6:	4846      	ldr	r0, [pc, #280]	@ (80022c0 <bmp388_fifo_init+0x344>)
 80021a8:	f000 f9e6 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 80021ac:	4832      	ldr	r0, [pc, #200]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80021ae:	f7ff fcef 	bl	8001b90 <bmp388_deinit>
        return 1;
 80021b2:	2001      	movs	r0, #1
 80021b4:	e7d4      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo stop on full failed.\n");
 80021b6:	4843      	ldr	r0, [pc, #268]	@ (80022c4 <bmp388_fifo_init+0x348>)
 80021b8:	f000 f9de 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 80021bc:	482e      	ldr	r0, [pc, #184]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80021be:	f7ff fce7 	bl	8001b90 <bmp388_deinit>
        return 1;
 80021c2:	2001      	movs	r0, #1
 80021c4:	e7cc      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo watermark failed.\n");
 80021c6:	4840      	ldr	r0, [pc, #256]	@ (80022c8 <bmp388_fifo_init+0x34c>)
 80021c8:	f000 f9d6 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 80021cc:	482a      	ldr	r0, [pc, #168]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80021ce:	f7ff fcdf 	bl	8001b90 <bmp388_deinit>
        return 1;
 80021d2:	2001      	movs	r0, #1
 80021d4:	e7c4      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo sensor time on failed.\n");
 80021d6:	483d      	ldr	r0, [pc, #244]	@ (80022cc <bmp388_fifo_init+0x350>)
 80021d8:	f000 f9ce 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 80021dc:	4826      	ldr	r0, [pc, #152]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80021de:	f7ff fcd7 	bl	8001b90 <bmp388_deinit>
        return 1;
 80021e2:	2001      	movs	r0, #1
 80021e4:	e7bc      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo sensor time on failed.\n");
 80021e6:	4839      	ldr	r0, [pc, #228]	@ (80022cc <bmp388_fifo_init+0x350>)
 80021e8:	f000 f9c6 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 80021ec:	4822      	ldr	r0, [pc, #136]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80021ee:	f7ff fccf 	bl	8001b90 <bmp388_deinit>
        return 1;
 80021f2:	2001      	movs	r0, #1
 80021f4:	e7b4      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo temperature on failed.\n");
 80021f6:	4836      	ldr	r0, [pc, #216]	@ (80022d0 <bmp388_fifo_init+0x354>)
 80021f8:	f000 f9be 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 80021fc:	481e      	ldr	r0, [pc, #120]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 80021fe:	f7ff fcc7 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002202:	2001      	movs	r0, #1
 8002204:	e7ac      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo subsampling failed.\n");
 8002206:	4833      	ldr	r0, [pc, #204]	@ (80022d4 <bmp388_fifo_init+0x358>)
 8002208:	f000 f9b6 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800220c:	481a      	ldr	r0, [pc, #104]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800220e:	f7ff fcbf 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002212:	2001      	movs	r0, #1
 8002214:	e7a4      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set fifo data source failed.\n");
 8002216:	4830      	ldr	r0, [pc, #192]	@ (80022d8 <bmp388_fifo_init+0x35c>)
 8002218:	f000 f9ae 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800221c:	4816      	ldr	r0, [pc, #88]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800221e:	f7ff fcb7 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002222:	2001      	movs	r0, #1
 8002224:	e79c      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set interrupt pin type failed.\n");
 8002226:	482d      	ldr	r0, [pc, #180]	@ (80022dc <bmp388_fifo_init+0x360>)
 8002228:	f000 f9a6 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800222c:	4812      	ldr	r0, [pc, #72]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800222e:	f7ff fcaf 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002232:	2001      	movs	r0, #1
 8002234:	e794      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set interrupt active level failed.\n");
 8002236:	482a      	ldr	r0, [pc, #168]	@ (80022e0 <bmp388_fifo_init+0x364>)
 8002238:	f000 f99e 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800223c:	480e      	ldr	r0, [pc, #56]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800223e:	f7ff fca7 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002242:	2001      	movs	r0, #1
 8002244:	e78c      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set latch interrupt pin and interrupt status failed.\n");
 8002246:	4827      	ldr	r0, [pc, #156]	@ (80022e4 <bmp388_fifo_init+0x368>)
 8002248:	f000 f996 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800224c:	480a      	ldr	r0, [pc, #40]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800224e:	f7ff fc9f 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002252:	2001      	movs	r0, #1
 8002254:	e784      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set interrupt fifo watermark failed.\n");
 8002256:	4824      	ldr	r0, [pc, #144]	@ (80022e8 <bmp388_fifo_init+0x36c>)
 8002258:	f000 f98e 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800225c:	4806      	ldr	r0, [pc, #24]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800225e:	f7ff fc97 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002262:	2001      	movs	r0, #1
 8002264:	e77c      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set interrupt fifo full failed.\n");
 8002266:	4821      	ldr	r0, [pc, #132]	@ (80022ec <bmp388_fifo_init+0x370>)
 8002268:	f000 f986 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <bmp388_fifo_init+0x2fc>)
 800226e:	f7ff fc8f 	bl	8001b90 <bmp388_deinit>
        return 1;
 8002272:	2001      	movs	r0, #1
 8002274:	e774      	b.n	8002160 <bmp388_fifo_init+0x1e4>
 8002276:	bf00      	nop
 8002278:	20000318 	.word	0x20000318
 800227c:	080023c1 	.word	0x080023c1
 8002280:	080023c5 	.word	0x080023c5
 8002284:	080023c9 	.word	0x080023c9
 8002288:	080023cd 	.word	0x080023cd
 800228c:	080023d1 	.word	0x080023d1
 8002290:	08002405 	.word	0x08002405
 8002294:	08002439 	.word	0x08002439
 8002298:	080024ed 	.word	0x080024ed
 800229c:	08002571 	.word	0x08002571
 80022a0:	08002579 	.word	0x08002579
 80022a4:	0800e010 	.word	0x0800e010
 80022a8:	0800dc34 	.word	0x0800dc34
 80022ac:	0800dc54 	.word	0x0800dc54
 80022b0:	0800dc74 	.word	0x0800dc74
 80022b4:	0800dc8c 	.word	0x0800dc8c
 80022b8:	0800dcac 	.word	0x0800dcac
 80022bc:	0800dcd4 	.word	0x0800dcd4
 80022c0:	0800dd00 	.word	0x0800dd00
 80022c4:	0800dd1c 	.word	0x0800dd1c
 80022c8:	0800dd44 	.word	0x0800dd44
 80022cc:	0800dd68 	.word	0x0800dd68
 80022d0:	0800dd94 	.word	0x0800dd94
 80022d4:	0800ddc0 	.word	0x0800ddc0
 80022d8:	0800dde8 	.word	0x0800dde8
 80022dc:	0800de10 	.word	0x0800de10
 80022e0:	0800de38 	.word	0x0800de38
 80022e4:	0800de64 	.word	0x0800de64
 80022e8:	0800dea4 	.word	0x0800dea4
 80022ec:	0800ded4 	.word	0x0800ded4
        bmp388_interface_debug_print("bmp388: set interrupt data ready failed.\n");
 80022f0:	481b      	ldr	r0, [pc, #108]	@ (8002360 <bmp388_fifo_init+0x3e4>)
 80022f2:	f000 f941 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 80022f6:	481b      	ldr	r0, [pc, #108]	@ (8002364 <bmp388_fifo_init+0x3e8>)
 80022f8:	f7ff fc4a 	bl	8001b90 <bmp388_deinit>
        return 1;
 80022fc:	2001      	movs	r0, #1
 80022fe:	e72f      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set pressure failed.\n");
 8002300:	4819      	ldr	r0, [pc, #100]	@ (8002368 <bmp388_fifo_init+0x3ec>)
 8002302:	f000 f939 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 8002306:	4817      	ldr	r0, [pc, #92]	@ (8002364 <bmp388_fifo_init+0x3e8>)
 8002308:	f7ff fc42 	bl	8001b90 <bmp388_deinit>
        return 1;
 800230c:	2001      	movs	r0, #1
 800230e:	e727      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set temperature failed.\n");
 8002310:	4816      	ldr	r0, [pc, #88]	@ (800236c <bmp388_fifo_init+0x3f0>)
 8002312:	f000 f931 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 8002316:	4813      	ldr	r0, [pc, #76]	@ (8002364 <bmp388_fifo_init+0x3e8>)
 8002318:	f7ff fc3a 	bl	8001b90 <bmp388_deinit>
        return 1;
 800231c:	2001      	movs	r0, #1
 800231e:	e71f      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set pressure oversampling failed.\n");
 8002320:	4813      	ldr	r0, [pc, #76]	@ (8002370 <bmp388_fifo_init+0x3f4>)
 8002322:	f000 f929 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 8002326:	480f      	ldr	r0, [pc, #60]	@ (8002364 <bmp388_fifo_init+0x3e8>)
 8002328:	f7ff fc32 	bl	8001b90 <bmp388_deinit>
        return 1;
 800232c:	2001      	movs	r0, #1
 800232e:	e717      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set temperature oversampling failed.\n");
 8002330:	4810      	ldr	r0, [pc, #64]	@ (8002374 <bmp388_fifo_init+0x3f8>)
 8002332:	f000 f921 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 8002336:	480b      	ldr	r0, [pc, #44]	@ (8002364 <bmp388_fifo_init+0x3e8>)
 8002338:	f7ff fc2a 	bl	8001b90 <bmp388_deinit>
        return 1;
 800233c:	2001      	movs	r0, #1
 800233e:	e70f      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set odr failed.\n");
 8002340:	480d      	ldr	r0, [pc, #52]	@ (8002378 <bmp388_fifo_init+0x3fc>)
 8002342:	f000 f919 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 8002346:	4807      	ldr	r0, [pc, #28]	@ (8002364 <bmp388_fifo_init+0x3e8>)
 8002348:	f7ff fc22 	bl	8001b90 <bmp388_deinit>
        return 1;
 800234c:	2001      	movs	r0, #1
 800234e:	e707      	b.n	8002160 <bmp388_fifo_init+0x1e4>
        bmp388_interface_debug_print("bmp388: set filter coefficient failed.\n");
 8002350:	480a      	ldr	r0, [pc, #40]	@ (800237c <bmp388_fifo_init+0x400>)
 8002352:	f000 f911 	bl	8002578 <bmp388_interface_debug_print>
        (void)bmp388_deinit(&gs_handle);
 8002356:	4803      	ldr	r0, [pc, #12]	@ (8002364 <bmp388_fifo_init+0x3e8>)
 8002358:	f7ff fc1a 	bl	8001b90 <bmp388_deinit>
        return 1;
 800235c:	2001      	movs	r0, #1
 800235e:	e6ff      	b.n	8002160 <bmp388_fifo_init+0x1e4>
 8002360:	0800df00 	.word	0x0800df00
 8002364:	20000318 	.word	0x20000318
 8002368:	0800df2c 	.word	0x0800df2c
 800236c:	0800df4c 	.word	0x0800df4c
 8002370:	0800df70 	.word	0x0800df70
 8002374:	0800df9c 	.word	0x0800df9c
 8002378:	0800dfcc 	.word	0x0800dfcc
 800237c:	0800dfe8 	.word	0x0800dfe8

08002380 <bmp388_fifo_read>:
 *                - 0 success
 *                - 1 read failed
 * @note          none
 */
uint8_t bmp388_fifo_read(uint8_t *buf, uint16_t buf_len, bmp388_frame_t *frame, uint16_t *frame_len)
{
 8002380:	b570      	push	{r4, r5, r6, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	4604      	mov	r4, r0
 8002386:	4615      	mov	r5, r2
 8002388:	461e      	mov	r6, r3
 800238a:	f8ad 100e 	strh.w	r1, [sp, #14]
    /* read fifo */
    if (bmp388_read_fifo(&gs_handle, (uint8_t *)buf, (uint16_t *)&buf_len) != 0)
 800238e:	f10d 020e 	add.w	r2, sp, #14
 8002392:	4601      	mov	r1, r0
 8002394:	4809      	ldr	r0, [pc, #36]	@ (80023bc <bmp388_fifo_read+0x3c>)
 8002396:	f7ff fc8b 	bl	8001cb0 <bmp388_read_fifo>
 800239a:	b110      	cbz	r0, 80023a2 <bmp388_fifo_read+0x22>
    {
        return 1;
 800239c:	2001      	movs	r0, #1
    {
        return 1;
    }
   
    return 0;
}
 800239e:	b004      	add	sp, #16
 80023a0:	bd70      	pop	{r4, r5, r6, pc}
    if (bmp388_fifo_parse(&gs_handle, (uint8_t *)buf, buf_len, (bmp388_frame_t *)frame, (uint16_t *)frame_len) != 0)
 80023a2:	9600      	str	r6, [sp, #0]
 80023a4:	462b      	mov	r3, r5
 80023a6:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 80023aa:	4621      	mov	r1, r4
 80023ac:	4803      	ldr	r0, [pc, #12]	@ (80023bc <bmp388_fifo_read+0x3c>)
 80023ae:	f7ff fcdb 	bl	8001d68 <bmp388_fifo_parse>
 80023b2:	2800      	cmp	r0, #0
 80023b4:	d0f3      	beq.n	800239e <bmp388_fifo_read+0x1e>
        return 1;
 80023b6:	2001      	movs	r0, #1
 80023b8:	e7f1      	b.n	800239e <bmp388_fifo_read+0x1e>
 80023ba:	bf00      	nop
 80023bc:	20000318 	.word	0x20000318

080023c0 <bmp388_interface_iic_init>:
 * @note   none
 */
uint8_t bmp388_interface_iic_init(void)
{
    return 0;
}
 80023c0:	2000      	movs	r0, #0
 80023c2:	4770      	bx	lr

080023c4 <bmp388_interface_iic_deinit>:
 * @note   none
 */
uint8_t bmp388_interface_iic_deinit(void)
{   
    return 0;
}
 80023c4:	2000      	movs	r0, #0
 80023c6:	4770      	bx	lr

080023c8 <bmp388_interface_iic_read>:
 * @note       none
 */
uint8_t bmp388_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
    return 0;
}
 80023c8:	2000      	movs	r0, #0
 80023ca:	4770      	bx	lr

080023cc <bmp388_interface_iic_write>:
 * @note      none
 */
uint8_t bmp388_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
    return 0;
}
 80023cc:	2000      	movs	r0, #0
 80023ce:	4770      	bx	lr

080023d0 <bmp388_interface_spi_init>:
 *         - 0 success
 *         - 1 spi init failed
 * @note   none
 */
uint8_t bmp388_interface_spi_init(void)
{
 80023d0:	b530      	push	{r4, r5, lr}
 80023d2:	b091      	sub	sp, #68	@ 0x44
    char debug_msg[64];
    sprintf(debug_msg, "BMP388: SPI init\r\n");
 80023d4:	46ec      	mov	ip, sp
 80023d6:	4c0a      	ldr	r4, [pc, #40]	@ (8002400 <bmp388_interface_spi_init+0x30>)
 80023d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80023de:	6823      	ldr	r3, [r4, #0]
 80023e0:	f82c 3b02 	strh.w	r3, [ip], #2
 80023e4:	0c1b      	lsrs	r3, r3, #16
 80023e6:	f88c 3000 	strb.w	r3, [ip]
    CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 80023ea:	4668      	mov	r0, sp
 80023ec:	f7fd ffa8 	bl	8000340 <strlen>
 80023f0:	b281      	uxth	r1, r0
 80023f2:	4668      	mov	r0, sp
 80023f4:	f007 f8bc 	bl	8009570 <CDC_Transmit_FS>
    return 0;
}
 80023f8:	2000      	movs	r0, #0
 80023fa:	b011      	add	sp, #68	@ 0x44
 80023fc:	bd30      	pop	{r4, r5, pc}
 80023fe:	bf00      	nop
 8002400:	0800e02c 	.word	0x0800e02c

08002404 <bmp388_interface_spi_deinit>:
 *         - 0 success
 *         - 1 spi deinit failed
 * @note   none
 */
uint8_t bmp388_interface_spi_deinit(void)
{
 8002404:	b530      	push	{r4, r5, lr}
 8002406:	b091      	sub	sp, #68	@ 0x44
    char debug_msg[64];
    sprintf(debug_msg, "BMP388: SPI deinit\r\n");
 8002408:	46ec      	mov	ip, sp
 800240a:	4c0a      	ldr	r4, [pc, #40]	@ (8002434 <bmp388_interface_spi_deinit+0x30>)
 800240c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800240e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002412:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002416:	f84c 0b04 	str.w	r0, [ip], #4
 800241a:	f88c 1000 	strb.w	r1, [ip]
    CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 800241e:	4668      	mov	r0, sp
 8002420:	f7fd ff8e 	bl	8000340 <strlen>
 8002424:	b281      	uxth	r1, r0
 8002426:	4668      	mov	r0, sp
 8002428:	f007 f8a2 	bl	8009570 <CDC_Transmit_FS>
    return 0;
}
 800242c:	2000      	movs	r0, #0
 800242e:	b011      	add	sp, #68	@ 0x44
 8002430:	bd30      	pop	{r4, r5, pc}
 8002432:	bf00      	nop
 8002434:	0800e040 	.word	0x0800e040

08002438 <bmp388_interface_spi_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t bmp388_interface_spi_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8002438:	b570      	push	{r4, r5, r6, lr}
 800243a:	b092      	sub	sp, #72	@ 0x48
 800243c:	4604      	mov	r4, r0
 800243e:	460e      	mov	r6, r1
 8002440:	4615      	mov	r5, r2
    HAL_StatusTypeDef status;
    uint8_t reg_addr = reg | 0x80;  // Set MSB for read operation
 8002442:	f060 037f 	orn	r3, r0, #127	@ 0x7f
 8002446:	f88d 3047 	strb.w	r3, [sp, #71]	@ 0x47
    
    // Pull CS low
    HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
 800244a:	2200      	movs	r2, #0
 800244c:	2108      	movs	r1, #8
 800244e:	4822      	ldr	r0, [pc, #136]	@ (80024d8 <bmp388_interface_spi_read+0xa0>)
 8002450:	f001 fa10 	bl	8003874 <HAL_GPIO_WritePin>
    
    // Transmit register address
    status = HAL_SPI_Transmit(&hspi4, &reg_addr, 1, 100);
 8002454:	2364      	movs	r3, #100	@ 0x64
 8002456:	2201      	movs	r2, #1
 8002458:	f10d 0147 	add.w	r1, sp, #71	@ 0x47
 800245c:	481f      	ldr	r0, [pc, #124]	@ (80024dc <bmp388_interface_spi_read+0xa4>)
 800245e:	f004 fb25 	bl	8006aac <HAL_SPI_Transmit>
    if (status != HAL_OK) {
 8002462:	b980      	cbnz	r0, 8002486 <bmp388_interface_spi_read+0x4e>
        HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
        return 1;
    }
    
    // Receive data
    status = HAL_SPI_Receive(&hspi4, buf, len, 100);
 8002464:	2364      	movs	r3, #100	@ 0x64
 8002466:	462a      	mov	r2, r5
 8002468:	4631      	mov	r1, r6
 800246a:	481c      	ldr	r0, [pc, #112]	@ (80024dc <bmp388_interface_spi_read+0xa4>)
 800246c:	f004 fc7e 	bl	8006d6c <HAL_SPI_Receive>
 8002470:	4605      	mov	r5, r0
    
    // Pull CS high
    HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 8002472:	2201      	movs	r2, #1
 8002474:	2108      	movs	r1, #8
 8002476:	4818      	ldr	r0, [pc, #96]	@ (80024d8 <bmp388_interface_spi_read+0xa0>)
 8002478:	f001 f9fc 	bl	8003874 <HAL_GPIO_WritePin>
    
    if (status != HAL_OK) {
 800247c:	b96d      	cbnz	r5, 800249a <bmp388_interface_spi_read+0x62>
        CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
        return 1;
    }
    
    // Debug: Print chip ID read (register 0x00)
    if (reg == 0x00) {
 800247e:	b1dc      	cbz	r4, 80024b8 <bmp388_interface_spi_read+0x80>
        sprintf(debug_msg, "BMP388: Chip ID read = 0x%02X (expected 0x50)\r\n", buf[0]);
        CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
    }
    
    return 0;
}
 8002480:	4628      	mov	r0, r5
 8002482:	b012      	add	sp, #72	@ 0x48
 8002484:	bd70      	pop	{r4, r5, r6, pc}
        print("BMP388: SPI transmit failed\r\n");
 8002486:	4816      	ldr	r0, [pc, #88]	@ (80024e0 <bmp388_interface_spi_read+0xa8>)
 8002488:	f7fe f9fc 	bl	8000884 <print>
        HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 800248c:	2201      	movs	r2, #1
 800248e:	2108      	movs	r1, #8
 8002490:	4811      	ldr	r0, [pc, #68]	@ (80024d8 <bmp388_interface_spi_read+0xa0>)
 8002492:	f001 f9ef 	bl	8003874 <HAL_GPIO_WritePin>
        return 1;
 8002496:	2501      	movs	r5, #1
 8002498:	e7f2      	b.n	8002480 <bmp388_interface_spi_read+0x48>
        sprintf(debug_msg, "BMP388: SPI read failed (reg=0x%02X)\r\n", reg);
 800249a:	ad01      	add	r5, sp, #4
 800249c:	4622      	mov	r2, r4
 800249e:	4911      	ldr	r1, [pc, #68]	@ (80024e4 <bmp388_interface_spi_read+0xac>)
 80024a0:	4628      	mov	r0, r5
 80024a2:	f008 fdd7 	bl	800b054 <siprintf>
        CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 80024a6:	4628      	mov	r0, r5
 80024a8:	f7fd ff4a 	bl	8000340 <strlen>
 80024ac:	b281      	uxth	r1, r0
 80024ae:	4628      	mov	r0, r5
 80024b0:	f007 f85e 	bl	8009570 <CDC_Transmit_FS>
        return 1;
 80024b4:	2501      	movs	r5, #1
 80024b6:	e7e3      	b.n	8002480 <bmp388_interface_spi_read+0x48>
        sprintf(debug_msg, "BMP388: Chip ID read = 0x%02X (expected 0x50)\r\n", buf[0]);
 80024b8:	ad01      	add	r5, sp, #4
 80024ba:	7832      	ldrb	r2, [r6, #0]
 80024bc:	490a      	ldr	r1, [pc, #40]	@ (80024e8 <bmp388_interface_spi_read+0xb0>)
 80024be:	4628      	mov	r0, r5
 80024c0:	f008 fdc8 	bl	800b054 <siprintf>
        CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 80024c4:	4628      	mov	r0, r5
 80024c6:	f7fd ff3b 	bl	8000340 <strlen>
 80024ca:	b281      	uxth	r1, r0
 80024cc:	4628      	mov	r0, r5
 80024ce:	f007 f84f 	bl	8009570 <CDC_Transmit_FS>
    return 0;
 80024d2:	4625      	mov	r5, r4
 80024d4:	e7d4      	b.n	8002480 <bmp388_interface_spi_read+0x48>
 80024d6:	bf00      	nop
 80024d8:	58020c00 	.word	0x58020c00
 80024dc:	200015fc 	.word	0x200015fc
 80024e0:	0800e058 	.word	0x0800e058
 80024e4:	0800e078 	.word	0x0800e078
 80024e8:	0800e0a0 	.word	0x0800e0a0

080024ec <bmp388_interface_spi_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t bmp388_interface_spi_write(uint8_t reg, uint8_t *buf, uint16_t len)
{
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	b092      	sub	sp, #72	@ 0x48
 80024f0:	4604      	mov	r4, r0
 80024f2:	460d      	mov	r5, r1
 80024f4:	4616      	mov	r6, r2
    HAL_StatusTypeDef status;
    uint8_t reg_addr = reg & 0x7F;  // Clear MSB for write operation
 80024f6:	f000 037f 	and.w	r3, r0, #127	@ 0x7f
 80024fa:	f88d 3047 	strb.w	r3, [sp, #71]	@ 0x47
    
    // Pull CS low
    HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
 80024fe:	2200      	movs	r2, #0
 8002500:	2108      	movs	r1, #8
 8002502:	4818      	ldr	r0, [pc, #96]	@ (8002564 <bmp388_interface_spi_write+0x78>)
 8002504:	f001 f9b6 	bl	8003874 <HAL_GPIO_WritePin>
    
    // Transmit register address
    status = HAL_SPI_Transmit(&hspi4, &reg_addr, 1, 100);
 8002508:	2364      	movs	r3, #100	@ 0x64
 800250a:	2201      	movs	r2, #1
 800250c:	f10d 0147 	add.w	r1, sp, #71	@ 0x47
 8002510:	4815      	ldr	r0, [pc, #84]	@ (8002568 <bmp388_interface_spi_write+0x7c>)
 8002512:	f004 facb 	bl	8006aac <HAL_SPI_Transmit>
    if (status != HAL_OK) {
 8002516:	b978      	cbnz	r0, 8002538 <bmp388_interface_spi_write+0x4c>
        HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
        return 1;
    }
    
    // Transmit data
    status = HAL_SPI_Transmit(&hspi4, buf, len, 100);
 8002518:	2364      	movs	r3, #100	@ 0x64
 800251a:	4632      	mov	r2, r6
 800251c:	4629      	mov	r1, r5
 800251e:	4812      	ldr	r0, [pc, #72]	@ (8002568 <bmp388_interface_spi_write+0x7c>)
 8002520:	f004 fac4 	bl	8006aac <HAL_SPI_Transmit>
 8002524:	4605      	mov	r5, r0
    
    // Pull CS high
    HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 8002526:	2201      	movs	r2, #1
 8002528:	2108      	movs	r1, #8
 800252a:	480e      	ldr	r0, [pc, #56]	@ (8002564 <bmp388_interface_spi_write+0x78>)
 800252c:	f001 f9a2 	bl	8003874 <HAL_GPIO_WritePin>
    
    if (status != HAL_OK) {
 8002530:	b94d      	cbnz	r5, 8002546 <bmp388_interface_spi_write+0x5a>
        CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
        return 1;
    }
    
    return 0;
}
 8002532:	4628      	mov	r0, r5
 8002534:	b012      	add	sp, #72	@ 0x48
 8002536:	bd70      	pop	{r4, r5, r6, pc}
        HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 8002538:	2201      	movs	r2, #1
 800253a:	2108      	movs	r1, #8
 800253c:	4809      	ldr	r0, [pc, #36]	@ (8002564 <bmp388_interface_spi_write+0x78>)
 800253e:	f001 f999 	bl	8003874 <HAL_GPIO_WritePin>
        return 1;
 8002542:	2501      	movs	r5, #1
 8002544:	e7f5      	b.n	8002532 <bmp388_interface_spi_write+0x46>
        sprintf(debug_msg, "BMP388: SPI write failed (reg=0x%02X)\r\n", reg);
 8002546:	ad01      	add	r5, sp, #4
 8002548:	4622      	mov	r2, r4
 800254a:	4908      	ldr	r1, [pc, #32]	@ (800256c <bmp388_interface_spi_write+0x80>)
 800254c:	4628      	mov	r0, r5
 800254e:	f008 fd81 	bl	800b054 <siprintf>
        CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8002552:	4628      	mov	r0, r5
 8002554:	f7fd fef4 	bl	8000340 <strlen>
 8002558:	b281      	uxth	r1, r0
 800255a:	4628      	mov	r0, r5
 800255c:	f007 f808 	bl	8009570 <CDC_Transmit_FS>
        return 1;
 8002560:	2501      	movs	r5, #1
 8002562:	e7e6      	b.n	8002532 <bmp388_interface_spi_write+0x46>
 8002564:	58020c00 	.word	0x58020c00
 8002568:	200015fc 	.word	0x200015fc
 800256c:	0800e0d0 	.word	0x0800e0d0

08002570 <bmp388_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void bmp388_interface_delay_ms(uint32_t ms)
{
 8002570:	b508      	push	{r3, lr}
    HAL_Delay(ms);
 8002572:	f000 fd5d 	bl	8003030 <HAL_Delay>
}
 8002576:	bd08      	pop	{r3, pc}

08002578 <bmp388_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void bmp388_interface_debug_print(const char *const fmt, ...)
{
 8002578:	b40f      	push	{r0, r1, r2, r3}
 800257a:	b510      	push	{r4, lr}
 800257c:	b0c2      	sub	sp, #264	@ 0x108
 800257e:	ab44      	add	r3, sp, #272	@ 0x110
 8002580:	f853 2b04 	ldr.w	r2, [r3], #4
    char debug_buffer[256];
    va_list args;
    va_start(args, fmt);
 8002584:	9301      	str	r3, [sp, #4]
    vsnprintf(debug_buffer, sizeof(debug_buffer), fmt, args);
 8002586:	ac02      	add	r4, sp, #8
 8002588:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800258c:	4620      	mov	r0, r4
 800258e:	f008 fdf5 	bl	800b17c <vsniprintf>
    va_end(args);
    
    CDC_Transmit_FS((uint8_t*)debug_buffer, strlen(debug_buffer));
 8002592:	4620      	mov	r0, r4
 8002594:	f7fd fed4 	bl	8000340 <strlen>
 8002598:	b281      	uxth	r1, r0
 800259a:	4620      	mov	r0, r4
 800259c:	f006 ffe8 	bl	8009570 <CDC_Transmit_FS>
}
 80025a0:	b042      	add	sp, #264	@ 0x108
 80025a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025a6:	b004      	add	sp, #16
 80025a8:	4770      	bx	lr
	...

080025ac <bmp388_fifo_receive_callback>:
static void MX_FDCAN1_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */
void bmp388_fifo_receive_callback(uint8_t type)
{
 80025ac:	b530      	push	{r4, r5, lr}
 80025ae:	b083      	sub	sp, #12
    switch (type)
 80025b0:	2801      	cmp	r0, #1
 80025b2:	d003      	beq.n	80025bc <bmp388_fifo_receive_callback+0x10>
 80025b4:	2802      	cmp	r0, #2
 80025b6:	d064      	beq.n	8002682 <bmp388_fifo_receive_callback+0xd6>
        default :
        {
            break;
        }
    }
}
 80025b8:	b003      	add	sp, #12
 80025ba:	bd30      	pop	{r4, r5, pc}
            frame_len = 256;
 80025bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025c0:	f8ad 3006 	strh.w	r3, [sp, #6]
            res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len);
 80025c4:	f10d 0306 	add.w	r3, sp, #6
 80025c8:	4a5f      	ldr	r2, [pc, #380]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 80025ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025ce:	485f      	ldr	r0, [pc, #380]	@ (800274c <bmp388_fifo_receive_callback+0x1a0>)
 80025d0:	f7ff fed6 	bl	8002380 <bmp388_fifo_read>
            if (res != 0)
 80025d4:	b908      	cbnz	r0, 80025da <bmp388_fifo_receive_callback+0x2e>
            for (i = 0; i < frame_len; i++)
 80025d6:	2400      	movs	r4, #0
 80025d8:	e038      	b.n	800264c <bmp388_fifo_receive_callback+0xa0>
                bmp388_interface_debug_print("bmp388: fifo read failed.\n");
 80025da:	485d      	ldr	r0, [pc, #372]	@ (8002750 <bmp388_fifo_receive_callback+0x1a4>)
 80025dc:	f7ff ffcc 	bl	8002578 <bmp388_interface_debug_print>
                return;
 80025e0:	e7ea      	b.n	80025b8 <bmp388_fifo_receive_callback+0xc>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 80025e2:	1c61      	adds	r1, r4, #1
 80025e4:	485b      	ldr	r0, [pc, #364]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 80025e6:	f7ff ffc7 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: temperature is %0.2fC.\n", gs_frame[i].data);
 80025ea:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80025ee:	4b56      	ldr	r3, [pc, #344]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 80025f0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80025f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80025f8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025fc:	ec53 2b17 	vmov	r2, r3, d7
 8002600:	4855      	ldr	r0, [pc, #340]	@ (8002758 <bmp388_fifo_receive_callback+0x1ac>)
 8002602:	f7ff ffb9 	bl	8002578 <bmp388_interface_debug_print>
 8002606:	e01f      	b.n	8002648 <bmp388_fifo_receive_callback+0x9c>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 8002608:	1c61      	adds	r1, r4, #1
 800260a:	4852      	ldr	r0, [pc, #328]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 800260c:	f7ff ffb4 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: pressure is %0.2fPa.\n", gs_frame[i].data);
 8002610:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8002614:	4b4c      	ldr	r3, [pc, #304]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 8002616:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800261a:	edd3 7a02 	vldr	s15, [r3, #8]
 800261e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002622:	ec53 2b17 	vmov	r2, r3, d7
 8002626:	484d      	ldr	r0, [pc, #308]	@ (800275c <bmp388_fifo_receive_callback+0x1b0>)
 8002628:	f7ff ffa6 	bl	8002578 <bmp388_interface_debug_print>
 800262c:	e00c      	b.n	8002648 <bmp388_fifo_receive_callback+0x9c>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 800262e:	1c61      	adds	r1, r4, #1
 8002630:	4848      	ldr	r0, [pc, #288]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 8002632:	f7ff ffa1 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: sensortime is %d.\n", gs_frame[i].raw);
 8002636:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 800263a:	4b43      	ldr	r3, [pc, #268]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 800263c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8002640:	6859      	ldr	r1, [r3, #4]
 8002642:	4847      	ldr	r0, [pc, #284]	@ (8002760 <bmp388_fifo_receive_callback+0x1b4>)
 8002644:	f7ff ff98 	bl	8002578 <bmp388_interface_debug_print>
            for (i = 0; i < frame_len; i++)
 8002648:	3401      	adds	r4, #1
 800264a:	b2a4      	uxth	r4, r4
 800264c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002650:	42a2      	cmp	r2, r4
 8002652:	d912      	bls.n	800267a <bmp388_fifo_receive_callback+0xce>
                if (gs_frame[i].type == BMP388_FRAME_TYPE_TEMPERATURE)
 8002654:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8002658:	493b      	ldr	r1, [pc, #236]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 800265a:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d0bf      	beq.n	80025e2 <bmp388_fifo_receive_callback+0x36>
                else if (gs_frame[i].type == BMP388_FRAME_TYPE_PRESSURE)
 8002662:	2b02      	cmp	r3, #2
 8002664:	d0d0      	beq.n	8002608 <bmp388_fifo_receive_callback+0x5c>
                else if (gs_frame[i].type == BMP388_FRAME_TYPE_SENSORTIME)
 8002666:	2b03      	cmp	r3, #3
 8002668:	d0e1      	beq.n	800262e <bmp388_fifo_receive_callback+0x82>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 800266a:	1c61      	adds	r1, r4, #1
 800266c:	4839      	ldr	r0, [pc, #228]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 800266e:	f7ff ff83 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: unknow type.\n");
 8002672:	483c      	ldr	r0, [pc, #240]	@ (8002764 <bmp388_fifo_receive_callback+0x1b8>)
 8002674:	f7ff ff80 	bl	8002578 <bmp388_interface_debug_print>
 8002678:	e7e6      	b.n	8002648 <bmp388_fifo_receive_callback+0x9c>
            gs_fifo_watermark_flag = 1;
 800267a:	4b3b      	ldr	r3, [pc, #236]	@ (8002768 <bmp388_fifo_receive_callback+0x1bc>)
 800267c:	2201      	movs	r2, #1
 800267e:	701a      	strb	r2, [r3, #0]
            break;
 8002680:	e79a      	b.n	80025b8 <bmp388_fifo_receive_callback+0xc>
            frame_len = 256;
 8002682:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002686:	f8ad 3006 	strh.w	r3, [sp, #6]
            res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len);
 800268a:	f10d 0306 	add.w	r3, sp, #6
 800268e:	4a2e      	ldr	r2, [pc, #184]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 8002690:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002694:	482d      	ldr	r0, [pc, #180]	@ (800274c <bmp388_fifo_receive_callback+0x1a0>)
 8002696:	f7ff fe73 	bl	8002380 <bmp388_fifo_read>
            if (res != 0)
 800269a:	b908      	cbnz	r0, 80026a0 <bmp388_fifo_receive_callback+0xf4>
            for (i = 0; i < frame_len; i++)
 800269c:	2400      	movs	r4, #0
 800269e:	e038      	b.n	8002712 <bmp388_fifo_receive_callback+0x166>
                bmp388_interface_debug_print("bmp388: fifo read failed.\n");
 80026a0:	482b      	ldr	r0, [pc, #172]	@ (8002750 <bmp388_fifo_receive_callback+0x1a4>)
 80026a2:	f7ff ff69 	bl	8002578 <bmp388_interface_debug_print>
                return;
 80026a6:	e787      	b.n	80025b8 <bmp388_fifo_receive_callback+0xc>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 80026a8:	1c61      	adds	r1, r4, #1
 80026aa:	482a      	ldr	r0, [pc, #168]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 80026ac:	f7ff ff64 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: temperature is %0.2fC.\n", gs_frame[i].data);
 80026b0:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80026b4:	4b24      	ldr	r3, [pc, #144]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 80026b6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80026ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80026be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026c2:	ec53 2b17 	vmov	r2, r3, d7
 80026c6:	4824      	ldr	r0, [pc, #144]	@ (8002758 <bmp388_fifo_receive_callback+0x1ac>)
 80026c8:	f7ff ff56 	bl	8002578 <bmp388_interface_debug_print>
 80026cc:	e01f      	b.n	800270e <bmp388_fifo_receive_callback+0x162>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 80026ce:	1c61      	adds	r1, r4, #1
 80026d0:	4820      	ldr	r0, [pc, #128]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 80026d2:	f7ff ff51 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: pressure is %0.2fPa.\n", gs_frame[i].data);
 80026d6:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80026da:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 80026dc:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80026e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80026e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026e8:	ec53 2b17 	vmov	r2, r3, d7
 80026ec:	481b      	ldr	r0, [pc, #108]	@ (800275c <bmp388_fifo_receive_callback+0x1b0>)
 80026ee:	f7ff ff43 	bl	8002578 <bmp388_interface_debug_print>
 80026f2:	e00c      	b.n	800270e <bmp388_fifo_receive_callback+0x162>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 80026f4:	1c61      	adds	r1, r4, #1
 80026f6:	4817      	ldr	r0, [pc, #92]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 80026f8:	f7ff ff3e 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: sensortime is %d.\n", gs_frame[i].raw);
 80026fc:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8002700:	4b11      	ldr	r3, [pc, #68]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 8002702:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8002706:	6859      	ldr	r1, [r3, #4]
 8002708:	4815      	ldr	r0, [pc, #84]	@ (8002760 <bmp388_fifo_receive_callback+0x1b4>)
 800270a:	f7ff ff35 	bl	8002578 <bmp388_interface_debug_print>
            for (i = 0; i < frame_len; i++)
 800270e:	3401      	adds	r4, #1
 8002710:	b2a4      	uxth	r4, r4
 8002712:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002716:	42a2      	cmp	r2, r4
 8002718:	d912      	bls.n	8002740 <bmp388_fifo_receive_callback+0x194>
                if (gs_frame[i].type == BMP388_FRAME_TYPE_TEMPERATURE)
 800271a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800271e:	490a      	ldr	r1, [pc, #40]	@ (8002748 <bmp388_fifo_receive_callback+0x19c>)
 8002720:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d0bf      	beq.n	80026a8 <bmp388_fifo_receive_callback+0xfc>
                else if (gs_frame[i].type == BMP388_FRAME_TYPE_PRESSURE)
 8002728:	2b02      	cmp	r3, #2
 800272a:	d0d0      	beq.n	80026ce <bmp388_fifo_receive_callback+0x122>
                else if (gs_frame[i].type == BMP388_FRAME_TYPE_SENSORTIME)
 800272c:	2b03      	cmp	r3, #3
 800272e:	d0e1      	beq.n	80026f4 <bmp388_fifo_receive_callback+0x148>
                    bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 8002730:	1c61      	adds	r1, r4, #1
 8002732:	4808      	ldr	r0, [pc, #32]	@ (8002754 <bmp388_fifo_receive_callback+0x1a8>)
 8002734:	f7ff ff20 	bl	8002578 <bmp388_interface_debug_print>
                    bmp388_interface_debug_print("bmp388: unknow type.\n");
 8002738:	480a      	ldr	r0, [pc, #40]	@ (8002764 <bmp388_fifo_receive_callback+0x1b8>)
 800273a:	f7ff ff1d 	bl	8002578 <bmp388_interface_debug_print>
 800273e:	e7e6      	b.n	800270e <bmp388_fifo_receive_callback+0x162>
            gs_fifo_full_flag = 1;
 8002740:	4b0a      	ldr	r3, [pc, #40]	@ (800276c <bmp388_fifo_receive_callback+0x1c0>)
 8002742:	2201      	movs	r2, #1
 8002744:	701a      	strb	r2, [r3, #0]
            break;
 8002746:	e737      	b.n	80025b8 <bmp388_fifo_receive_callback+0xc>
 8002748:	20000568 	.word	0x20000568
 800274c:	20001168 	.word	0x20001168
 8002750:	0800e0f8 	.word	0x0800e0f8
 8002754:	0800e114 	.word	0x0800e114
 8002758:	0800e12c 	.word	0x0800e12c
 800275c:	0800e14c 	.word	0x0800e14c
 8002760:	0800e16c 	.word	0x0800e16c
 8002764:	0800e188 	.word	0x0800e188
 8002768:	20001368 	.word	0x20001368
 800276c:	20001369 	.word	0x20001369

08002770 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002770:	b530      	push	{r4, r5, lr}
 8002772:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002774:	2400      	movs	r4, #0
 8002776:	9400      	str	r4, [sp, #0]
 8002778:	9401      	str	r4, [sp, #4]
 800277a:	9402      	str	r4, [sp, #8]
 800277c:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800277e:	f000 fceb 	bl	8003158 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002782:	2301      	movs	r3, #1
 8002784:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002788:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800278c:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800278e:	221f      	movs	r2, #31
 8002790:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002794:	2287      	movs	r2, #135	@ 0x87
 8002796:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800279a:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800279e:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80027a2:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80027a6:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80027aa:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80027ae:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80027b2:	4668      	mov	r0, sp
 80027b4:	f000 fcee 	bl	8003194 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80027b8:	2004      	movs	r0, #4
 80027ba:	f000 fcdb 	bl	8003174 <HAL_MPU_Enable>

}
 80027be:	b005      	add	sp, #20
 80027c0:	bd30      	pop	{r4, r5, pc}
	...

080027c4 <MX_GPIO_Init>:
{
 80027c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027c8:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ca:	ad07      	add	r5, sp, #28
 80027cc:	2400      	movs	r4, #0
 80027ce:	9407      	str	r4, [sp, #28]
 80027d0:	9408      	str	r4, [sp, #32]
 80027d2:	9409      	str	r4, [sp, #36]	@ 0x24
 80027d4:	940a      	str	r4, [sp, #40]	@ 0x28
 80027d6:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80027d8:	4b59      	ldr	r3, [pc, #356]	@ (8002940 <MX_GPIO_Init+0x17c>)
 80027da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80027de:	f042 0210 	orr.w	r2, r2, #16
 80027e2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80027e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80027ea:	f002 0210 	and.w	r2, r2, #16
 80027ee:	9201      	str	r2, [sp, #4]
 80027f0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80027f6:	f042 0204 	orr.w	r2, r2, #4
 80027fa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80027fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002802:	f002 0204 	and.w	r2, r2, #4
 8002806:	9202      	str	r2, [sp, #8]
 8002808:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800280a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800280e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002812:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002816:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800281a:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800281e:	9203      	str	r2, [sp, #12]
 8002820:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002822:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800282e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002832:	f002 0201 	and.w	r2, r2, #1
 8002836:	9204      	str	r2, [sp, #16]
 8002838:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800283a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800283e:	f042 0202 	orr.w	r2, r2, #2
 8002842:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002846:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800284a:	f002 0202 	and.w	r2, r2, #2
 800284e:	9205      	str	r2, [sp, #20]
 8002850:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002852:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002856:	f042 0208 	orr.w	r2, r2, #8
 800285a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800285e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	9306      	str	r3, [sp, #24]
 8002868:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 800286a:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 8002948 <MX_GPIO_Init+0x184>
 800286e:	4622      	mov	r2, r4
 8002870:	2110      	movs	r1, #16
 8002872:	4658      	mov	r0, fp
 8002874:	f000 fffe 	bl	8003874 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 8002878:	f8df 90d0 	ldr.w	r9, [pc, #208]	@ 800294c <MX_GPIO_Init+0x188>
 800287c:	4622      	mov	r2, r4
 800287e:	f247 2102 	movw	r1, #29186	@ 0x7202
 8002882:	4648      	mov	r0, r9
 8002884:	f000 fff6 	bl	8003874 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 8002888:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 8002950 <MX_GPIO_Init+0x18c>
 800288c:	4622      	mov	r2, r4
 800288e:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8002892:	4640      	mov	r0, r8
 8002894:	f000 ffee 	bl	8003874 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|ICP_INT_Pin, GPIO_PIN_RESET);
 8002898:	4e2a      	ldr	r6, [pc, #168]	@ (8002944 <MX_GPIO_Init+0x180>)
 800289a:	4622      	mov	r2, r4
 800289c:	2144      	movs	r1, #68	@ 0x44
 800289e:	4630      	mov	r0, r6
 80028a0:	f000 ffe8 	bl	8003874 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, BMP_CS_Pin|ICP_CS_Pin, GPIO_PIN_SET);
 80028a4:	2201      	movs	r2, #1
 80028a6:	2128      	movs	r1, #40	@ 0x28
 80028a8:	4630      	mov	r0, r6
 80028aa:	f000 ffe3 	bl	8003874 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 80028ae:	f04f 0a10 	mov.w	sl, #16
 80028b2:	f8cd a01c 	str.w	sl, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028b6:	2701      	movs	r7, #1
 80028b8:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ba:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028bc:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 80028be:	4629      	mov	r1, r5
 80028c0:	4658      	mov	r0, fp
 80028c2:	f000 fec7 	bl	8003654 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 80028c6:	f247 2302 	movw	r3, #29186	@ 0x7202
 80028ca:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028cc:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d0:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d2:	4629      	mov	r1, r5
 80028d4:	4648      	mov	r0, r9
 80028d6:	f000 febd 	bl	8003654 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 80028da:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80028de:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e0:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e4:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028e6:	4629      	mov	r1, r5
 80028e8:	4640      	mov	r0, r8
 80028ea:	f000 feb3 	bl	8003654 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 80028ee:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80028f2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028f4:	f44f 1988 	mov.w	r9, #1114112	@ 0x110000
 80028f8:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fc:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028fe:	4629      	mov	r1, r5
 8002900:	4640      	mov	r0, r8
 8002902:	f000 fea7 	bl	8003654 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|ICP_CS_Pin|ICP_INT_Pin;
 8002906:	236c      	movs	r3, #108	@ 0x6c
 8002908:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290a:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290e:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002910:	4629      	mov	r1, r5
 8002912:	4630      	mov	r0, r6
 8002914:	f000 fe9e 	bl	8003654 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BMP_INT_Pin;
 8002918:	f8cd a01c 	str.w	sl, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800291c:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002920:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 8002922:	4629      	mov	r1, r5
 8002924:	4630      	mov	r0, r6
 8002926:	f000 fe95 	bl	8003654 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(BMP_INT_EXTI_IRQn, 0, 0);
 800292a:	4622      	mov	r2, r4
 800292c:	4621      	mov	r1, r4
 800292e:	200a      	movs	r0, #10
 8002930:	f000 fbea 	bl	8003108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BMP_INT_EXTI_IRQn);
 8002934:	200a      	movs	r0, #10
 8002936:	f000 fbf7 	bl	8003128 <HAL_NVIC_EnableIRQ>
}
 800293a:	b00d      	add	sp, #52	@ 0x34
 800293c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002940:	58024400 	.word	0x58024400
 8002944:	58020c00 	.word	0x58020c00
 8002948:	58020800 	.word	0x58020800
 800294c:	58020400 	.word	0x58020400
 8002950:	58021000 	.word	0x58021000

08002954 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002954:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002956:	e7fe      	b.n	8002956 <Error_Handler+0x2>

08002958 <MX_SPI1_Init>:
{
 8002958:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 800295a:	4813      	ldr	r0, [pc, #76]	@ (80029a8 <MX_SPI1_Init+0x50>)
 800295c:	4b13      	ldr	r3, [pc, #76]	@ (80029ac <MX_SPI1_Init+0x54>)
 800295e:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002960:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002964:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002966:	2300      	movs	r3, #0
 8002968:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800296a:	2203      	movs	r2, #3
 800296c:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800296e:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002970:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002972:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002976:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002978:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800297a:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800297c:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800297e:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8002980:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002982:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002986:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002988:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800298a:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800298c:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800298e:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002990:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002992:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002994:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002996:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002998:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800299a:	f003 ffbf 	bl	800691c <HAL_SPI_Init>
 800299e:	b900      	cbnz	r0, 80029a2 <MX_SPI1_Init+0x4a>
}
 80029a0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80029a2:	f7ff ffd7 	bl	8002954 <Error_Handler>
 80029a6:	bf00      	nop
 80029a8:	2000170c 	.word	0x2000170c
 80029ac:	40013000 	.word	0x40013000

080029b0 <MX_SPI3_Init>:
{
 80029b0:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 80029b2:	4813      	ldr	r0, [pc, #76]	@ (8002a00 <MX_SPI3_Init+0x50>)
 80029b4:	4b13      	ldr	r3, [pc, #76]	@ (8002a04 <MX_SPI3_Init+0x54>)
 80029b6:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80029b8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80029bc:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80029be:	2300      	movs	r3, #0
 80029c0:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80029c2:	2203      	movs	r2, #3
 80029c4:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029c6:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029c8:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80029ca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80029ce:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029d0:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029d2:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80029d4:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029d6:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80029d8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80029da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029de:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80029e0:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80029e2:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80029e4:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80029e6:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80029e8:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80029ea:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80029ec:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80029ee:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80029f0:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80029f2:	f003 ff93 	bl	800691c <HAL_SPI_Init>
 80029f6:	b900      	cbnz	r0, 80029fa <MX_SPI3_Init+0x4a>
}
 80029f8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80029fa:	f7ff ffab 	bl	8002954 <Error_Handler>
 80029fe:	bf00      	nop
 8002a00:	20001684 	.word	0x20001684
 8002a04:	40003c00 	.word	0x40003c00

08002a08 <MX_SPI4_Init>:
{
 8002a08:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 8002a0a:	4813      	ldr	r0, [pc, #76]	@ (8002a58 <MX_SPI4_Init+0x50>)
 8002a0c:	4b13      	ldr	r3, [pc, #76]	@ (8002a5c <MX_SPI4_Init+0x54>)
 8002a0e:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002a10:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a14:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002a16:	2300      	movs	r3, #0
 8002a18:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a1a:	2207      	movs	r2, #7
 8002a1c:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a1e:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a20:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002a22:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002a26:	6182      	str	r2, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a28:	61c3      	str	r3, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a2a:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a2c:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a2e:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8002a30:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a32:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a36:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002a38:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002a3a:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a3c:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a3e:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002a40:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002a42:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002a44:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002a46:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002a48:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002a4a:	f003 ff67 	bl	800691c <HAL_SPI_Init>
 8002a4e:	b900      	cbnz	r0, 8002a52 <MX_SPI4_Init+0x4a>
}
 8002a50:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002a52:	f7ff ff7f 	bl	8002954 <Error_Handler>
 8002a56:	bf00      	nop
 8002a58:	200015fc 	.word	0x200015fc
 8002a5c:	40013400 	.word	0x40013400

08002a60 <MX_SPI6_Init>:
{
 8002a60:	b508      	push	{r3, lr}
  hspi6.Instance = SPI6;
 8002a62:	4813      	ldr	r0, [pc, #76]	@ (8002ab0 <MX_SPI6_Init+0x50>)
 8002a64:	4b13      	ldr	r3, [pc, #76]	@ (8002ab4 <MX_SPI6_Init+0x54>)
 8002a66:	6003      	str	r3, [r0, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8002a68:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a6c:	6043      	str	r3, [r0, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	6083      	str	r3, [r0, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 8002a72:	2203      	movs	r2, #3
 8002a74:	60c2      	str	r2, [r0, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a76:	6103      	str	r3, [r0, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a78:	6143      	str	r3, [r0, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8002a7a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002a7e:	6182      	str	r2, [r0, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a80:	61c3      	str	r3, [r0, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a82:	6203      	str	r3, [r0, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a84:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a86:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8002a88:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a8e:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002a90:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002a92:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a94:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a96:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002a98:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002a9a:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002a9c:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002a9e:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002aa0:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8002aa2:	f003 ff3b 	bl	800691c <HAL_SPI_Init>
 8002aa6:	b900      	cbnz	r0, 8002aaa <MX_SPI6_Init+0x4a>
}
 8002aa8:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002aaa:	f7ff ff53 	bl	8002954 <Error_Handler>
 8002aae:	bf00      	nop
 8002ab0:	20001574 	.word	0x20001574
 8002ab4:	58001400 	.word	0x58001400

08002ab8 <MX_UART8_Init>:
{
 8002ab8:	b508      	push	{r3, lr}
  huart8.Instance = UART8;
 8002aba:	4816      	ldr	r0, [pc, #88]	@ (8002b14 <MX_UART8_Init+0x5c>)
 8002abc:	4b16      	ldr	r3, [pc, #88]	@ (8002b18 <MX_UART8_Init+0x60>)
 8002abe:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 8002ac0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002ac4:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	6081      	str	r1, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002aca:	60c1      	str	r1, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002acc:	6101      	str	r1, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002ace:	230c      	movs	r3, #12
 8002ad0:	6143      	str	r3, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ad2:	6181      	str	r1, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ad4:	61c1      	str	r1, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ad6:	6201      	str	r1, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ad8:	6241      	str	r1, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ada:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8002adc:	460a      	mov	r2, r1
 8002ade:	f005 fae1 	bl	80080a4 <HAL_MultiProcessor_Init>
 8002ae2:	b970      	cbnz	r0, 8002b02 <MX_UART8_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	480b      	ldr	r0, [pc, #44]	@ (8002b14 <MX_UART8_Init+0x5c>)
 8002ae8:	f005 fb69 	bl	80081be <HAL_UARTEx_SetTxFifoThreshold>
 8002aec:	b958      	cbnz	r0, 8002b06 <MX_UART8_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002aee:	2100      	movs	r1, #0
 8002af0:	4808      	ldr	r0, [pc, #32]	@ (8002b14 <MX_UART8_Init+0x5c>)
 8002af2:	f005 fb89 	bl	8008208 <HAL_UARTEx_SetRxFifoThreshold>
 8002af6:	b940      	cbnz	r0, 8002b0a <MX_UART8_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8002af8:	4806      	ldr	r0, [pc, #24]	@ (8002b14 <MX_UART8_Init+0x5c>)
 8002afa:	f005 fb41 	bl	8008180 <HAL_UARTEx_DisableFifoMode>
 8002afe:	b930      	cbnz	r0, 8002b0e <MX_UART8_Init+0x56>
}
 8002b00:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002b02:	f7ff ff27 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002b06:	f7ff ff25 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002b0a:	f7ff ff23 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002b0e:	f7ff ff21 	bl	8002954 <Error_Handler>
 8002b12:	bf00      	nop
 8002b14:	20001400 	.word	0x20001400
 8002b18:	40007c00 	.word	0x40007c00

08002b1c <MX_UART4_Init>:
{
 8002b1c:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 8002b1e:	4816      	ldr	r0, [pc, #88]	@ (8002b78 <MX_UART4_Init+0x5c>)
 8002b20:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <MX_UART4_Init+0x60>)
 8002b22:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8002b24:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002b28:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	6081      	str	r1, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002b2e:	60c1      	str	r1, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002b30:	6101      	str	r1, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002b32:	230c      	movs	r3, #12
 8002b34:	6143      	str	r3, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b36:	6181      	str	r1, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b38:	61c1      	str	r1, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b3a:	6201      	str	r1, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b3c:	6241      	str	r1, [r0, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b3e:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8002b40:	460a      	mov	r2, r1
 8002b42:	f005 faaf 	bl	80080a4 <HAL_MultiProcessor_Init>
 8002b46:	b970      	cbnz	r0, 8002b66 <MX_UART4_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b48:	2100      	movs	r1, #0
 8002b4a:	480b      	ldr	r0, [pc, #44]	@ (8002b78 <MX_UART4_Init+0x5c>)
 8002b4c:	f005 fb37 	bl	80081be <HAL_UARTEx_SetTxFifoThreshold>
 8002b50:	b958      	cbnz	r0, 8002b6a <MX_UART4_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b52:	2100      	movs	r1, #0
 8002b54:	4808      	ldr	r0, [pc, #32]	@ (8002b78 <MX_UART4_Init+0x5c>)
 8002b56:	f005 fb57 	bl	8008208 <HAL_UARTEx_SetRxFifoThreshold>
 8002b5a:	b940      	cbnz	r0, 8002b6e <MX_UART4_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002b5c:	4806      	ldr	r0, [pc, #24]	@ (8002b78 <MX_UART4_Init+0x5c>)
 8002b5e:	f005 fb0f 	bl	8008180 <HAL_UARTEx_DisableFifoMode>
 8002b62:	b930      	cbnz	r0, 8002b72 <MX_UART4_Init+0x56>
}
 8002b64:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002b66:	f7ff fef5 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002b6a:	f7ff fef3 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002b6e:	f7ff fef1 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002b72:	f7ff feef 	bl	8002954 <Error_Handler>
 8002b76:	bf00      	nop
 8002b78:	20001494 	.word	0x20001494
 8002b7c:	40004c00 	.word	0x40004c00

08002b80 <MX_FDCAN1_Init>:
{
 8002b80:	b508      	push	{r3, lr}
  hfdcan1.Instance = FDCAN1;
 8002b82:	4814      	ldr	r0, [pc, #80]	@ (8002bd4 <MX_FDCAN1_Init+0x54>)
 8002b84:	4b14      	ldr	r3, [pc, #80]	@ (8002bd8 <MX_FDCAN1_Init+0x58>)
 8002b86:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	6083      	str	r3, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002b8c:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002b8e:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002b90:	7443      	strb	r3, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002b92:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8002b94:	2210      	movs	r2, #16
 8002b96:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002b98:	2201      	movs	r2, #1
 8002b9a:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8002b9c:	61c2      	str	r2, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8002b9e:	6202      	str	r2, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002ba0:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8002ba2:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8002ba4:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8002ba6:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8002ba8:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8002baa:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002bac:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8002bae:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002bb0:	2204      	movs	r2, #4
 8002bb2:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8002bb4:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002bb6:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8002bb8:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002bba:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8002bbc:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8002bbe:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8002bc0:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002bc2:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002bc4:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002bc6:	f000 fbfb 	bl	80033c0 <HAL_FDCAN_Init>
 8002bca:	b900      	cbnz	r0, 8002bce <MX_FDCAN1_Init+0x4e>
}
 8002bcc:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002bce:	f7ff fec1 	bl	8002954 <Error_Handler>
 8002bd2:	bf00      	nop
 8002bd4:	20001794 	.word	0x20001794
 8002bd8:	4000a000 	.word	0x4000a000

08002bdc <MX_USART1_UART_Init>:
{
 8002bdc:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8002bde:	4815      	ldr	r0, [pc, #84]	@ (8002c34 <MX_USART1_UART_Init+0x58>)
 8002be0:	4b15      	ldr	r3, [pc, #84]	@ (8002c38 <MX_USART1_UART_Init+0x5c>)
 8002be2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002be4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002be8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bea:	2300      	movs	r3, #0
 8002bec:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002bee:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002bf0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002bf2:	220c      	movs	r2, #12
 8002bf4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bf6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bf8:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bfa:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002bfc:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bfe:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c00:	f005 fa1d 	bl	800803e <HAL_UART_Init>
 8002c04:	b970      	cbnz	r0, 8002c24 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c06:	2100      	movs	r1, #0
 8002c08:	480a      	ldr	r0, [pc, #40]	@ (8002c34 <MX_USART1_UART_Init+0x58>)
 8002c0a:	f005 fad8 	bl	80081be <HAL_UARTEx_SetTxFifoThreshold>
 8002c0e:	b958      	cbnz	r0, 8002c28 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c10:	2100      	movs	r1, #0
 8002c12:	4808      	ldr	r0, [pc, #32]	@ (8002c34 <MX_USART1_UART_Init+0x58>)
 8002c14:	f005 faf8 	bl	8008208 <HAL_UARTEx_SetRxFifoThreshold>
 8002c18:	b940      	cbnz	r0, 8002c2c <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002c1a:	4806      	ldr	r0, [pc, #24]	@ (8002c34 <MX_USART1_UART_Init+0x58>)
 8002c1c:	f005 fab0 	bl	8008180 <HAL_UARTEx_DisableFifoMode>
 8002c20:	b930      	cbnz	r0, 8002c30 <MX_USART1_UART_Init+0x54>
}
 8002c22:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002c24:	f7ff fe96 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002c28:	f7ff fe94 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002c2c:	f7ff fe92 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002c30:	f7ff fe90 	bl	8002954 <Error_Handler>
 8002c34:	2000136c 	.word	0x2000136c
 8002c38:	40011000 	.word	0x40011000

08002c3c <MX_TIM1_Init>:
{
 8002c3c:	b510      	push	{r4, lr}
 8002c3e:	b096      	sub	sp, #88	@ 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c40:	2400      	movs	r4, #0
 8002c42:	9413      	str	r4, [sp, #76]	@ 0x4c
 8002c44:	9414      	str	r4, [sp, #80]	@ 0x50
 8002c46:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c48:	940c      	str	r4, [sp, #48]	@ 0x30
 8002c4a:	940d      	str	r4, [sp, #52]	@ 0x34
 8002c4c:	940e      	str	r4, [sp, #56]	@ 0x38
 8002c4e:	940f      	str	r4, [sp, #60]	@ 0x3c
 8002c50:	9410      	str	r4, [sp, #64]	@ 0x40
 8002c52:	9411      	str	r4, [sp, #68]	@ 0x44
 8002c54:	9412      	str	r4, [sp, #72]	@ 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c56:	222c      	movs	r2, #44	@ 0x2c
 8002c58:	4621      	mov	r1, r4
 8002c5a:	a801      	add	r0, sp, #4
 8002c5c:	f008 fa9c 	bl	800b198 <memset>
  htim1.Instance = TIM1;
 8002c60:	4824      	ldr	r0, [pc, #144]	@ (8002cf4 <MX_TIM1_Init+0xb8>)
 8002c62:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <MX_TIM1_Init+0xbc>)
 8002c64:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8002c66:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c68:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 8002c6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c6e:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c70:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c72:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c74:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c76:	f004 fbef 	bl	8007458 <HAL_TIM_PWM_Init>
 8002c7a:	2800      	cmp	r0, #0
 8002c7c:	d131      	bne.n	8002ce2 <MX_TIM1_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	9313      	str	r3, [sp, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002c82:	9314      	str	r3, [sp, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c84:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c86:	a913      	add	r1, sp, #76	@ 0x4c
 8002c88:	481a      	ldr	r0, [pc, #104]	@ (8002cf4 <MX_TIM1_Init+0xb8>)
 8002c8a:	f004 fcfd 	bl	8007688 <HAL_TIMEx_MasterConfigSynchronization>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	d129      	bne.n	8002ce6 <MX_TIM1_Init+0xaa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c92:	2360      	movs	r3, #96	@ 0x60
 8002c94:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002c96:	2200      	movs	r2, #0
 8002c98:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c9a:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c9c:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c9e:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ca0:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ca2:	9212      	str	r2, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ca4:	a90c      	add	r1, sp, #48	@ 0x30
 8002ca6:	4813      	ldr	r0, [pc, #76]	@ (8002cf4 <MX_TIM1_Init+0xb8>)
 8002ca8:	f004 fc50 	bl	800754c <HAL_TIM_PWM_ConfigChannel>
 8002cac:	b9e8      	cbnz	r0, 8002cea <MX_TIM1_Init+0xae>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002cb2:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002cb4:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002cb6:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002cb8:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002cba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cbe:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002cc0:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002cc2:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002cc4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002cc8:	9209      	str	r2, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002cca:	930a      	str	r3, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ccc:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002cce:	a901      	add	r1, sp, #4
 8002cd0:	4808      	ldr	r0, [pc, #32]	@ (8002cf4 <MX_TIM1_Init+0xb8>)
 8002cd2:	f004 fd29 	bl	8007728 <HAL_TIMEx_ConfigBreakDeadTime>
 8002cd6:	b950      	cbnz	r0, 8002cee <MX_TIM1_Init+0xb2>
  HAL_TIM_MspPostInit(&htim1);
 8002cd8:	4806      	ldr	r0, [pc, #24]	@ (8002cf4 <MX_TIM1_Init+0xb8>)
 8002cda:	f000 ffa5 	bl	8003c28 <HAL_TIM_MspPostInit>
}
 8002cde:	b016      	add	sp, #88	@ 0x58
 8002ce0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002ce2:	f7ff fe37 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002ce6:	f7ff fe35 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002cea:	f7ff fe33 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002cee:	f7ff fe31 	bl	8002954 <Error_Handler>
 8002cf2:	bf00      	nop
 8002cf4:	20001528 	.word	0x20001528
 8002cf8:	40010000 	.word	0x40010000

08002cfc <SystemClock_Config>:
{
 8002cfc:	b500      	push	{lr}
 8002cfe:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d00:	224c      	movs	r2, #76	@ 0x4c
 8002d02:	2100      	movs	r1, #0
 8002d04:	a809      	add	r0, sp, #36	@ 0x24
 8002d06:	f008 fa47 	bl	800b198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	a801      	add	r0, sp, #4
 8002d10:	f008 fa42 	bl	800b198 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002d14:	2002      	movs	r0, #2
 8002d16:	f001 fee3 	bl	8004ae0 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	4b27      	ldr	r3, [pc, #156]	@ (8002dbc <SystemClock_Config+0xc0>)
 8002d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d22:	f022 0201 	bic.w	r2, r2, #1
 8002d26:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	4a23      	ldr	r2, [pc, #140]	@ (8002dc0 <SystemClock_Config+0xc4>)
 8002d32:	6993      	ldr	r3, [r2, #24]
 8002d34:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002d38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d3c:	6193      	str	r3, [r2, #24]
 8002d3e:	6993      	ldr	r3, [r2, #24]
 8002d40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002d48:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc0 <SystemClock_Config+0xc4>)
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002d50:	d0fa      	beq.n	8002d48 <SystemClock_Config+0x4c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8002d52:	2322      	movs	r3, #34	@ 0x22
 8002d54:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002d56:	2301      	movs	r3, #1
 8002d58:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d5a:	2240      	movs	r2, #64	@ 0x40
 8002d5c:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002d5e:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d60:	2302      	movs	r3, #2
 8002d62:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d64:	2200      	movs	r2, #0
 8002d66:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002d68:	2104      	movs	r1, #4
 8002d6a:	9114      	str	r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002d6c:	210a      	movs	r1, #10
 8002d6e:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002d70:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 18;
 8002d72:	2112      	movs	r1, #18
 8002d74:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002d76:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002d78:	210c      	movs	r1, #12
 8002d7a:	9119      	str	r1, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8002d7c:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002d7e:	921b      	str	r2, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d80:	a809      	add	r0, sp, #36	@ 0x24
 8002d82:	f001 fedf 	bl	8004b44 <HAL_RCC_OscConfig>
 8002d86:	b9a8      	cbnz	r0, 8002db4 <SystemClock_Config+0xb8>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d88:	233f      	movs	r3, #63	@ 0x3f
 8002d8a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002d90:	2300      	movs	r3, #0
 8002d92:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002d94:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002d96:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002d98:	2340      	movs	r3, #64	@ 0x40
 8002d9a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002d9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002da0:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002da2:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002da4:	2101      	movs	r1, #1
 8002da6:	a801      	add	r0, sp, #4
 8002da8:	f002 fb20 	bl	80053ec <HAL_RCC_ClockConfig>
 8002dac:	b920      	cbnz	r0, 8002db8 <SystemClock_Config+0xbc>
}
 8002dae:	b01d      	add	sp, #116	@ 0x74
 8002db0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002db4:	f7ff fdce 	bl	8002954 <Error_Handler>
    Error_Handler();
 8002db8:	f7ff fdcc 	bl	8002954 <Error_Handler>
 8002dbc:	58000400 	.word	0x58000400
 8002dc0:	58024800 	.word	0x58024800

08002dc4 <main>:
{
 8002dc4:	b530      	push	{r4, r5, lr}
 8002dc6:	b091      	sub	sp, #68	@ 0x44
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dc8:	4a58      	ldr	r2, [pc, #352]	@ (8002f2c <main+0x168>)
 8002dca:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002dce:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002dd2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  MPU_Config();
 8002dd6:	f7ff fccb 	bl	8002770 <MPU_Config>
  HAL_Init();
 8002dda:	f000 f8e9 	bl	8002fb0 <HAL_Init>
  SystemClock_Config();
 8002dde:	f7ff ff8d 	bl	8002cfc <SystemClock_Config>
    Athena_Init(&led_pins);
 8002de2:	4853      	ldr	r0, [pc, #332]	@ (8002f30 <main+0x16c>)
 8002de4:	f7fd fcaa 	bl	800073c <Athena_Init>
  MX_GPIO_Init();
 8002de8:	f7ff fcec 	bl	80027c4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002dec:	f7ff fdb4 	bl	8002958 <MX_SPI1_Init>
  MX_SPI3_Init();
 8002df0:	f7ff fdde 	bl	80029b0 <MX_SPI3_Init>
  MX_SPI4_Init();
 8002df4:	f7ff fe08 	bl	8002a08 <MX_SPI4_Init>
  MX_SPI6_Init();
 8002df8:	f7ff fe32 	bl	8002a60 <MX_SPI6_Init>
  MX_UART8_Init();
 8002dfc:	f7ff fe5c 	bl	8002ab8 <MX_UART8_Init>
  MX_UART4_Init();
 8002e00:	f7ff fe8c 	bl	8002b1c <MX_UART4_Init>
  MX_FDCAN1_Init();
 8002e04:	f7ff febc 	bl	8002b80 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 8002e08:	f7ff fee8 	bl	8002bdc <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002e0c:	f7ff ff16 	bl	8002c3c <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 8002e10:	f006 f8de 	bl	8008fd0 <MX_USB_DEVICE_Init>
  HAL_Delay(2000);
 8002e14:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002e18:	f000 f90a 	bl	8003030 <HAL_Delay>
bmp_res = bmp388_fifo_init(BMP388_INTERFACE_SPI, BMP388_ADDRESS_ADO_LOW, bmp388_fifo_receive_callback);
 8002e1c:	4a45      	ldr	r2, [pc, #276]	@ (8002f34 <main+0x170>)
 8002e1e:	21ec      	movs	r1, #236	@ 0xec
 8002e20:	2001      	movs	r0, #1
 8002e22:	f7ff f8ab 	bl	8001f7c <bmp388_fifo_init>
if (bmp_res != 0)
 8002e26:	4604      	mov	r4, r0
 8002e28:	b148      	cbz	r0, 8002e3e <main+0x7a>
    int len = sprintf(buffer, "BMP388 FIFO initialization failed, code: %d\r\n", bmp_res);
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	4942      	ldr	r1, [pc, #264]	@ (8002f38 <main+0x174>)
 8002e2e:	4668      	mov	r0, sp
 8002e30:	f008 f910 	bl	800b054 <siprintf>
    CDC_Transmit_FS((uint8_t *)buffer, len);
 8002e34:	b281      	uxth	r1, r0
 8002e36:	4668      	mov	r0, sp
 8002e38:	f006 fb9a 	bl	8009570 <CDC_Transmit_FS>
 8002e3c:	e02b      	b.n	8002e96 <main+0xd2>
    CDC_Transmit_FS((uint8_t *)"BMP388 FIFO initialized successfully!\r\n", 39);
 8002e3e:	2127      	movs	r1, #39	@ 0x27
 8002e40:	483e      	ldr	r0, [pc, #248]	@ (8002f3c <main+0x178>)
 8002e42:	f006 fb95 	bl	8009570 <CDC_Transmit_FS>
 8002e46:	e026      	b.n	8002e96 <main+0xd2>
            print("BMP388: Read %d frames from FIFO\r\n", frame_len);
 8002e48:	f8bd 1000 	ldrh.w	r1, [sp]
 8002e4c:	483c      	ldr	r0, [pc, #240]	@ (8002f40 <main+0x17c>)
 8002e4e:	f7fd fd19 	bl	8000884 <print>
            if (frame_len > 0) {
 8002e52:	f8bd 3000 	ldrh.w	r3, [sp]
 8002e56:	b1db      	cbz	r3, 8002e90 <main+0xcc>
                if (gs_frame[0].type == BMP388_FRAME_TYPE_TEMPERATURE)
 8002e58:	4b3a      	ldr	r3, [pc, #232]	@ (8002f44 <main+0x180>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d034      	beq.n	8002eca <main+0x106>
                else if (gs_frame[0].type == BMP388_FRAME_TYPE_PRESSURE)
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d03d      	beq.n	8002ee0 <main+0x11c>
                if (frame_len > 1 && gs_frame[frame_len-1].type == BMP388_FRAME_TYPE_TEMPERATURE)
 8002e64:	f8bd 3000 	ldrh.w	r3, [sp]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d907      	bls.n	8002e7c <main+0xb8>
 8002e6c:	1e5a      	subs	r2, r3, #1
 8002e6e:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 8002e72:	4934      	ldr	r1, [pc, #208]	@ (8002f44 <main+0x180>)
 8002e74:	f811 1020 	ldrb.w	r1, [r1, r0, lsl #2]
 8002e78:	2901      	cmp	r1, #1
 8002e7a:	d03c      	beq.n	8002ef6 <main+0x132>
                else if (frame_len > 1 && gs_frame[frame_len-1].type == BMP388_FRAME_TYPE_PRESSURE)
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d907      	bls.n	8002e90 <main+0xcc>
 8002e80:	3b01      	subs	r3, #1
 8002e82:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002e86:	4a2f      	ldr	r2, [pc, #188]	@ (8002f44 <main+0x180>)
 8002e88:	f812 2021 	ldrb.w	r2, [r2, r1, lsl #2]
 8002e8c:	2a02      	cmp	r2, #2
 8002e8e:	d03f      	beq.n	8002f10 <main+0x14c>
    Set_LED_Color(LED_BLUE);
 8002e90:	2003      	movs	r0, #3
 8002e92:	f7fd fc63 	bl	800075c <Set_LED_Color>
    Set_LED_Color(LED_GREEN);
 8002e96:	2002      	movs	r0, #2
 8002e98:	f7fd fc60 	bl	800075c <Set_LED_Color>
    HAL_Delay(1000);
 8002e9c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ea0:	f000 f8c6 	bl	8003030 <HAL_Delay>
    if (bmp_res == 0) {
 8002ea4:	2c00      	cmp	r4, #0
 8002ea6:	d1f3      	bne.n	8002e90 <main+0xcc>
        frame_len = 256;
 8002ea8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eac:	f8ad 3000 	strh.w	r3, [sp]
        res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len);
 8002eb0:	466b      	mov	r3, sp
 8002eb2:	4a24      	ldr	r2, [pc, #144]	@ (8002f44 <main+0x180>)
 8002eb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002eb8:	4823      	ldr	r0, [pc, #140]	@ (8002f48 <main+0x184>)
 8002eba:	f7ff fa61 	bl	8002380 <bmp388_fifo_read>
        if (res != 0)
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	d0c2      	beq.n	8002e48 <main+0x84>
            print("BMP388: FIFO read failed.\r\n");
 8002ec2:	4822      	ldr	r0, [pc, #136]	@ (8002f4c <main+0x188>)
 8002ec4:	f7fd fcde 	bl	8000884 <print>
 8002ec8:	e7e2      	b.n	8002e90 <main+0xcc>
                    print("BMP388: First temp = %0.2fC\r\n", gs_frame[0].data);
 8002eca:	4b1e      	ldr	r3, [pc, #120]	@ (8002f44 <main+0x180>)
 8002ecc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ed0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ed4:	ec53 2b17 	vmov	r2, r3, d7
 8002ed8:	481d      	ldr	r0, [pc, #116]	@ (8002f50 <main+0x18c>)
 8002eda:	f7fd fcd3 	bl	8000884 <print>
 8002ede:	e7c1      	b.n	8002e64 <main+0xa0>
                    print("BMP388: First pressure = %0.2fPa\r\n", gs_frame[0].data);
 8002ee0:	4b18      	ldr	r3, [pc, #96]	@ (8002f44 <main+0x180>)
 8002ee2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ee6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002eea:	ec53 2b17 	vmov	r2, r3, d7
 8002eee:	4819      	ldr	r0, [pc, #100]	@ (8002f54 <main+0x190>)
 8002ef0:	f7fd fcc8 	bl	8000884 <print>
 8002ef4:	e7b6      	b.n	8002e64 <main+0xa0>
                    print("BMP388: Last temp = %0.2fC\r\n", gs_frame[frame_len-1].data);
 8002ef6:	4b13      	ldr	r3, [pc, #76]	@ (8002f44 <main+0x180>)
 8002ef8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002efc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f04:	ec53 2b17 	vmov	r2, r3, d7
 8002f08:	4813      	ldr	r0, [pc, #76]	@ (8002f58 <main+0x194>)
 8002f0a:	f7fd fcbb 	bl	8000884 <print>
 8002f0e:	e7bf      	b.n	8002e90 <main+0xcc>
                    print("BMP388: Last pressure = %0.2fPa\r\n", gs_frame[frame_len-1].data);
 8002f10:	4a0c      	ldr	r2, [pc, #48]	@ (8002f44 <main+0x180>)
 8002f12:	eb02 0381 	add.w	r3, r2, r1, lsl #2
 8002f16:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f1a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f1e:	ec53 2b17 	vmov	r2, r3, d7
 8002f22:	480e      	ldr	r0, [pc, #56]	@ (8002f5c <main+0x198>)
 8002f24:	f7fd fcae 	bl	8000884 <print>
 8002f28:	e7b2      	b.n	8002e90 <main+0xcc>
 8002f2a:	bf00      	nop
 8002f2c:	e000ed00 	.word	0xe000ed00
 8002f30:	20000000 	.word	0x20000000
 8002f34:	080025ad 	.word	0x080025ad
 8002f38:	0800e1a0 	.word	0x0800e1a0
 8002f3c:	0800e1d0 	.word	0x0800e1d0
 8002f40:	0800e214 	.word	0x0800e214
 8002f44:	20000568 	.word	0x20000568
 8002f48:	20001168 	.word	0x20001168
 8002f4c:	0800e1f8 	.word	0x0800e1f8
 8002f50:	0800e238 	.word	0x0800e238
 8002f54:	0800e258 	.word	0x0800e258
 8002f58:	0800e27c 	.word	0x0800e27c
 8002f5c:	0800e29c 	.word	0x0800e29c

08002f60 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002f60:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <HAL_InitTick+0x44>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	b90b      	cbnz	r3, 8002f6a <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8002f66:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002f68:	4770      	bx	lr
{
 8002f6a:	b510      	push	{r4, lr}
 8002f6c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002f6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002f72:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f76:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa8 <HAL_InitTick+0x48>)
 8002f78:	6810      	ldr	r0, [r2, #0]
 8002f7a:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f7e:	f000 f8d7 	bl	8003130 <HAL_SYSTICK_Config>
 8002f82:	b968      	cbnz	r0, 8002fa0 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f84:	2c0f      	cmp	r4, #15
 8002f86:	d901      	bls.n	8002f8c <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8002f88:	2001      	movs	r0, #1
 8002f8a:	e00a      	b.n	8002fa2 <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	4621      	mov	r1, r4
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	f000 f8b8 	bl	8003108 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f98:	4b04      	ldr	r3, [pc, #16]	@ (8002fac <HAL_InitTick+0x4c>)
 8002f9a:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	e000      	b.n	8002fa2 <HAL_InitTick+0x42>
      return HAL_ERROR;
 8002fa0:	2001      	movs	r0, #1
}
 8002fa2:	bd10      	pop	{r4, pc}
 8002fa4:	20000018 	.word	0x20000018
 8002fa8:	20000024 	.word	0x20000024
 8002fac:	2000001c 	.word	0x2000001c

08002fb0 <HAL_Init>:
{
 8002fb0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fb2:	2003      	movs	r0, #3
 8002fb4:	f000 f896 	bl	80030e4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002fb8:	f002 f91c 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8002fbc:	490f      	ldr	r1, [pc, #60]	@ (8002ffc <HAL_Init+0x4c>)
 8002fbe:	698b      	ldr	r3, [r1, #24]
 8002fc0:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002fc4:	4a0e      	ldr	r2, [pc, #56]	@ (8003000 <HAL_Init+0x50>)
 8002fc6:	5cd3      	ldrb	r3, [r2, r3]
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002fce:	698b      	ldr	r3, [r1, #24]
 8002fd0:	f003 030f 	and.w	r3, r3, #15
 8002fd4:	5cd3      	ldrb	r3, [r2, r3]
 8002fd6:	f003 031f 	and.w	r3, r3, #31
 8002fda:	fa20 f303 	lsr.w	r3, r0, r3
 8002fde:	4a09      	ldr	r2, [pc, #36]	@ (8003004 <HAL_Init+0x54>)
 8002fe0:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8002fe2:	4b09      	ldr	r3, [pc, #36]	@ (8003008 <HAL_Init+0x58>)
 8002fe4:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fe6:	200f      	movs	r0, #15
 8002fe8:	f7ff ffba 	bl	8002f60 <HAL_InitTick>
 8002fec:	b110      	cbz	r0, 8002ff4 <HAL_Init+0x44>
    return HAL_ERROR;
 8002fee:	2401      	movs	r4, #1
}
 8002ff0:	4620      	mov	r0, r4
 8002ff2:	bd10      	pop	{r4, pc}
 8002ff4:	4604      	mov	r4, r0
  HAL_MspInit();
 8002ff6:	f000 fc53 	bl	80038a0 <HAL_MspInit>
  return HAL_OK;
 8002ffa:	e7f9      	b.n	8002ff0 <HAL_Init+0x40>
 8002ffc:	58024400 	.word	0x58024400
 8003000:	0800e368 	.word	0x0800e368
 8003004:	20000020 	.word	0x20000020
 8003008:	20000024 	.word	0x20000024

0800300c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800300c:	4b03      	ldr	r3, [pc, #12]	@ (800301c <HAL_IncTick+0x10>)
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	4a03      	ldr	r2, [pc, #12]	@ (8003020 <HAL_IncTick+0x14>)
 8003012:	6811      	ldr	r1, [r2, #0]
 8003014:	440b      	add	r3, r1
 8003016:	6013      	str	r3, [r2, #0]
}
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	20000018 	.word	0x20000018
 8003020:	20001834 	.word	0x20001834

08003024 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003024:	4b01      	ldr	r3, [pc, #4]	@ (800302c <HAL_GetTick+0x8>)
 8003026:	6818      	ldr	r0, [r3, #0]
}
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	20001834 	.word	0x20001834

08003030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003030:	b538      	push	{r3, r4, r5, lr}
 8003032:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003034:	f7ff fff6 	bl	8003024 <HAL_GetTick>
 8003038:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800303a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800303e:	d002      	beq.n	8003046 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8003040:	4b04      	ldr	r3, [pc, #16]	@ (8003054 <HAL_Delay+0x24>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003046:	f7ff ffed 	bl	8003024 <HAL_GetTick>
 800304a:	1b40      	subs	r0, r0, r5
 800304c:	42a0      	cmp	r0, r4
 800304e:	d3fa      	bcc.n	8003046 <HAL_Delay+0x16>
  {
  }
}
 8003050:	bd38      	pop	{r3, r4, r5, pc}
 8003052:	bf00      	nop
 8003054:	20000018 	.word	0x20000018

08003058 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003058:	4b01      	ldr	r3, [pc, #4]	@ (8003060 <HAL_GetREVID+0x8>)
 800305a:	6818      	ldr	r0, [r3, #0]
}
 800305c:	0c00      	lsrs	r0, r0, #16
 800305e:	4770      	bx	lr
 8003060:	5c001000 	.word	0x5c001000

08003064 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003064:	2800      	cmp	r0, #0
 8003066:	db07      	blt.n	8003078 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003068:	f000 021f 	and.w	r2, r0, #31
 800306c:	0940      	lsrs	r0, r0, #5
 800306e:	2301      	movs	r3, #1
 8003070:	4093      	lsls	r3, r2
 8003072:	4a02      	ldr	r2, [pc, #8]	@ (800307c <__NVIC_EnableIRQ+0x18>)
 8003074:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	e000e100 	.word	0xe000e100

08003080 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003080:	2800      	cmp	r0, #0
 8003082:	db04      	blt.n	800308e <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003084:	0109      	lsls	r1, r1, #4
 8003086:	b2c9      	uxtb	r1, r1
 8003088:	4b04      	ldr	r3, [pc, #16]	@ (800309c <__NVIC_SetPriority+0x1c>)
 800308a:	5419      	strb	r1, [r3, r0]
 800308c:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308e:	f000 000f 	and.w	r0, r0, #15
 8003092:	0109      	lsls	r1, r1, #4
 8003094:	b2c9      	uxtb	r1, r1
 8003096:	4b02      	ldr	r3, [pc, #8]	@ (80030a0 <__NVIC_SetPriority+0x20>)
 8003098:	5419      	strb	r1, [r3, r0]
  }
}
 800309a:	4770      	bx	lr
 800309c:	e000e400 	.word	0xe000e400
 80030a0:	e000ed14 	.word	0xe000ed14

080030a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030a4:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030a6:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030aa:	f1c0 0c07 	rsb	ip, r0, #7
 80030ae:	f1bc 0f04 	cmp.w	ip, #4
 80030b2:	bf28      	it	cs
 80030b4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030b8:	1d03      	adds	r3, r0, #4
 80030ba:	2b06      	cmp	r3, #6
 80030bc:	d90f      	bls.n	80030de <NVIC_EncodePriority+0x3a>
 80030be:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c0:	f04f 3eff 	mov.w	lr, #4294967295
 80030c4:	fa0e f00c 	lsl.w	r0, lr, ip
 80030c8:	ea21 0100 	bic.w	r1, r1, r0
 80030cc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030ce:	fa0e fe03 	lsl.w	lr, lr, r3
 80030d2:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80030d6:	ea41 0002 	orr.w	r0, r1, r2
 80030da:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030de:	2300      	movs	r3, #0
 80030e0:	e7ee      	b.n	80030c0 <NVIC_EncodePriority+0x1c>
	...

080030e4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030e4:	4906      	ldr	r1, [pc, #24]	@ (8003100 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80030e6:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030e8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80030ec:	041b      	lsls	r3, r3, #16
 80030ee:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030f0:	0200      	lsls	r0, r0, #8
 80030f2:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030f6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80030f8:	4a02      	ldr	r2, [pc, #8]	@ (8003104 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80030fa:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80030fc:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80030fe:	4770      	bx	lr
 8003100:	e000ed00 	.word	0xe000ed00
 8003104:	05fa0000 	.word	0x05fa0000

08003108 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003108:	b510      	push	{r4, lr}
 800310a:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <HAL_NVIC_SetPriority+0x1c>)
 800310e:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003110:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003114:	f7ff ffc6 	bl	80030a4 <NVIC_EncodePriority>
 8003118:	4601      	mov	r1, r0
 800311a:	4620      	mov	r0, r4
 800311c:	f7ff ffb0 	bl	8003080 <__NVIC_SetPriority>
}
 8003120:	bd10      	pop	{r4, pc}
 8003122:	bf00      	nop
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003128:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800312a:	f7ff ff9b 	bl	8003064 <__NVIC_EnableIRQ>
}
 800312e:	bd08      	pop	{r3, pc}

08003130 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003130:	3801      	subs	r0, #1
 8003132:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003136:	d20b      	bcs.n	8003150 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003138:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800313c:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800313e:	4a05      	ldr	r2, [pc, #20]	@ (8003154 <HAL_SYSTICK_Config+0x24>)
 8003140:	21f0      	movs	r1, #240	@ 0xf0
 8003142:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003146:	2000      	movs	r0, #0
 8003148:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800314a:	2207      	movs	r2, #7
 800314c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800314e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003150:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003152:	4770      	bx	lr
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003158:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800315c:	4b04      	ldr	r3, [pc, #16]	@ (8003170 <HAL_MPU_Disable+0x18>)
 800315e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003160:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003164:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003166:	2200      	movs	r2, #0
 8003168:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	e000ed00 	.word	0xe000ed00

08003174 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003174:	f040 0001 	orr.w	r0, r0, #1
 8003178:	4b05      	ldr	r3, [pc, #20]	@ (8003190 <HAL_MPU_Enable+0x1c>)
 800317a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800317e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003180:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003184:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003186:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800318a:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800318e:	4770      	bx	lr
 8003190:	e000ed00 	.word	0xe000ed00

08003194 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003194:	7843      	ldrb	r3, [r0, #1]
 8003196:	4a14      	ldr	r2, [pc, #80]	@ (80031e8 <HAL_MPU_ConfigRegion+0x54>)
 8003198:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800319c:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80031a0:	f023 0301 	bic.w	r3, r3, #1
 80031a4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80031a8:	6843      	ldr	r3, [r0, #4]
 80031aa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031ae:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80031b0:	7ac3      	ldrb	r3, [r0, #11]
 80031b2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031b4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80031b8:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80031ba:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80031be:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80031c0:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80031c4:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80031c6:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80031ca:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80031cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80031d0:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80031d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80031d6:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80031d8:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80031dc:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80031de:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031e0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80031ec:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80031ee:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80031f0:	6804      	ldr	r4, [r0, #0]
 80031f2:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80031f6:	4a6f      	ldr	r2, [pc, #444]	@ (80033b4 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 80031f8:	4013      	ands	r3, r2
 80031fa:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 80031fe:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003202:	6804      	ldr	r4, [r0, #0]
 8003204:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003208:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 800320c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800320e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8003212:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003216:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003218:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800321a:	6804      	ldr	r4, [r0, #0]
 800321c:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003220:	4011      	ands	r1, r2
 8003222:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8003226:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800322a:	6804      	ldr	r4, [r0, #0]
 800322c:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003230:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8003234:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8003236:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800323a:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800323e:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003240:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003244:	6804      	ldr	r4, [r0, #0]
 8003246:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 800324a:	4011      	ands	r1, r2
 800324c:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8003250:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003254:	6804      	ldr	r4, [r0, #0]
 8003256:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 800325a:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 800325e:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003260:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8003264:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003268:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800326a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800326c:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003270:	6804      	ldr	r4, [r0, #0]
 8003272:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8003276:	4011      	ands	r1, r2
 8003278:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 800327c:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003280:	6804      	ldr	r4, [r0, #0]
 8003282:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8003286:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 800328a:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 800328c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8003290:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003294:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003296:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8003298:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800329c:	6804      	ldr	r4, [r0, #0]
 800329e:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80032a2:	4011      	ands	r1, r2
 80032a4:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 80032a8:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80032ac:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80032ae:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80032b0:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80032b4:	6804      	ldr	r4, [r0, #0]
 80032b6:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 80032ba:	4011      	ands	r1, r2
 80032bc:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 80032c0:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80032c4:	6804      	ldr	r4, [r0, #0]
 80032c6:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 80032ca:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 80032ce:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80032d0:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80032d4:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80032d8:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 80032da:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80032de:	6804      	ldr	r4, [r0, #0]
 80032e0:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 80032e4:	400a      	ands	r2, r1
 80032e6:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 80032ea:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80032ee:	6802      	ldr	r2, [r0, #0]
 80032f0:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80032f4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80032f8:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 80032fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80032fe:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003302:	6802      	ldr	r2, [r0, #0]
 8003304:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003308:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800330c:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 800330e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003312:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003316:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003318:	4a27      	ldr	r2, [pc, #156]	@ (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 800331a:	441a      	add	r2, r3
 800331c:	0092      	lsls	r2, r2, #2
 800331e:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003320:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003322:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003326:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003328:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800332a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800332e:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003330:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003332:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003334:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003338:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800333c:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800333e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003340:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8003342:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003346:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800334a:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800334c:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800334e:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8003350:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003354:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003358:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800335c:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 800335e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003362:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003366:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8003368:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 800336a:	fb01 fc04 	mul.w	ip, r1, r4
 800336e:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8003372:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003376:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8003378:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800337c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003380:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003384:	490d      	ldr	r1, [pc, #52]	@ (80033bc <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8003386:	428b      	cmp	r3, r1
 8003388:	d90d      	bls.n	80033a6 <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800338a:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800338e:	f043 0320 	orr.w	r3, r3, #32
 8003392:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003396:	2303      	movs	r3, #3
 8003398:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 800339c:	2001      	movs	r0, #1
 800339e:	e007      	b.n	80033b0 <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80033a0:	2300      	movs	r3, #0
 80033a2:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80033a6:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d8f8      	bhi.n	80033a0 <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80033ae:	2000      	movs	r0, #0
}
 80033b0:	bc30      	pop	{r4, r5}
 80033b2:	4770      	bx	lr
 80033b4:	ffff0003 	.word	0xffff0003
 80033b8:	10002b00 	.word	0x10002b00
 80033bc:	4000d3fc 	.word	0x4000d3fc

080033c0 <HAL_FDCAN_Init>:
{
 80033c0:	b530      	push	{r4, r5, lr}
 80033c2:	b095      	sub	sp, #84	@ 0x54
 80033c4:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80033c6:	224c      	movs	r2, #76	@ 0x4c
 80033c8:	49a0      	ldr	r1, [pc, #640]	@ (800364c <HAL_FDCAN_Init+0x28c>)
 80033ca:	a801      	add	r0, sp, #4
 80033cc:	f007 ff63 	bl	800b296 <memcpy>
  if (hfdcan == NULL)
 80033d0:	2c00      	cmp	r4, #0
 80033d2:	f000 8138 	beq.w	8003646 <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	4a9d      	ldr	r2, [pc, #628]	@ (8003650 <HAL_FDCAN_Init+0x290>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d020      	beq.n	8003420 <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80033de:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 80033e2:	b30b      	cbz	r3, 8003428 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80033e4:	6822      	ldr	r2, [r4, #0]
 80033e6:	6993      	ldr	r3, [r2, #24]
 80033e8:	f023 0310 	bic.w	r3, r3, #16
 80033ec:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 80033ee:	f7ff fe19 	bl	8003024 <HAL_GetTick>
 80033f2:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	699a      	ldr	r2, [r3, #24]
 80033f8:	f012 0f08 	tst.w	r2, #8
 80033fc:	d01a      	beq.n	8003434 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80033fe:	f7ff fe11 	bl	8003024 <HAL_GetTick>
 8003402:	1b43      	subs	r3, r0, r5
 8003404:	2b0a      	cmp	r3, #10
 8003406:	d9f5      	bls.n	80033f4 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003408:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003414:	2303      	movs	r3, #3
 8003416:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 800341a:	2001      	movs	r0, #1
}
 800341c:	b015      	add	sp, #84	@ 0x54
 800341e:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003420:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003424:	6063      	str	r3, [r4, #4]
 8003426:	e7da      	b.n	80033de <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8003428:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 800342c:	4620      	mov	r0, r4
 800342e:	f000 fa49 	bl	80038c4 <HAL_FDCAN_MspInit>
 8003432:	e7d7      	b.n	80033e4 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003434:	699a      	ldr	r2, [r3, #24]
 8003436:	f042 0201 	orr.w	r2, r2, #1
 800343a:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 800343c:	f7ff fdf2 	bl	8003024 <HAL_GetTick>
 8003440:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003442:	6823      	ldr	r3, [r4, #0]
 8003444:	699a      	ldr	r2, [r3, #24]
 8003446:	f012 0f01 	tst.w	r2, #1
 800344a:	d10f      	bne.n	800346c <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800344c:	f7ff fdea 	bl	8003024 <HAL_GetTick>
 8003450:	1b40      	subs	r0, r0, r5
 8003452:	280a      	cmp	r0, #10
 8003454:	d9f5      	bls.n	8003442 <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003456:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003462:	2303      	movs	r3, #3
 8003464:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8003468:	2001      	movs	r0, #1
 800346a:	e7d7      	b.n	800341c <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800346c:	699a      	ldr	r2, [r3, #24]
 800346e:	f042 0202 	orr.w	r2, r2, #2
 8003472:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003474:	7c23      	ldrb	r3, [r4, #16]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d040      	beq.n	80034fc <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800347a:	6822      	ldr	r2, [r4, #0]
 800347c:	6993      	ldr	r3, [r2, #24]
 800347e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003482:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003484:	7c63      	ldrb	r3, [r4, #17]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d03e      	beq.n	8003508 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800348a:	6822      	ldr	r2, [r4, #0]
 800348c:	6993      	ldr	r3, [r2, #24]
 800348e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003492:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003494:	7ca3      	ldrb	r3, [r4, #18]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d03c      	beq.n	8003514 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800349a:	6822      	ldr	r2, [r4, #0]
 800349c:	6993      	ldr	r3, [r2, #24]
 800349e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80034a2:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80034a4:	6822      	ldr	r2, [r4, #0]
 80034a6:	6993      	ldr	r3, [r2, #24]
 80034a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034ac:	68a1      	ldr	r1, [r4, #8]
 80034ae:	430b      	orrs	r3, r1
 80034b0:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80034b2:	6822      	ldr	r2, [r4, #0]
 80034b4:	6993      	ldr	r3, [r2, #24]
 80034b6:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 80034ba:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80034bc:	6822      	ldr	r2, [r4, #0]
 80034be:	6913      	ldr	r3, [r2, #16]
 80034c0:	f023 0310 	bic.w	r3, r3, #16
 80034c4:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80034c6:	68e3      	ldr	r3, [r4, #12]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d029      	beq.n	8003520 <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d02c      	beq.n	800352a <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	f000 809b 	beq.w	800360c <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80034d6:	6822      	ldr	r2, [r4, #0]
 80034d8:	6993      	ldr	r3, [r2, #24]
 80034da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034de:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80034e0:	6822      	ldr	r2, [r4, #0]
 80034e2:	6913      	ldr	r3, [r2, #16]
 80034e4:	f043 0310 	orr.w	r3, r3, #16
 80034e8:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80034ea:	68e3      	ldr	r3, [r4, #12]
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d11c      	bne.n	800352a <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80034f0:	6822      	ldr	r2, [r4, #0]
 80034f2:	6993      	ldr	r3, [r2, #24]
 80034f4:	f043 0320 	orr.w	r3, r3, #32
 80034f8:	6193      	str	r3, [r2, #24]
 80034fa:	e016      	b.n	800352a <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80034fc:	6822      	ldr	r2, [r4, #0]
 80034fe:	6993      	ldr	r3, [r2, #24]
 8003500:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003504:	6193      	str	r3, [r2, #24]
 8003506:	e7bd      	b.n	8003484 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003508:	6822      	ldr	r2, [r4, #0]
 800350a:	6993      	ldr	r3, [r2, #24]
 800350c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003510:	6193      	str	r3, [r2, #24]
 8003512:	e7bf      	b.n	8003494 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003514:	6822      	ldr	r2, [r4, #0]
 8003516:	6993      	ldr	r3, [r2, #24]
 8003518:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800351c:	6193      	str	r3, [r2, #24]
 800351e:	e7c1      	b.n	80034a4 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003520:	6822      	ldr	r2, [r4, #0]
 8003522:	6993      	ldr	r3, [r2, #24]
 8003524:	f043 0304 	orr.w	r3, r3, #4
 8003528:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800352a:	69a3      	ldr	r3, [r4, #24]
 800352c:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800352e:	69e3      	ldr	r3, [r4, #28]
 8003530:	3b01      	subs	r3, #1
 8003532:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003534:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003538:	6a22      	ldr	r2, [r4, #32]
 800353a:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800353c:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800353e:	6962      	ldr	r2, [r4, #20]
 8003540:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003542:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003544:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003548:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800354a:	68a3      	ldr	r3, [r4, #8]
 800354c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003550:	d062      	beq.n	8003618 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003552:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003554:	b133      	cbz	r3, 8003564 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003556:	6822      	ldr	r2, [r4, #0]
 8003558:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800355c:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800355e:	430b      	orrs	r3, r1
 8003560:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003564:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003566:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003568:	42d3      	cmn	r3, r2
 800356a:	d00d      	beq.n	8003588 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800356c:	6821      	ldr	r1, [r4, #0]
 800356e:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 8003572:	f023 0307 	bic.w	r3, r3, #7
 8003576:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8003578:	a814      	add	r0, sp, #80	@ 0x50
 800357a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800357e:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003588:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800358a:	b16b      	cbz	r3, 80035a8 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800358c:	6821      	ldr	r1, [r4, #0]
 800358e:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8003592:	f023 0307 	bic.w	r3, r3, #7
 8003596:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003598:	a814      	add	r0, sp, #80	@ 0x50
 800359a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800359e:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80035a8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80035aa:	b173      	cbz	r3, 80035ca <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80035ac:	6821      	ldr	r1, [r4, #0]
 80035ae:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80035b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035b6:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80035b8:	a814      	add	r0, sp, #80	@ 0x50
 80035ba:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80035be:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80035c2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80035c6:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80035ca:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80035cc:	b173      	cbz	r3, 80035ec <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80035ce:	6821      	ldr	r1, [r4, #0]
 80035d0:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80035d4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80035d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80035da:	a814      	add	r0, sp, #80	@ 0x50
 80035dc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80035e0:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80035e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80035e8:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 80035ec:	6822      	ldr	r2, [r4, #0]
 80035ee:	4b18      	ldr	r3, [pc, #96]	@ (8003650 <HAL_FDCAN_Init+0x290>)
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d022      	beq.n	800363a <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 80035f4:	2300      	movs	r3, #0
 80035f6:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80035fa:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80035fe:	2301      	movs	r3, #1
 8003600:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003604:	4620      	mov	r0, r4
 8003606:	f7ff fdf1 	bl	80031ec <FDCAN_CalcultateRamBlockAddresses>
  return status;
 800360a:	e707      	b.n	800341c <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800360c:	6822      	ldr	r2, [r4, #0]
 800360e:	6993      	ldr	r3, [r2, #24]
 8003610:	f043 0320 	orr.w	r3, r3, #32
 8003614:	6193      	str	r3, [r2, #24]
 8003616:	e788      	b.n	800352a <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003618:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800361a:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800361c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800361e:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003620:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003624:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003626:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003628:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800362c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800362e:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003630:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003632:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003636:	60cb      	str	r3, [r1, #12]
 8003638:	e78b      	b.n	8003552 <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800363a:	6862      	ldr	r2, [r4, #4]
 800363c:	6893      	ldr	r3, [r2, #8]
 800363e:	f023 0303 	bic.w	r3, r3, #3
 8003642:	6093      	str	r3, [r2, #8]
 8003644:	e7d6      	b.n	80035f4 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 8003646:	2001      	movs	r0, #1
 8003648:	e6e8      	b.n	800341c <HAL_FDCAN_Init+0x5c>
 800364a:	bf00      	nop
 800364c:	0800d5c0 	.word	0x0800d5c0
 8003650:	4000a000 	.word	0x4000a000

08003654 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003656:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8003658:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800365a:	e06b      	b.n	8003734 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800365c:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800365e:	005e      	lsls	r6, r3, #1
 8003660:	2403      	movs	r4, #3
 8003662:	40b4      	lsls	r4, r6
 8003664:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003668:	68cc      	ldr	r4, [r1, #12]
 800366a:	40b4      	lsls	r4, r6
 800366c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800366e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003670:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003672:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003676:	684c      	ldr	r4, [r1, #4]
 8003678:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800367c:	409c      	lsls	r4, r3
 800367e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003680:	6044      	str	r4, [r0, #4]
 8003682:	e069      	b.n	8003758 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003684:	08dd      	lsrs	r5, r3, #3
 8003686:	3508      	adds	r5, #8
 8003688:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800368c:	f003 0c07 	and.w	ip, r3, #7
 8003690:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003694:	f04f 0e0f 	mov.w	lr, #15
 8003698:	fa0e fe0c 	lsl.w	lr, lr, ip
 800369c:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80036a0:	690c      	ldr	r4, [r1, #16]
 80036a2:	fa04 f40c 	lsl.w	r4, r4, ip
 80036a6:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80036aa:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80036ae:	e06b      	b.n	8003788 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036b0:	2409      	movs	r4, #9
 80036b2:	e000      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 80036b4:	2400      	movs	r4, #0
 80036b6:	fa04 f40e 	lsl.w	r4, r4, lr
 80036ba:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036bc:	f10c 0c02 	add.w	ip, ip, #2
 80036c0:	4d69      	ldr	r5, [pc, #420]	@ (8003868 <HAL_GPIO_Init+0x214>)
 80036c2:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036c6:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80036ca:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80036cc:	43d4      	mvns	r4, r2
 80036ce:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036d2:	684f      	ldr	r7, [r1, #4]
 80036d4:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80036d8:	d001      	beq.n	80036de <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 80036da:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80036de:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80036e2:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80036e4:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80036e6:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036ea:	684f      	ldr	r7, [r1, #4]
 80036ec:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80036f0:	d001      	beq.n	80036f6 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 80036f2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80036f6:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80036fa:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80036fc:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8003700:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003704:	684f      	ldr	r7, [r1, #4]
 8003706:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800370a:	d001      	beq.n	8003710 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 800370c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003710:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8003714:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003718:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 800371c:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800371e:	684e      	ldr	r6, [r1, #4]
 8003720:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8003724:	d001      	beq.n	800372a <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 8003726:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800372a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800372e:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003732:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003734:	680a      	ldr	r2, [r1, #0]
 8003736:	fa32 f403 	lsrs.w	r4, r2, r3
 800373a:	f000 8092 	beq.w	8003862 <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800373e:	f04f 0c01 	mov.w	ip, #1
 8003742:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8003746:	ea1c 0202 	ands.w	r2, ip, r2
 800374a:	d0f2      	beq.n	8003732 <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800374c:	684c      	ldr	r4, [r1, #4]
 800374e:	f004 0403 	and.w	r4, r4, #3
 8003752:	3c01      	subs	r4, #1
 8003754:	2c01      	cmp	r4, #1
 8003756:	d981      	bls.n	800365c <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003758:	684c      	ldr	r4, [r1, #4]
 800375a:	f004 0403 	and.w	r4, r4, #3
 800375e:	2c03      	cmp	r4, #3
 8003760:	d00c      	beq.n	800377c <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 8003762:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003764:	005d      	lsls	r5, r3, #1
 8003766:	f04f 0c03 	mov.w	ip, #3
 800376a:	fa0c fc05 	lsl.w	ip, ip, r5
 800376e:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003772:	688c      	ldr	r4, [r1, #8]
 8003774:	40ac      	lsls	r4, r5
 8003776:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 800377a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800377c:	684c      	ldr	r4, [r1, #4]
 800377e:	f004 0403 	and.w	r4, r4, #3
 8003782:	2c02      	cmp	r4, #2
 8003784:	f43f af7e 	beq.w	8003684 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8003788:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800378a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800378e:	f04f 0c03 	mov.w	ip, #3
 8003792:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003796:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800379a:	684c      	ldr	r4, [r1, #4]
 800379c:	f004 0403 	and.w	r4, r4, #3
 80037a0:	fa04 f40e 	lsl.w	r4, r4, lr
 80037a4:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80037a8:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037aa:	684c      	ldr	r4, [r1, #4]
 80037ac:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80037b0:	d0bf      	beq.n	8003732 <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037b2:	4c2e      	ldr	r4, [pc, #184]	@ (800386c <HAL_GPIO_Init+0x218>)
 80037b4:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 80037b8:	f045 0502 	orr.w	r5, r5, #2
 80037bc:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 80037c0:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 80037c4:	f004 0402 	and.w	r4, r4, #2
 80037c8:	9401      	str	r4, [sp, #4]
 80037ca:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80037cc:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80037d0:	f10c 0502 	add.w	r5, ip, #2
 80037d4:	4c24      	ldr	r4, [pc, #144]	@ (8003868 <HAL_GPIO_Init+0x214>)
 80037d6:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80037da:	f003 0e03 	and.w	lr, r3, #3
 80037de:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80037e2:	240f      	movs	r4, #15
 80037e4:	fa04 f40e 	lsl.w	r4, r4, lr
 80037e8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037ec:	4c20      	ldr	r4, [pc, #128]	@ (8003870 <HAL_GPIO_Init+0x21c>)
 80037ee:	42a0      	cmp	r0, r4
 80037f0:	f43f af60 	beq.w	80036b4 <HAL_GPIO_Init+0x60>
 80037f4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80037f8:	42a0      	cmp	r0, r4
 80037fa:	d022      	beq.n	8003842 <HAL_GPIO_Init+0x1ee>
 80037fc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003800:	42a0      	cmp	r0, r4
 8003802:	d020      	beq.n	8003846 <HAL_GPIO_Init+0x1f2>
 8003804:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003808:	42a0      	cmp	r0, r4
 800380a:	d01e      	beq.n	800384a <HAL_GPIO_Init+0x1f6>
 800380c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003810:	42a0      	cmp	r0, r4
 8003812:	d01c      	beq.n	800384e <HAL_GPIO_Init+0x1fa>
 8003814:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003818:	42a0      	cmp	r0, r4
 800381a:	d01a      	beq.n	8003852 <HAL_GPIO_Init+0x1fe>
 800381c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003820:	42a0      	cmp	r0, r4
 8003822:	d018      	beq.n	8003856 <HAL_GPIO_Init+0x202>
 8003824:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003828:	42a0      	cmp	r0, r4
 800382a:	d016      	beq.n	800385a <HAL_GPIO_Init+0x206>
 800382c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003830:	42a0      	cmp	r0, r4
 8003832:	d014      	beq.n	800385e <HAL_GPIO_Init+0x20a>
 8003834:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003838:	42a0      	cmp	r0, r4
 800383a:	f43f af39 	beq.w	80036b0 <HAL_GPIO_Init+0x5c>
 800383e:	240a      	movs	r4, #10
 8003840:	e739      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 8003842:	2401      	movs	r4, #1
 8003844:	e737      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 8003846:	2402      	movs	r4, #2
 8003848:	e735      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 800384a:	2403      	movs	r4, #3
 800384c:	e733      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 800384e:	2404      	movs	r4, #4
 8003850:	e731      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 8003852:	2405      	movs	r4, #5
 8003854:	e72f      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 8003856:	2406      	movs	r4, #6
 8003858:	e72d      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 800385a:	2407      	movs	r4, #7
 800385c:	e72b      	b.n	80036b6 <HAL_GPIO_Init+0x62>
 800385e:	2408      	movs	r4, #8
 8003860:	e729      	b.n	80036b6 <HAL_GPIO_Init+0x62>
  }
}
 8003862:	b003      	add	sp, #12
 8003864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003866:	bf00      	nop
 8003868:	58000400 	.word	0x58000400
 800386c:	58024400 	.word	0x58024400
 8003870:	58020000 	.word	0x58020000

08003874 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003874:	b10a      	cbz	r2, 800387a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003876:	6181      	str	r1, [r0, #24]
 8003878:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800387a:	0409      	lsls	r1, r1, #16
 800387c:	6181      	str	r1, [r0, #24]
  }
}
 800387e:	4770      	bx	lr

08003880 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003880:	4770      	bx	lr

08003882 <HAL_GPIO_EXTI_IRQHandler>:
{
 8003882:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8003884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388c:	4203      	tst	r3, r0
 800388e:	d100      	bne.n	8003892 <HAL_GPIO_EXTI_IRQHandler+0x10>
}
 8003890:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003892:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003896:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800389a:	f7ff fff1 	bl	8003880 <HAL_GPIO_EXTI_Callback>
}
 800389e:	e7f7      	b.n	8003890 <HAL_GPIO_EXTI_IRQHandler+0xe>

080038a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038a0:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038a2:	4b07      	ldr	r3, [pc, #28]	@ (80038c0 <HAL_MspInit+0x20>)
 80038a4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80038a8:	f042 0202 	orr.w	r2, r2, #2
 80038ac:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 80038b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	9301      	str	r3, [sp, #4]
 80038ba:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038bc:	b002      	add	sp, #8
 80038be:	4770      	bx	lr
 80038c0:	58024400 	.word	0x58024400

080038c4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80038c4:	b510      	push	{r4, lr}
 80038c6:	b0b8      	sub	sp, #224	@ 0xe0
 80038c8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ca:	2100      	movs	r1, #0
 80038cc:	9133      	str	r1, [sp, #204]	@ 0xcc
 80038ce:	9134      	str	r1, [sp, #208]	@ 0xd0
 80038d0:	9135      	str	r1, [sp, #212]	@ 0xd4
 80038d2:	9136      	str	r1, [sp, #216]	@ 0xd8
 80038d4:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80038d6:	22c0      	movs	r2, #192	@ 0xc0
 80038d8:	a802      	add	r0, sp, #8
 80038da:	f007 fc5d 	bl	800b198 <memset>
  if(hfdcan->Instance==FDCAN1)
 80038de:	6822      	ldr	r2, [r4, #0]
 80038e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003958 <HAL_FDCAN_MspInit+0x94>)
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d001      	beq.n	80038ea <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80038e6:	b038      	add	sp, #224	@ 0xe0
 80038e8:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80038ea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80038ee:	2300      	movs	r3, #0
 80038f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80038f4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80038f8:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038fa:	a802      	add	r0, sp, #8
 80038fc:	f002 f80e 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 8003900:	bb30      	cbnz	r0, 8003950 <HAL_FDCAN_MspInit+0x8c>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8003902:	4b16      	ldr	r3, [pc, #88]	@ (800395c <HAL_FDCAN_MspInit+0x98>)
 8003904:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8003908:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800390c:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8003910:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8003914:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8003918:	9200      	str	r2, [sp, #0]
 800391a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800391c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003920:	f042 0208 	orr.w	r2, r2, #8
 8003924:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800392c:	f003 0308 	and.w	r3, r3, #8
 8003930:	9301      	str	r3, [sp, #4]
 8003932:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MPU_CAN_RX_Pin|MPU_CAN_TX_Pin;
 8003934:	2303      	movs	r3, #3
 8003936:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003938:	2302      	movs	r3, #2
 800393a:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393c:	2300      	movs	r3, #0
 800393e:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003940:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8003942:	2309      	movs	r3, #9
 8003944:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003946:	a933      	add	r1, sp, #204	@ 0xcc
 8003948:	4805      	ldr	r0, [pc, #20]	@ (8003960 <HAL_FDCAN_MspInit+0x9c>)
 800394a:	f7ff fe83 	bl	8003654 <HAL_GPIO_Init>
}
 800394e:	e7ca      	b.n	80038e6 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 8003950:	f7ff f800 	bl	8002954 <Error_Handler>
 8003954:	e7d5      	b.n	8003902 <HAL_FDCAN_MspInit+0x3e>
 8003956:	bf00      	nop
 8003958:	4000a000 	.word	0x4000a000
 800395c:	58024400 	.word	0x58024400
 8003960:	58020c00 	.word	0x58020c00

08003964 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003966:	b0c3      	sub	sp, #268	@ 0x10c
 8003968:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396a:	2100      	movs	r1, #0
 800396c:	913d      	str	r1, [sp, #244]	@ 0xf4
 800396e:	913e      	str	r1, [sp, #248]	@ 0xf8
 8003970:	913f      	str	r1, [sp, #252]	@ 0xfc
 8003972:	9140      	str	r1, [sp, #256]	@ 0x100
 8003974:	9141      	str	r1, [sp, #260]	@ 0x104
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003976:	22c0      	movs	r2, #192	@ 0xc0
 8003978:	a80c      	add	r0, sp, #48	@ 0x30
 800397a:	f007 fc0d 	bl	800b198 <memset>
  if(hspi->Instance==SPI1)
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	4a92      	ldr	r2, [pc, #584]	@ (8003bcc <HAL_SPI_MspInit+0x268>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00c      	beq.n	80039a0 <HAL_SPI_MspInit+0x3c>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8003986:	4a92      	ldr	r2, [pc, #584]	@ (8003bd0 <HAL_SPI_MspInit+0x26c>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d054      	beq.n	8003a36 <HAL_SPI_MspInit+0xd2>

    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 800398c:	4a91      	ldr	r2, [pc, #580]	@ (8003bd4 <HAL_SPI_MspInit+0x270>)
 800398e:	4293      	cmp	r3, r2
 8003990:	f000 809e 	beq.w	8003ad0 <HAL_SPI_MspInit+0x16c>

    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }
  else if(hspi->Instance==SPI6)
 8003994:	4a90      	ldr	r2, [pc, #576]	@ (8003bd8 <HAL_SPI_MspInit+0x274>)
 8003996:	4293      	cmp	r3, r2
 8003998:	f000 80cd 	beq.w	8003b36 <HAL_SPI_MspInit+0x1d2>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 800399c:	b043      	add	sp, #268	@ 0x10c
 800399e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80039a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80039a4:	2300      	movs	r3, #0
 80039a6:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039aa:	a80c      	add	r0, sp, #48	@ 0x30
 80039ac:	f001 ffb6 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 80039b0:	2800      	cmp	r0, #0
 80039b2:	d13d      	bne.n	8003a30 <HAL_SPI_MspInit+0xcc>
    __HAL_RCC_SPI1_CLK_ENABLE();
 80039b4:	4b89      	ldr	r3, [pc, #548]	@ (8003bdc <HAL_SPI_MspInit+0x278>)
 80039b6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80039ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80039be:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80039c2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80039c6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80039ca:	9201      	str	r2, [sp, #4]
 80039cc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80039d2:	f042 0201 	orr.w	r2, r2, #1
 80039d6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80039da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80039de:	f002 0201 	and.w	r2, r2, #1
 80039e2:	9202      	str	r2, [sp, #8]
 80039e4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80039ea:	f042 0208 	orr.w	r2, r2, #8
 80039ee:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80039f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039f6:	f003 0308 	and.w	r3, r3, #8
 80039fa:	9303      	str	r3, [sp, #12]
 80039fc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin;
 80039fe:	2360      	movs	r3, #96	@ 0x60
 8003a00:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a02:	2702      	movs	r7, #2
 8003a04:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a06:	2400      	movs	r4, #0
 8003a08:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a0a:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a0c:	2605      	movs	r6, #5
 8003a0e:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a10:	ad3d      	add	r5, sp, #244	@ 0xf4
 8003a12:	4629      	mov	r1, r5
 8003a14:	4872      	ldr	r0, [pc, #456]	@ (8003be0 <HAL_SPI_MspInit+0x27c>)
 8003a16:	f7ff fe1d 	bl	8003654 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_MOSI_Pin;
 8003a1a:	2380      	movs	r3, #128	@ 0x80
 8003a1c:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a1e:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a20:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a22:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a24:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(IMU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003a26:	4629      	mov	r1, r5
 8003a28:	486e      	ldr	r0, [pc, #440]	@ (8003be4 <HAL_SPI_MspInit+0x280>)
 8003a2a:	f7ff fe13 	bl	8003654 <HAL_GPIO_Init>
 8003a2e:	e7b5      	b.n	800399c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8003a30:	f7fe ff90 	bl	8002954 <Error_Handler>
 8003a34:	e7be      	b.n	80039b4 <HAL_SPI_MspInit+0x50>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8003a36:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a40:	a80c      	add	r0, sp, #48	@ 0x30
 8003a42:	f001 ff6b 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 8003a46:	2800      	cmp	r0, #0
 8003a48:	d13f      	bne.n	8003aca <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003a4a:	4b64      	ldr	r3, [pc, #400]	@ (8003bdc <HAL_SPI_MspInit+0x278>)
 8003a4c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003a50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a54:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8003a58:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003a5c:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8003a60:	9204      	str	r2, [sp, #16]
 8003a62:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a64:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a68:	f042 0202 	orr.w	r2, r2, #2
 8003a6c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003a70:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a74:	f002 0202 	and.w	r2, r2, #2
 8003a78:	9205      	str	r2, [sp, #20]
 8003a7a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a7c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a80:	f042 0204 	orr.w	r2, r2, #4
 8003a84:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	9306      	str	r3, [sp, #24]
 8003a92:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = MAG_MOSI_Pin;
 8003a94:	2304      	movs	r3, #4
 8003a96:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a98:	2602      	movs	r6, #2
 8003a9a:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9c:	2400      	movs	r4, #0
 8003a9e:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa0:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8003aa2:	2307      	movs	r3, #7
 8003aa4:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MAG_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003aa6:	ad3d      	add	r5, sp, #244	@ 0xf4
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	484f      	ldr	r0, [pc, #316]	@ (8003be8 <HAL_SPI_MspInit+0x284>)
 8003aac:	f7ff fdd2 	bl	8003654 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MAG_SCK_Pin|MAG_MISO_Pin;
 8003ab0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003ab4:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab6:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab8:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aba:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003abc:	2306      	movs	r3, #6
 8003abe:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ac0:	4629      	mov	r1, r5
 8003ac2:	484a      	ldr	r0, [pc, #296]	@ (8003bec <HAL_SPI_MspInit+0x288>)
 8003ac4:	f7ff fdc6 	bl	8003654 <HAL_GPIO_Init>
 8003ac8:	e768      	b.n	800399c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8003aca:	f7fe ff43 	bl	8002954 <Error_Handler>
 8003ace:	e7bc      	b.n	8003a4a <HAL_SPI_MspInit+0xe6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8003ad0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ada:	a80c      	add	r0, sp, #48	@ 0x30
 8003adc:	f001 ff1e 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 8003ae0:	bb30      	cbnz	r0, 8003b30 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8003bdc <HAL_SPI_MspInit+0x278>)
 8003ae4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003ae8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003aec:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8003af0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003af4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003af8:	9207      	str	r2, [sp, #28]
 8003afa:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003afc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003b00:	f042 0210 	orr.w	r2, r2, #16
 8003b04:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b0c:	f003 0310 	and.w	r3, r3, #16
 8003b10:	9308      	str	r3, [sp, #32]
 8003b12:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = BAR_SCK_Pin|BAR_MISO_Pin|BAR_MOSI_Pin;
 8003b14:	2364      	movs	r3, #100	@ 0x64
 8003b16:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b18:	2302      	movs	r3, #2
 8003b1a:	933e      	str	r3, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	933f      	str	r3, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b20:	9340      	str	r3, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003b22:	2305      	movs	r3, #5
 8003b24:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b26:	a93d      	add	r1, sp, #244	@ 0xf4
 8003b28:	4831      	ldr	r0, [pc, #196]	@ (8003bf0 <HAL_SPI_MspInit+0x28c>)
 8003b2a:	f7ff fd93 	bl	8003654 <HAL_GPIO_Init>
 8003b2e:	e735      	b.n	800399c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8003b30:	f7fe ff10 	bl	8002954 <Error_Handler>
 8003b34:	e7d5      	b.n	8003ae2 <HAL_SPI_MspInit+0x17e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8003b36:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b40:	a80c      	add	r0, sp, #48	@ 0x30
 8003b42:	f001 feeb 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 8003b46:	2800      	cmp	r0, #0
 8003b48:	d13d      	bne.n	8003bc6 <HAL_SPI_MspInit+0x262>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8003b4a:	4b24      	ldr	r3, [pc, #144]	@ (8003bdc <HAL_SPI_MspInit+0x278>)
 8003b4c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8003b50:	f042 0220 	orr.w	r2, r2, #32
 8003b54:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8003b58:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8003b5c:	f002 0220 	and.w	r2, r2, #32
 8003b60:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b64:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003b68:	f042 0201 	orr.w	r2, r2, #1
 8003b6c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003b70:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003b74:	f002 0201 	and.w	r2, r2, #1
 8003b78:	920a      	str	r2, [sp, #40]	@ 0x28
 8003b7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b7c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003b80:	f042 0202 	orr.w	r2, r2, #2
 8003b84:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003b92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pin = MCU_MOSI_Pin;
 8003b94:	2380      	movs	r3, #128	@ 0x80
 8003b96:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b98:	2702      	movs	r7, #2
 8003b9a:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9c:	2400      	movs	r4, #0
 8003b9e:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba0:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8003ba2:	2608      	movs	r6, #8
 8003ba4:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MCU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003ba6:	ad3d      	add	r5, sp, #244	@ 0xf4
 8003ba8:	4629      	mov	r1, r5
 8003baa:	480d      	ldr	r0, [pc, #52]	@ (8003be0 <HAL_SPI_MspInit+0x27c>)
 8003bac:	f7ff fd52 	bl	8003654 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MCU_SCK_Pin|MCU_MISO_Pin;
 8003bb0:	2318      	movs	r3, #24
 8003bb2:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb4:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb6:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb8:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8003bba:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	480a      	ldr	r0, [pc, #40]	@ (8003be8 <HAL_SPI_MspInit+0x284>)
 8003bc0:	f7ff fd48 	bl	8003654 <HAL_GPIO_Init>
}
 8003bc4:	e6ea      	b.n	800399c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8003bc6:	f7fe fec5 	bl	8002954 <Error_Handler>
 8003bca:	e7be      	b.n	8003b4a <HAL_SPI_MspInit+0x1e6>
 8003bcc:	40013000 	.word	0x40013000
 8003bd0:	40003c00 	.word	0x40003c00
 8003bd4:	40013400 	.word	0x40013400
 8003bd8:	58001400 	.word	0x58001400
 8003bdc:	58024400 	.word	0x58024400
 8003be0:	58020000 	.word	0x58020000
 8003be4:	58020c00 	.word	0x58020c00
 8003be8:	58020400 	.word	0x58020400
 8003bec:	58020800 	.word	0x58020800
 8003bf0:	58021000 	.word	0x58021000

08003bf4 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8003bf4:	6802      	ldr	r2, [r0, #0]
 8003bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c20 <HAL_TIM_PWM_MspInit+0x2c>)
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d000      	beq.n	8003bfe <HAL_TIM_PWM_MspInit+0xa>
 8003bfc:	4770      	bx	lr
{
 8003bfe:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c00:	4b08      	ldr	r3, [pc, #32]	@ (8003c24 <HAL_TIM_PWM_MspInit+0x30>)
 8003c02:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8003c0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003c1a:	b002      	add	sp, #8
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	40010000 	.word	0x40010000
 8003c24:	58024400 	.word	0x58024400

08003c28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c28:	b500      	push	{lr}
 8003c2a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	9301      	str	r3, [sp, #4]
 8003c30:	9302      	str	r3, [sp, #8]
 8003c32:	9303      	str	r3, [sp, #12]
 8003c34:	9304      	str	r3, [sp, #16]
 8003c36:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8003c38:	6802      	ldr	r2, [r0, #0]
 8003c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c78 <HAL_TIM_MspPostInit+0x50>)
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d002      	beq.n	8003c46 <HAL_TIM_MspPostInit+0x1e>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003c40:	b007      	add	sp, #28
 8003c42:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <HAL_TIM_MspPostInit+0x54>)
 8003c48:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003c4c:	f042 0210 	orr.w	r2, r2, #16
 8003c50:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_FSYNC_Pin;
 8003c60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c64:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c66:	2302      	movs	r3, #2
 8003c68:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(IMU_FSYNC_GPIO_Port, &GPIO_InitStruct);
 8003c6e:	a901      	add	r1, sp, #4
 8003c70:	4803      	ldr	r0, [pc, #12]	@ (8003c80 <HAL_TIM_MspPostInit+0x58>)
 8003c72:	f7ff fcef 	bl	8003654 <HAL_GPIO_Init>
}
 8003c76:	e7e3      	b.n	8003c40 <HAL_TIM_MspPostInit+0x18>
 8003c78:	40010000 	.word	0x40010000
 8003c7c:	58024400 	.word	0x58024400
 8003c80:	58021000 	.word	0x58021000

08003c84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c84:	b510      	push	{r4, lr}
 8003c86:	b0bc      	sub	sp, #240	@ 0xf0
 8003c88:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	9137      	str	r1, [sp, #220]	@ 0xdc
 8003c8e:	9138      	str	r1, [sp, #224]	@ 0xe0
 8003c90:	9139      	str	r1, [sp, #228]	@ 0xe4
 8003c92:	913a      	str	r1, [sp, #232]	@ 0xe8
 8003c94:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c96:	22c0      	movs	r2, #192	@ 0xc0
 8003c98:	a806      	add	r0, sp, #24
 8003c9a:	f007 fa7d 	bl	800b198 <memset>
  if(huart->Instance==UART4)
 8003c9e:	6823      	ldr	r3, [r4, #0]
 8003ca0:	4a50      	ldr	r2, [pc, #320]	@ (8003de4 <HAL_UART_MspInit+0x160>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d007      	beq.n	8003cb6 <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 8003ca6:	4a50      	ldr	r2, [pc, #320]	@ (8003de8 <HAL_UART_MspInit+0x164>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d036      	beq.n	8003d1a <HAL_UART_MspInit+0x96>

    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 8003cac:	4a4f      	ldr	r2, [pc, #316]	@ (8003dec <HAL_UART_MspInit+0x168>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d065      	beq.n	8003d7e <HAL_UART_MspInit+0xfa>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8003cb2:	b03c      	add	sp, #240	@ 0xf0
 8003cb4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	2300      	movs	r3, #0
 8003cba:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cbe:	a806      	add	r0, sp, #24
 8003cc0:	f001 fe2c 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 8003cc4:	bb30      	cbnz	r0, 8003d14 <HAL_UART_MspInit+0x90>
    __HAL_RCC_UART4_CLK_ENABLE();
 8003cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8003df0 <HAL_UART_MspInit+0x16c>)
 8003cc8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003ccc:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003cd0:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8003cd4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003cd8:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 8003cdc:	9200      	str	r2, [sp, #0]
 8003cde:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ce0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003ce4:	f042 0201 	orr.w	r2, r2, #1
 8003ce8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	9301      	str	r3, [sp, #4]
 8003cf6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TPU_TX_Pin|TPU_RX_Pin;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cfc:	2312      	movs	r3, #18
 8003cfe:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d00:	2300      	movs	r3, #0
 8003d02:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d04:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003d06:	2308      	movs	r3, #8
 8003d08:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d0a:	a937      	add	r1, sp, #220	@ 0xdc
 8003d0c:	4839      	ldr	r0, [pc, #228]	@ (8003df4 <HAL_UART_MspInit+0x170>)
 8003d0e:	f7ff fca1 	bl	8003654 <HAL_GPIO_Init>
 8003d12:	e7ce      	b.n	8003cb2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8003d14:	f7fe fe1e 	bl	8002954 <Error_Handler>
 8003d18:	e7d5      	b.n	8003cc6 <HAL_UART_MspInit+0x42>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d22:	a806      	add	r0, sp, #24
 8003d24:	f001 fdfa 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 8003d28:	bb30      	cbnz	r0, 8003d78 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_UART8_CLK_ENABLE();
 8003d2a:	4b31      	ldr	r3, [pc, #196]	@ (8003df0 <HAL_UART_MspInit+0x16c>)
 8003d2c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003d30:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003d34:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8003d38:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003d3c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003d40:	9202      	str	r2, [sp, #8]
 8003d42:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d44:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003d48:	f042 0210 	orr.w	r2, r2, #16
 8003d4c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	9303      	str	r3, [sp, #12]
 8003d5a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SPU_RX_Pin|SPU_TX_Pin;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d60:	2312      	movs	r3, #18
 8003d62:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d64:	2300      	movs	r3, #0
 8003d66:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d68:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8003d6a:	2308      	movs	r3, #8
 8003d6c:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d6e:	a937      	add	r1, sp, #220	@ 0xdc
 8003d70:	4821      	ldr	r0, [pc, #132]	@ (8003df8 <HAL_UART_MspInit+0x174>)
 8003d72:	f7ff fc6f 	bl	8003654 <HAL_GPIO_Init>
 8003d76:	e79c      	b.n	8003cb2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8003d78:	f7fe fdec 	bl	8002954 <Error_Handler>
 8003d7c:	e7d5      	b.n	8003d2a <HAL_UART_MspInit+0xa6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d7e:	2201      	movs	r2, #1
 8003d80:	2300      	movs	r3, #0
 8003d82:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d86:	a806      	add	r0, sp, #24
 8003d88:	f001 fdc8 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 8003d8c:	bb38      	cbnz	r0, 8003dde <HAL_UART_MspInit+0x15a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d8e:	4b18      	ldr	r3, [pc, #96]	@ (8003df0 <HAL_UART_MspInit+0x16c>)
 8003d90:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003d94:	f042 0210 	orr.w	r2, r2, #16
 8003d98:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8003d9c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003da0:	f002 0210 	and.w	r2, r2, #16
 8003da4:	9204      	str	r2, [sp, #16]
 8003da6:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003da8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003dac:	f042 0201 	orr.w	r2, r2, #1
 8003db0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	9305      	str	r3, [sp, #20]
 8003dbe:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = MPU_TX_EX_Pin|MPU_RX_EX_Pin;
 8003dc0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003dc4:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dce:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003dd0:	2307      	movs	r3, #7
 8003dd2:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dd4:	a937      	add	r1, sp, #220	@ 0xdc
 8003dd6:	4807      	ldr	r0, [pc, #28]	@ (8003df4 <HAL_UART_MspInit+0x170>)
 8003dd8:	f7ff fc3c 	bl	8003654 <HAL_GPIO_Init>
}
 8003ddc:	e769      	b.n	8003cb2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8003dde:	f7fe fdb9 	bl	8002954 <Error_Handler>
 8003de2:	e7d4      	b.n	8003d8e <HAL_UART_MspInit+0x10a>
 8003de4:	40004c00 	.word	0x40004c00
 8003de8:	40007c00 	.word	0x40007c00
 8003dec:	40011000 	.word	0x40011000
 8003df0:	58024400 	.word	0x58024400
 8003df4:	58020000 	.word	0x58020000
 8003df8:	58021000 	.word	0x58021000

08003dfc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e00:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e02:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8003e06:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8003e0a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003e0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d854      	bhi.n	8003ec0 <PCD_WriteEmptyTxFifo+0xc4>
 8003e16:	4607      	mov	r7, r0
 8003e18:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8003e1a:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8003e1c:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8003e20:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003e24:	69d2      	ldr	r2, [r2, #28]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d300      	bcc.n	8003e2c <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8003e2a:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8003e2c:	f102 0903 	add.w	r9, r2, #3
 8003e30:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e34:	e015      	b.n	8003e62 <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8003e36:	f106 0903 	add.w	r9, r6, #3
 8003e3a:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 8003e3e:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003e40:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8003e44:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8003e48:	6a29      	ldr	r1, [r5, #32]
 8003e4a:	9300      	str	r3, [sp, #0]
 8003e4c:	b2b3      	uxth	r3, r6
 8003e4e:	b2e2      	uxtb	r2, r4
 8003e50:	4640      	mov	r0, r8
 8003e52:	f004 fd54 	bl	80088fe <USB_WritePacket>

    ep->xfer_buff  += len;
 8003e56:	6a2b      	ldr	r3, [r5, #32]
 8003e58:	4433      	add	r3, r6
 8003e5a:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8003e5c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8003e5e:	4433      	add	r3, r6
 8003e60:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e62:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8003e66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e6e:	454b      	cmp	r3, r9
 8003e70:	d312      	bcc.n	8003e98 <PCD_WriteEmptyTxFifo+0x9c>
 8003e72:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8003e76:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8003e7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d20a      	bcs.n	8003e98 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e82:	b14b      	cbz	r3, 8003e98 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8003e84:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 8003e86:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8003e8a:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8003e8e:	69d6      	ldr	r6, [r2, #28]
 8003e90:	429e      	cmp	r6, r3
 8003e92:	d3d0      	bcc.n	8003e36 <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8003e94:	461e      	mov	r6, r3
 8003e96:	e7ce      	b.n	8003e36 <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003e98:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8003e9c:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8003ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d80f      	bhi.n	8003ec8 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003ea8:	f004 040f 	and.w	r4, r4, #15
 8003eac:	2201      	movs	r2, #1
 8003eae:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003eb0:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8003eb4:	ea23 0302 	bic.w	r3, r3, r2
 8003eb8:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8003ebc:	2000      	movs	r0, #0
 8003ebe:	e000      	b.n	8003ec2 <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8003ec0:	2001      	movs	r0, #1
}
 8003ec2:	b003      	add	sp, #12
 8003ec4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8003ec8:	2000      	movs	r0, #0
 8003eca:	e7fa      	b.n	8003ec2 <PCD_WriteEmptyTxFifo+0xc6>

08003ecc <HAL_PCD_Init>:
{
 8003ecc:	b530      	push	{r4, r5, lr}
 8003ece:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8003ed0:	2800      	cmp	r0, #0
 8003ed2:	d07a      	beq.n	8003fca <HAL_PCD_Init+0xfe>
 8003ed4:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ed6:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8003eda:	b1ab      	cbz	r3, 8003f08 <HAL_PCD_Init+0x3c>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8003edc:	2303      	movs	r3, #3
 8003ede:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8003ee2:	6820      	ldr	r0, [r4, #0]
 8003ee4:	f004 fac0 	bl	8008468 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ee8:	7c23      	ldrb	r3, [r4, #16]
 8003eea:	f88d 3000 	strb.w	r3, [sp]
 8003eee:	1d23      	adds	r3, r4, #4
 8003ef0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ef2:	6820      	ldr	r0, [r4, #0]
 8003ef4:	f004 f9ee 	bl	80082d4 <USB_CoreInit>
 8003ef8:	b158      	cbz	r0, 8003f12 <HAL_PCD_Init+0x46>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003efa:	2302      	movs	r3, #2
 8003efc:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8003f00:	2501      	movs	r5, #1
}
 8003f02:	4628      	mov	r0, r5
 8003f04:	b003      	add	sp, #12
 8003f06:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8003f08:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8003f0c:	f005 fb46 	bl	800959c <HAL_PCD_MspInit>
 8003f10:	e7e4      	b.n	8003edc <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f12:	2100      	movs	r1, #0
 8003f14:	6820      	ldr	r0, [r4, #0]
 8003f16:	f004 ff08 	bl	8008d2a <USB_SetCurrentMode>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	b9b8      	cbnz	r0, 8003f4e <HAL_PCD_Init+0x82>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f1e:	4603      	mov	r3, r0
 8003f20:	7920      	ldrb	r0, [r4, #4]
 8003f22:	4298      	cmp	r0, r3
 8003f24:	d918      	bls.n	8003f58 <HAL_PCD_Init+0x8c>
    hpcd->IN_ep[i].is_in = 1U;
 8003f26:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003f2a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8003f2e:	2001      	movs	r0, #1
 8003f30:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8003f32:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f34:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f36:	2000      	movs	r0, #0
 8003f38:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f3a:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f3c:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f3e:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003f42:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8003f46:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f48:	3301      	adds	r3, #1
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	e7e8      	b.n	8003f20 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f4e:	2302      	movs	r3, #2
 8003f50:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8003f54:	2501      	movs	r5, #1
 8003f56:	e7d4      	b.n	8003f02 <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f58:	4290      	cmp	r0, r2
 8003f5a:	d917      	bls.n	8003f8c <HAL_PCD_Init+0xc0>
    hpcd->OUT_ep[i].is_in = 0U;
 8003f5c:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8003f60:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003f64:	2100      	movs	r1, #0
 8003f66:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8003f6a:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003f6e:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003f72:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003f76:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003f7a:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8003f7e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003f82:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f86:	3201      	adds	r2, #1
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	e7e5      	b.n	8003f58 <HAL_PCD_Init+0x8c>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f8c:	7c23      	ldrb	r3, [r4, #16]
 8003f8e:	f88d 3000 	strb.w	r3, [sp]
 8003f92:	1d23      	adds	r3, r4, #4
 8003f94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f96:	6820      	ldr	r0, [r4, #0]
 8003f98:	f004 fabc 	bl	8008514 <USB_DevInit>
 8003f9c:	4605      	mov	r5, r0
 8003f9e:	b958      	cbnz	r0, 8003fb8 <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8003faa:	7b23      	ldrb	r3, [r4, #12]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d008      	beq.n	8003fc2 <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8003fb0:	6820      	ldr	r0, [r4, #0]
 8003fb2:	f004 fe79 	bl	8008ca8 <USB_DevDisconnect>
  return HAL_OK;
 8003fb6:	e7a4      	b.n	8003f02 <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fb8:	2302      	movs	r3, #2
 8003fba:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8003fbe:	2501      	movs	r5, #1
 8003fc0:	e79f      	b.n	8003f02 <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003fc2:	4620      	mov	r0, r4
 8003fc4:	f000 fd76 	bl	8004ab4 <HAL_PCDEx_ActivateLPM>
 8003fc8:	e7f2      	b.n	8003fb0 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 8003fca:	2501      	movs	r5, #1
 8003fcc:	e799      	b.n	8003f02 <HAL_PCD_Init+0x36>

08003fce <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003fce:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8003fd0:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8003fd4:	2a01      	cmp	r2, #1
 8003fd6:	d01a      	beq.n	800400e <HAL_PCD_Start+0x40>
{
 8003fd8:	b510      	push	{r4, lr}
 8003fda:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003fe8:	d002      	beq.n	8003ff0 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 8003fea:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003fec:	2a01      	cmp	r2, #1
 8003fee:	d009      	beq.n	8004004 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8003ff0:	6820      	ldr	r0, [r4, #0]
 8003ff2:	f004 fa33 	bl	800845c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003ff6:	6820      	ldr	r0, [r4, #0]
 8003ff8:	f004 fe48 	bl	8008c8c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004002:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004004:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004006:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800400a:	639a      	str	r2, [r3, #56]	@ 0x38
 800400c:	e7f0      	b.n	8003ff0 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 800400e:	2002      	movs	r0, #2
}
 8004010:	4770      	bx	lr
	...

08004014 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004014:	b570      	push	{r4, r5, r6, lr}
 8004016:	4604      	mov	r4, r0
 8004018:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800401a:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800401c:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800401e:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8004022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004026:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004028:	79a1      	ldrb	r1, [r4, #6]
 800402a:	2901      	cmp	r1, #1
 800402c:	d011      	beq.n	8004052 <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800402e:	4938      	ldr	r1, [pc, #224]	@ (8004110 <PCD_EP_OutXfrComplete_int+0xfc>)
 8004030:	428e      	cmp	r6, r1
 8004032:	d056      	beq.n	80040e2 <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004034:	b93d      	cbnz	r5, 8004046 <PCD_EP_OutXfrComplete_int+0x32>
 8004036:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800403a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800403e:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8004042:	2b00      	cmp	r3, #0
 8004044:	d05e      	beq.n	8004104 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004046:	b2e9      	uxtb	r1, r5
 8004048:	4620      	mov	r0, r4
 800404a:	f005 fb09 	bl	8009660 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 800404e:	2000      	movs	r0, #0
 8004050:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004052:	f012 0f08 	tst.w	r2, #8
 8004056:	d009      	beq.n	800406c <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004058:	492e      	ldr	r1, [pc, #184]	@ (8004114 <PCD_EP_OutXfrComplete_int+0x100>)
 800405a:	428e      	cmp	r6, r1
 800405c:	d9f7      	bls.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
 800405e:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8004062:	d0f4      	beq.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004064:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004068:	609a      	str	r2, [r3, #8]
 800406a:	e7f0      	b.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800406c:	f012 0f20 	tst.w	r2, #32
 8004070:	d002      	beq.n	8004078 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004072:	2220      	movs	r2, #32
 8004074:	609a      	str	r2, [r3, #8]
 8004076:	e7ea      	b.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004078:	f012 0f28 	tst.w	r2, #40	@ 0x28
 800407c:	d1e7      	bne.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800407e:	4925      	ldr	r1, [pc, #148]	@ (8004114 <PCD_EP_OutXfrComplete_int+0x100>)
 8004080:	428e      	cmp	r6, r1
 8004082:	d906      	bls.n	8004092 <PCD_EP_OutXfrComplete_int+0x7e>
 8004084:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8004088:	d003      	beq.n	8004092 <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800408a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800408e:	609a      	str	r2, [r3, #8]
 8004090:	e7dd      	b.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004092:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8004096:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800409a:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040a4:	1acb      	subs	r3, r1, r3
 80040a6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 80040aa:	b97d      	cbnz	r5, 80040cc <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 80040ac:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 80040b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80040b4:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 80040b8:	b16a      	cbz	r2, 80040d6 <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 80040ba:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 80040be:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80040c2:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 80040c6:	4419      	add	r1, r3
 80040c8:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80040cc:	b2e9      	uxtb	r1, r5
 80040ce:	4620      	mov	r0, r4
 80040d0:	f005 fac6 	bl	8009660 <HAL_PCD_DataOutStageCallback>
 80040d4:	e7bb      	b.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040d6:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80040da:	2101      	movs	r1, #1
 80040dc:	f004 fe64 	bl	8008da8 <USB_EP0_OutStart>
 80040e0:	e7f4      	b.n	80040cc <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80040e2:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80040e6:	d003      	beq.n	80040f0 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040e8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80040ec:	609a      	str	r2, [r3, #8]
 80040ee:	e7ae      	b.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80040f0:	f012 0f20 	tst.w	r2, #32
 80040f4:	d001      	beq.n	80040fa <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80040f6:	2220      	movs	r2, #32
 80040f8:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80040fa:	b2e9      	uxtb	r1, r5
 80040fc:	4620      	mov	r0, r4
 80040fe:	f005 faaf 	bl	8009660 <HAL_PCD_DataOutStageCallback>
 8004102:	e7a4      	b.n	800404e <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004104:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8004108:	2100      	movs	r1, #0
 800410a:	f004 fe4d 	bl	8008da8 <USB_EP0_OutStart>
 800410e:	e79a      	b.n	8004046 <PCD_EP_OutXfrComplete_int+0x32>
 8004110:	4f54310a 	.word	0x4f54310a
 8004114:	4f54300a 	.word	0x4f54300a

08004118 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800411c:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800411e:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004120:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8004124:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004128:	4a0e      	ldr	r2, [pc, #56]	@ (8004164 <PCD_EP_OutSetupPacket_int+0x4c>)
 800412a:	4295      	cmp	r5, r2
 800412c:	d907      	bls.n	800413e <PCD_EP_OutSetupPacket_int+0x26>
 800412e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004132:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8004136:	d002      	beq.n	800413e <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004138:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800413c:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800413e:	4620      	mov	r0, r4
 8004140:	f005 fa86 	bl	8009650 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004144:	4b07      	ldr	r3, [pc, #28]	@ (8004164 <PCD_EP_OutSetupPacket_int+0x4c>)
 8004146:	429d      	cmp	r5, r3
 8004148:	d902      	bls.n	8004150 <PCD_EP_OutSetupPacket_int+0x38>
 800414a:	79a3      	ldrb	r3, [r4, #6]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d001      	beq.n	8004154 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8004150:	2000      	movs	r0, #0
 8004152:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004154:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8004158:	2101      	movs	r1, #1
 800415a:	6820      	ldr	r0, [r4, #0]
 800415c:	f004 fe24 	bl	8008da8 <USB_EP0_OutStart>
 8004160:	e7f6      	b.n	8004150 <PCD_EP_OutSetupPacket_int+0x38>
 8004162:	bf00      	nop
 8004164:	4f54300a 	.word	0x4f54300a

08004168 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8004168:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 800416c:	2b01      	cmp	r3, #1
 800416e:	d00c      	beq.n	800418a <HAL_PCD_SetAddress+0x22>
{
 8004170:	b510      	push	{r4, lr}
 8004172:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8004174:	2301      	movs	r3, #1
 8004176:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800417a:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800417c:	6800      	ldr	r0, [r0, #0]
 800417e:	f004 fd75 	bl	8008c6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004182:	2000      	movs	r0, #0
 8004184:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004188:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800418a:	2002      	movs	r0, #2
}
 800418c:	4770      	bx	lr

0800418e <HAL_PCD_EP_Open>:
{
 800418e:	b538      	push	{r3, r4, r5, lr}
 8004190:	4605      	mov	r5, r0
 8004192:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004194:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004198:	d12b      	bne.n	80041f2 <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800419a:	f001 0e0f 	and.w	lr, r1, #15
 800419e:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 80041a2:	00a4      	lsls	r4, r4, #2
 80041a4:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 80041a8:	4404      	add	r4, r0
 80041aa:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 80041ac:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 80041b0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80041b4:	2000      	movs	r0, #0
 80041b6:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 80041ba:	f00c 0c0f 	and.w	ip, ip, #15
 80041be:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80041c2:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80041c6:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 80041c8:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 80041ca:	784a      	ldrb	r2, [r1, #1]
 80041cc:	b10a      	cbz	r2, 80041d2 <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 80041ce:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d01c      	beq.n	8004210 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 80041d6:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d01b      	beq.n	8004216 <HAL_PCD_EP_Open+0x88>
 80041de:	2301      	movs	r3, #1
 80041e0:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80041e4:	6828      	ldr	r0, [r5, #0]
 80041e6:	f004 fa6f 	bl	80086c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80041ea:	2000      	movs	r0, #0
 80041ec:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 80041f0:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041f2:	f001 000f 	and.w	r0, r1, #15
 80041f6:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 80041fa:	0089      	lsls	r1, r1, #2
 80041fc:	3110      	adds	r1, #16
 80041fe:	4429      	add	r1, r5
 8004200:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004202:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8004206:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800420a:	2401      	movs	r4, #1
 800420c:	7544      	strb	r4, [r0, #21]
 800420e:	e7d4      	b.n	80041ba <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	714b      	strb	r3, [r1, #5]
 8004214:	e7df      	b.n	80041d6 <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8004216:	2002      	movs	r0, #2
 8004218:	e7ea      	b.n	80041f0 <HAL_PCD_EP_Open+0x62>

0800421a <HAL_PCD_EP_Close>:
{
 800421a:	b510      	push	{r4, lr}
 800421c:	4604      	mov	r4, r0
 800421e:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004220:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004224:	d120      	bne.n	8004268 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004226:	f001 000f 	and.w	r0, r1, #15
 800422a:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004234:	4423      	add	r3, r4
 8004236:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8004238:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 800423c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004240:	2300      	movs	r3, #0
 8004242:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8004246:	f002 020f 	and.w	r2, r2, #15
 800424a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800424c:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8004250:	2b01      	cmp	r3, #1
 8004252:	d018      	beq.n	8004286 <HAL_PCD_EP_Close+0x6c>
 8004254:	2301      	movs	r3, #1
 8004256:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800425a:	6820      	ldr	r0, [r4, #0]
 800425c:	f004 fa80 	bl	8008760 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004260:	2000      	movs	r0, #0
 8004262:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004266:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004268:	f001 000f 	and.w	r0, r1, #15
 800426c:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	3310      	adds	r3, #16
 8004274:	4423      	add	r3, r4
 8004276:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8004278:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 800427c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004280:	2301      	movs	r3, #1
 8004282:	7543      	strb	r3, [r0, #21]
 8004284:	e7df      	b.n	8004246 <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8004286:	2002      	movs	r0, #2
 8004288:	e7ed      	b.n	8004266 <HAL_PCD_EP_Close+0x4c>

0800428a <HAL_PCD_EP_Receive>:
{
 800428a:	b510      	push	{r4, lr}
 800428c:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800428e:	f001 0c0f 	and.w	ip, r1, #15
 8004292:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8004296:	0089      	lsls	r1, r1, #2
 8004298:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 800429c:	4401      	add	r1, r0
 800429e:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 80042a0:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 80042a4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80042a8:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 80042ac:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 80042b6:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 80042ba:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 80042be:	7982      	ldrb	r2, [r0, #6]
 80042c0:	2a01      	cmp	r2, #1
 80042c2:	d004      	beq.n	80042ce <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80042c4:	6800      	ldr	r0, [r0, #0]
 80042c6:	f004 fb31 	bl	800892c <USB_EPStartXfer>
}
 80042ca:	2000      	movs	r0, #0
 80042cc:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 80042ce:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 80042d2:	e7f7      	b.n	80042c4 <HAL_PCD_EP_Receive+0x3a>

080042d4 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80042d4:	f001 010f 	and.w	r1, r1, #15
 80042d8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80042dc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 80042e0:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 80042e4:	4770      	bx	lr

080042e6 <HAL_PCD_EP_Transmit>:
{
 80042e6:	b510      	push	{r4, lr}
 80042e8:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042ea:	f001 0c0f 	and.w	ip, r1, #15
 80042ee:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 80042f2:	0089      	lsls	r1, r1, #2
 80042f4:	3110      	adds	r1, #16
 80042f6:	4401      	add	r1, r0
 80042f8:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 80042fa:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 80042fe:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004302:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8004306:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 800430a:	2300      	movs	r3, #0
 800430c:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8004310:	2301      	movs	r3, #1
 8004312:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004316:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 800431a:	7982      	ldrb	r2, [r0, #6]
 800431c:	429a      	cmp	r2, r3
 800431e:	d004      	beq.n	800432a <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004320:	6800      	ldr	r0, [r0, #0]
 8004322:	f004 fb03 	bl	800892c <USB_EPStartXfer>
}
 8004326:	2000      	movs	r0, #0
 8004328:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 800432a:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 800432e:	e7f7      	b.n	8004320 <HAL_PCD_EP_Transmit+0x3a>

08004330 <HAL_PCD_EP_SetStall>:
{
 8004330:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004332:	f001 050f 	and.w	r5, r1, #15
 8004336:	7902      	ldrb	r2, [r0, #4]
 8004338:	42aa      	cmp	r2, r5
 800433a:	d338      	bcc.n	80043ae <HAL_PCD_EP_SetStall+0x7e>
 800433c:	4604      	mov	r4, r0
 800433e:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8004340:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004344:	d11f      	bne.n	8004386 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8004346:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800434a:	0089      	lsls	r1, r1, #2
 800434c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8004350:	4401      	add	r1, r0
 8004352:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8004354:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8004358:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8004362:	2301      	movs	r3, #1
 8004364:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004366:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8004368:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 800436c:	2b01      	cmp	r3, #1
 800436e:	d020      	beq.n	80043b2 <HAL_PCD_EP_SetStall+0x82>
 8004370:	2301      	movs	r3, #1
 8004372:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004376:	6820      	ldr	r0, [r4, #0]
 8004378:	f004 fc1d 	bl	8008bb6 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800437c:	b185      	cbz	r5, 80043a0 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 800437e:	2000      	movs	r0, #0
 8004380:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004384:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004386:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800438a:	0089      	lsls	r1, r1, #2
 800438c:	3110      	adds	r1, #16
 800438e:	4401      	add	r1, r0
 8004390:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004392:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8004396:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800439a:	2201      	movs	r2, #1
 800439c:	755a      	strb	r2, [r3, #21]
 800439e:	e7e0      	b.n	8004362 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80043a0:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80043a4:	79a1      	ldrb	r1, [r4, #6]
 80043a6:	6820      	ldr	r0, [r4, #0]
 80043a8:	f004 fcfe 	bl	8008da8 <USB_EP0_OutStart>
 80043ac:	e7e7      	b.n	800437e <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 80043ae:	2001      	movs	r0, #1
 80043b0:	e7e8      	b.n	8004384 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 80043b2:	2002      	movs	r0, #2
 80043b4:	e7e6      	b.n	8004384 <HAL_PCD_EP_SetStall+0x54>

080043b6 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80043b6:	f001 030f 	and.w	r3, r1, #15
 80043ba:	7902      	ldrb	r2, [r0, #4]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d330      	bcc.n	8004422 <HAL_PCD_EP_ClrStall+0x6c>
{
 80043c0:	b510      	push	{r4, lr}
 80043c2:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80043c4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80043c8:	d11e      	bne.n	8004408 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043ca:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80043ce:	0089      	lsls	r1, r1, #2
 80043d0:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 80043d4:	4401      	add	r1, r0
 80043d6:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80043d8:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80043dc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80043e0:	2000      	movs	r0, #0
 80043e2:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 80043e6:	2200      	movs	r2, #0
 80043e8:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043ea:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80043ec:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d018      	beq.n	8004426 <HAL_PCD_EP_ClrStall+0x70>
 80043f4:	2301      	movs	r3, #1
 80043f6:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80043fa:	6820      	ldr	r0, [r4, #0]
 80043fc:	f004 fc08 	bl	8008c10 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004400:	2000      	movs	r0, #0
 8004402:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004406:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004408:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 800440c:	0089      	lsls	r1, r1, #2
 800440e:	3110      	adds	r1, #16
 8004410:	4401      	add	r1, r0
 8004412:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004414:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8004418:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800441c:	2001      	movs	r0, #1
 800441e:	7550      	strb	r0, [r2, #21]
 8004420:	e7e1      	b.n	80043e6 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8004422:	2001      	movs	r0, #1
}
 8004424:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8004426:	2002      	movs	r0, #2
 8004428:	e7ed      	b.n	8004406 <HAL_PCD_EP_ClrStall+0x50>

0800442a <HAL_PCD_EP_Abort>:
{
 800442a:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 800442c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004430:	d10c      	bne.n	800444c <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004432:	f001 010f 	and.w	r1, r1, #15
 8004436:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800443a:	0089      	lsls	r1, r1, #2
 800443c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8004440:	4401      	add	r1, r0
 8004442:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004444:	6800      	ldr	r0, [r0, #0]
 8004446:	f004 f9fb 	bl	8008840 <USB_EPStopXfer>
}
 800444a:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800444c:	f001 010f 	and.w	r1, r1, #15
 8004450:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8004454:	0089      	lsls	r1, r1, #2
 8004456:	3110      	adds	r1, #16
 8004458:	4401      	add	r1, r0
 800445a:	3104      	adds	r1, #4
 800445c:	e7f2      	b.n	8004444 <HAL_PCD_EP_Abort+0x1a>

0800445e <HAL_PCD_IRQHandler>:
{
 800445e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004462:	b083      	sub	sp, #12
 8004464:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004466:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004468:	4628      	mov	r0, r5
 800446a:	f004 fc5a 	bl	8008d22 <USB_GetMode>
 800446e:	b110      	cbz	r0, 8004476 <HAL_PCD_IRQHandler+0x18>
}
 8004470:	b003      	add	sp, #12
 8004472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004476:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004478:	6820      	ldr	r0, [r4, #0]
 800447a:	f004 fc23 	bl	8008cc4 <USB_ReadInterrupts>
 800447e:	2800      	cmp	r0, #0
 8004480:	d0f6      	beq.n	8004470 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004482:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800448c:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004490:	6820      	ldr	r0, [r4, #0]
 8004492:	f004 fc17 	bl	8008cc4 <USB_ReadInterrupts>
 8004496:	f010 0f02 	tst.w	r0, #2
 800449a:	d004      	beq.n	80044a6 <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800449c:	6822      	ldr	r2, [r4, #0]
 800449e:	6953      	ldr	r3, [r2, #20]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80044a6:	6820      	ldr	r0, [r4, #0]
 80044a8:	f004 fc0c 	bl	8008cc4 <USB_ReadInterrupts>
 80044ac:	f010 0f10 	tst.w	r0, #16
 80044b0:	d016      	beq.n	80044e0 <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044b2:	6822      	ldr	r2, [r4, #0]
 80044b4:	6993      	ldr	r3, [r2, #24]
 80044b6:	f023 0310 	bic.w	r3, r3, #16
 80044ba:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 80044bc:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80044c0:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80044c4:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 80044c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044cc:	d06a      	beq.n	80045a4 <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80044ce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044d2:	f000 808d 	beq.w	80045f0 <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044d6:	6822      	ldr	r2, [r4, #0]
 80044d8:	6993      	ldr	r3, [r2, #24]
 80044da:	f043 0310 	orr.w	r3, r3, #16
 80044de:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80044e0:	6820      	ldr	r0, [r4, #0]
 80044e2:	f004 fbef 	bl	8008cc4 <USB_ReadInterrupts>
 80044e6:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 80044ea:	f040 8093 	bne.w	8004614 <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80044ee:	6820      	ldr	r0, [r4, #0]
 80044f0:	f004 fbe8 	bl	8008cc4 <USB_ReadInterrupts>
 80044f4:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 80044f8:	f040 80fc 	bne.w	80046f4 <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80044fc:	6820      	ldr	r0, [r4, #0]
 80044fe:	f004 fbe1 	bl	8008cc4 <USB_ReadInterrupts>
 8004502:	2800      	cmp	r0, #0
 8004504:	f2c0 817d 	blt.w	8004802 <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004508:	6820      	ldr	r0, [r4, #0]
 800450a:	f004 fbdb 	bl	8008cc4 <USB_ReadInterrupts>
 800450e:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 8004512:	d009      	beq.n	8004528 <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f013 0f01 	tst.w	r3, #1
 800451a:	f040 818a 	bne.w	8004832 <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800451e:	6822      	ldr	r2, [r4, #0]
 8004520:	6953      	ldr	r3, [r2, #20]
 8004522:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004526:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004528:	6820      	ldr	r0, [r4, #0]
 800452a:	f004 fbcb 	bl	8008cc4 <USB_ReadInterrupts>
 800452e:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 8004532:	d015      	beq.n	8004560 <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004534:	6822      	ldr	r2, [r4, #0]
 8004536:	6953      	ldr	r3, [r2, #20]
 8004538:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800453c:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800453e:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8004542:	2b00      	cmp	r3, #0
 8004544:	f040 8179 	bne.w	800483a <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 8004548:	2101      	movs	r1, #1
 800454a:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004552:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8004556:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800455a:	4620      	mov	r0, r4
 800455c:	f000 fabe 	bl	8004adc <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004560:	6820      	ldr	r0, [r4, #0]
 8004562:	f004 fbaf 	bl	8008cc4 <USB_ReadInterrupts>
 8004566:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 800456a:	f040 816a 	bne.w	8004842 <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800456e:	6820      	ldr	r0, [r4, #0]
 8004570:	f004 fba8 	bl	8008cc4 <USB_ReadInterrupts>
 8004574:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8004578:	f040 81b6 	bne.w	80048e8 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800457c:	6820      	ldr	r0, [r4, #0]
 800457e:	f004 fba1 	bl	8008cc4 <USB_ReadInterrupts>
 8004582:	f010 0f08 	tst.w	r0, #8
 8004586:	f040 81c7 	bne.w	8004918 <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800458a:	6820      	ldr	r0, [r4, #0]
 800458c:	f004 fb9a 	bl	8008cc4 <USB_ReadInterrupts>
 8004590:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8004594:	f000 81da 	beq.w	800494c <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004598:	69ab      	ldr	r3, [r5, #24]
 800459a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800459e:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045a0:	2601      	movs	r6, #1
 80045a2:	e1c3      	b.n	800492c <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80045a4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80045a8:	ea18 0f03 	tst.w	r8, r3
 80045ac:	d093      	beq.n	80044d6 <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80045ae:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80045b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045b6:	9301      	str	r3, [sp, #4]
 80045b8:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 80045bc:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 80045c0:	f3c8 120a 	ubfx	r2, r8, #4, #11
 80045c4:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 80045c8:	4628      	mov	r0, r5
 80045ca:	f004 fad1 	bl	8008b70 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045ce:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 80045d2:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 80045d6:	4453      	add	r3, sl
 80045d8:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045dc:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 80045e0:	9a01      	ldr	r2, [sp, #4]
 80045e2:	444a      	add	r2, r9
 80045e4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80045e8:	4453      	add	r3, sl
 80045ea:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 80045ee:	e772      	b.n	80044d6 <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80045f0:	2208      	movs	r2, #8
 80045f2:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 80045f6:	4628      	mov	r0, r5
 80045f8:	f004 faba 	bl	8008b70 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045fc:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8004600:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004604:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 8004608:	f3c8 180a 	ubfx	r8, r8, #4, #11
 800460c:	4442      	add	r2, r8
 800460e:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 8004612:	e760      	b.n	80044d6 <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004614:	6820      	ldr	r0, [r4, #0]
 8004616:	f004 fb59 	bl	8008ccc <USB_ReadDevAllOutEpInterrupt>
 800461a:	4680      	mov	r8, r0
      epnum = 0U;
 800461c:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 800461e:	e035      	b.n	800468c <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004620:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004624:	2201      	movs	r2, #1
 8004626:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800462a:	4649      	mov	r1, r9
 800462c:	4620      	mov	r0, r4
 800462e:	f7ff fcf1 	bl	8004014 <PCD_EP_OutXfrComplete_int>
 8004632:	e03c      	b.n	80046ae <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004634:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004638:	2208      	movs	r2, #8
 800463a:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800463e:	4649      	mov	r1, r9
 8004640:	4620      	mov	r0, r4
 8004642:	f7ff fd69 	bl	8004118 <PCD_EP_OutSetupPacket_int>
 8004646:	e035      	b.n	80046b4 <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 8004648:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800464c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004650:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8004654:	2b01      	cmp	r3, #1
 8004656:	d041      	beq.n	80046dc <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004658:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800465c:	2202      	movs	r2, #2
 800465e:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004662:	f01a 0f20 	tst.w	sl, #32
 8004666:	d004      	beq.n	8004672 <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004668:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800466c:	2220      	movs	r2, #32
 800466e:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004672:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 8004676:	d005      	beq.n	8004684 <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004678:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800467c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004680:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8004684:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8004688:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 800468c:	f1b8 0f00 	cmp.w	r8, #0
 8004690:	f43f af2d 	beq.w	80044ee <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 8004694:	f018 0f01 	tst.w	r8, #1
 8004698:	d0f4      	beq.n	8004684 <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800469a:	fa5f fb89 	uxtb.w	fp, r9
 800469e:	4659      	mov	r1, fp
 80046a0:	6820      	ldr	r0, [r4, #0]
 80046a2:	f004 fb23 	bl	8008cec <USB_ReadDevOutEPInterrupt>
 80046a6:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80046a8:	f010 0f01 	tst.w	r0, #1
 80046ac:	d1b8      	bne.n	8004620 <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80046ae:	f01a 0f08 	tst.w	sl, #8
 80046b2:	d1bf      	bne.n	8004634 <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80046b4:	f01a 0f10 	tst.w	sl, #16
 80046b8:	d004      	beq.n	80046c4 <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80046ba:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80046be:	2210      	movs	r2, #16
 80046c0:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80046c4:	f01a 0f02 	tst.w	sl, #2
 80046c8:	d0cb      	beq.n	8004662 <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80046ca:	696b      	ldr	r3, [r5, #20]
 80046cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80046d0:	d0ba      	beq.n	8004648 <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046d8:	607b      	str	r3, [r7, #4]
 80046da:	e7b5      	b.n	8004648 <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 80046dc:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80046e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80046ea:	4659      	mov	r1, fp
 80046ec:	4620      	mov	r0, r4
 80046ee:	f005 f807 	bl	8009700 <HAL_PCD_ISOOUTIncompleteCallback>
 80046f2:	e7b1      	b.n	8004658 <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80046f4:	6820      	ldr	r0, [r4, #0]
 80046f6:	f004 faf1 	bl	8008cdc <USB_ReadDevAllInEpInterrupt>
 80046fa:	4680      	mov	r8, r0
      epnum = 0U;
 80046fc:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80046fe:	e025      	b.n	800474c <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004700:	4659      	mov	r1, fp
 8004702:	4620      	mov	r0, r4
 8004704:	f004 ffb8 	bl	8009678 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004708:	f01a 0f08 	tst.w	sl, #8
 800470c:	d004      	beq.n	8004718 <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800470e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004712:	2208      	movs	r2, #8
 8004714:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004718:	f01a 0f10 	tst.w	sl, #16
 800471c:	d004      	beq.n	8004728 <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800471e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004722:	2210      	movs	r2, #16
 8004724:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004728:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800472c:	d004      	beq.n	8004738 <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800472e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004732:	2240      	movs	r2, #64	@ 0x40
 8004734:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004738:	f01a 0f02 	tst.w	sl, #2
 800473c:	d140      	bne.n	80047c0 <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800473e:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 8004742:	d159      	bne.n	80047f8 <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 8004744:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8004748:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 800474c:	f1b8 0f00 	cmp.w	r8, #0
 8004750:	f43f aed4 	beq.w	80044fc <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004754:	f018 0f01 	tst.w	r8, #1
 8004758:	d0f4      	beq.n	8004744 <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800475a:	fa5f fb89 	uxtb.w	fp, r9
 800475e:	4659      	mov	r1, fp
 8004760:	6820      	ldr	r0, [r4, #0]
 8004762:	f004 facc 	bl	8008cfe <USB_ReadDevInEPInterrupt>
 8004766:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004768:	f010 0f01 	tst.w	r0, #1
 800476c:	d0cc      	beq.n	8004708 <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800476e:	f009 020f 	and.w	r2, r9, #15
 8004772:	2101      	movs	r1, #1
 8004774:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800477a:	ea23 0302 	bic.w	r3, r3, r2
 800477e:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004780:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004784:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 8004788:	79a3      	ldrb	r3, [r4, #6]
 800478a:	428b      	cmp	r3, r1
 800478c:	d1b8      	bne.n	8004700 <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800478e:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8004792:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004796:	6a1a      	ldr	r2, [r3, #32]
 8004798:	69d9      	ldr	r1, [r3, #28]
 800479a:	440a      	add	r2, r1
 800479c:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800479e:	f1b9 0f00 	cmp.w	r9, #0
 80047a2:	d1ad      	bne.n	8004700 <HAL_PCD_IRQHandler+0x2a2>
 80047a4:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80047a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80047ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1a6      	bne.n	8004700 <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047b2:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80047b6:	2101      	movs	r1, #1
 80047b8:	6820      	ldr	r0, [r4, #0]
 80047ba:	f004 faf5 	bl	8008da8 <USB_EP0_OutStart>
 80047be:	e79f      	b.n	8004700 <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 80047c0:	4649      	mov	r1, r9
 80047c2:	4628      	mov	r0, r5
 80047c4:	f003 fe56 	bl	8008474 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 80047c8:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80047cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80047d0:	7ddb      	ldrb	r3, [r3, #23]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d005      	beq.n	80047e2 <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80047d6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80047da:	2202      	movs	r2, #2
 80047dc:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 80047e0:	e7ad      	b.n	800473e <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 80047e2:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80047e6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80047ea:	2200      	movs	r2, #0
 80047ec:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80047ee:	4659      	mov	r1, fp
 80047f0:	4620      	mov	r0, r4
 80047f2:	f004 ff8b 	bl	800970c <HAL_PCD_ISOINIncompleteCallback>
 80047f6:	e7ee      	b.n	80047d6 <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80047f8:	4649      	mov	r1, r9
 80047fa:	4620      	mov	r0, r4
 80047fc:	f7ff fafe 	bl	8003dfc <PCD_WriteEmptyTxFifo>
 8004800:	e7a0      	b.n	8004744 <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f023 0301 	bic.w	r3, r3, #1
 8004808:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 800480a:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 800480e:	2b01      	cmp	r3, #1
 8004810:	d008      	beq.n	8004824 <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 8004812:	4620      	mov	r0, r4
 8004814:	f004 ff6e 	bl	80096f4 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004818:	6822      	ldr	r2, [r4, #0]
 800481a:	6953      	ldr	r3, [r2, #20]
 800481c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004820:	6153      	str	r3, [r2, #20]
 8004822:	e671      	b.n	8004508 <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 8004824:	2100      	movs	r1, #0
 8004826:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800482a:	4620      	mov	r0, r4
 800482c:	f000 f956 	bl	8004adc <HAL_PCDEx_LPM_Callback>
 8004830:	e7f2      	b.n	8004818 <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 8004832:	4620      	mov	r0, r4
 8004834:	f004 ff46 	bl	80096c4 <HAL_PCD_SuspendCallback>
 8004838:	e671      	b.n	800451e <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 800483a:	4620      	mov	r0, r4
 800483c:	f004 ff42 	bl	80096c4 <HAL_PCD_SuspendCallback>
 8004840:	e68e      	b.n	8004560 <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f023 0301 	bic.w	r3, r3, #1
 8004848:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800484a:	2110      	movs	r1, #16
 800484c:	6820      	ldr	r0, [r4, #0]
 800484e:	f003 fe11 	bl	8008474 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004852:	e01a      	b.n	800488a <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004854:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8004858:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 800485c:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004860:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8004864:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8004868:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800486c:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004870:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8004874:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8004878:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800487c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8004880:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8004884:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004888:	3601      	adds	r6, #1
 800488a:	7923      	ldrb	r3, [r4, #4]
 800488c:	42b3      	cmp	r3, r6
 800488e:	d8e1      	bhi.n	8004854 <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004896:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004898:	7be3      	ldrb	r3, [r4, #15]
 800489a:	b1db      	cbz	r3, 80048d4 <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800489c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048a0:	f043 030b 	orr.w	r3, r3, #11
 80048a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80048a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048aa:	f043 030b 	orr.w	r3, r3, #11
 80048ae:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80048b0:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 80048b4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80048b8:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80048bc:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80048c0:	79a1      	ldrb	r1, [r4, #6]
 80048c2:	6820      	ldr	r0, [r4, #0]
 80048c4:	f004 fa70 	bl	8008da8 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80048c8:	6822      	ldr	r2, [r4, #0]
 80048ca:	6953      	ldr	r3, [r2, #20]
 80048cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048d0:	6153      	str	r3, [r2, #20]
 80048d2:	e64c      	b.n	800456e <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	f242 032b 	movw	r3, #8235	@ 0x202b
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	f043 030b 	orr.w	r3, r3, #11
 80048e4:	613b      	str	r3, [r7, #16]
 80048e6:	e7e3      	b.n	80048b0 <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 80048e8:	6820      	ldr	r0, [r4, #0]
 80048ea:	f004 fa4f 	bl	8008d8c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80048ee:	6820      	ldr	r0, [r4, #0]
 80048f0:	f003 fed8 	bl	80086a4 <USB_GetDevSpeed>
 80048f4:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80048f6:	6826      	ldr	r6, [r4, #0]
 80048f8:	f000 fec2 	bl	8005680 <HAL_RCC_GetHCLKFreq>
 80048fc:	4601      	mov	r1, r0
 80048fe:	79e2      	ldrb	r2, [r4, #7]
 8004900:	4630      	mov	r0, r6
 8004902:	f003 fd39 	bl	8008378 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8004906:	4620      	mov	r0, r4
 8004908:	f004 fec7 	bl	800969a <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800490c:	6822      	ldr	r2, [r4, #0]
 800490e:	6953      	ldr	r3, [r2, #20]
 8004910:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004914:	6153      	str	r3, [r2, #20]
 8004916:	e631      	b.n	800457c <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 8004918:	4620      	mov	r0, r4
 800491a:	f004 feb8 	bl	800968e <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800491e:	6822      	ldr	r2, [r4, #0]
 8004920:	6953      	ldr	r3, [r2, #20]
 8004922:	f003 0308 	and.w	r3, r3, #8
 8004926:	6153      	str	r3, [r2, #20]
 8004928:	e62f      	b.n	800458a <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800492a:	3601      	adds	r6, #1
 800492c:	7923      	ldrb	r3, [r4, #4]
 800492e:	42b3      	cmp	r3, r6
 8004930:	d90c      	bls.n	800494c <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004932:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8004936:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800493a:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 800493e:	2b01      	cmp	r3, #1
 8004940:	d1f3      	bne.n	800492a <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004942:	b2f1      	uxtb	r1, r6
 8004944:	4620      	mov	r0, r4
 8004946:	f7ff fd70 	bl	800442a <HAL_PCD_EP_Abort>
 800494a:	e7ee      	b.n	800492a <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800494c:	6820      	ldr	r0, [r4, #0]
 800494e:	f004 f9b9 	bl	8008cc4 <USB_ReadInterrupts>
 8004952:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8004956:	d125      	bne.n	80049a4 <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004958:	6820      	ldr	r0, [r4, #0]
 800495a:	f004 f9b3 	bl	8008cc4 <USB_ReadInterrupts>
 800495e:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 8004962:	d058      	beq.n	8004a16 <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004964:	2301      	movs	r3, #1
 8004966:	e026      	b.n	80049b6 <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004968:	3601      	adds	r6, #1
 800496a:	7923      	ldrb	r3, [r4, #4]
 800496c:	42b3      	cmp	r3, r6
 800496e:	d91b      	bls.n	80049a8 <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004970:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8004974:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004978:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 800497c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004980:	7e1b      	ldrb	r3, [r3, #24]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d1f0      	bne.n	8004968 <HAL_PCD_IRQHandler+0x50a>
 8004986:	2a00      	cmp	r2, #0
 8004988:	daee      	bge.n	8004968 <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800498a:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 800498e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004992:	2201      	movs	r2, #1
 8004994:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004996:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 800499a:	b2c9      	uxtb	r1, r1
 800499c:	4620      	mov	r0, r4
 800499e:	f7ff fd44 	bl	800442a <HAL_PCD_EP_Abort>
 80049a2:	e7e1      	b.n	8004968 <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049a4:	2601      	movs	r6, #1
 80049a6:	e7e0      	b.n	800496a <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80049a8:	6822      	ldr	r2, [r4, #0]
 80049aa:	6953      	ldr	r3, [r2, #20]
 80049ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049b0:	6153      	str	r3, [r2, #20]
 80049b2:	e7d1      	b.n	8004958 <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049b4:	3301      	adds	r3, #1
 80049b6:	7922      	ldrb	r2, [r4, #4]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d927      	bls.n	8004a0c <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80049bc:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80049c0:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80049c4:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80049c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80049cc:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 80049d0:	2a01      	cmp	r2, #1
 80049d2:	d1ef      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x556>
 80049d4:	2900      	cmp	r1, #0
 80049d6:	daed      	bge.n	80049b4 <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80049d8:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 80049dc:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80049e0:	f012 0f01 	tst.w	r2, #1
 80049e4:	d1e6      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80049e6:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80049ea:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80049ee:	2101      	movs	r1, #1
 80049f0:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80049f4:	69aa      	ldr	r2, [r5, #24]
 80049f6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80049fa:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80049fc:	696a      	ldr	r2, [r5, #20]
 80049fe:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8004a02:	d1d7      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a0a:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004a0c:	6822      	ldr	r2, [r4, #0]
 8004a0e:	6953      	ldr	r3, [r2, #20]
 8004a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a14:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004a16:	6820      	ldr	r0, [r4, #0]
 8004a18:	f004 f954 	bl	8008cc4 <USB_ReadInterrupts>
 8004a1c:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8004a20:	d110      	bne.n	8004a44 <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a22:	6820      	ldr	r0, [r4, #0]
 8004a24:	f004 f94e 	bl	8008cc4 <USB_ReadInterrupts>
 8004a28:	f010 0f04 	tst.w	r0, #4
 8004a2c:	f43f ad20 	beq.w	8004470 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a34:	f015 0f04 	tst.w	r5, #4
 8004a38:	d10d      	bne.n	8004a56 <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 8004a3a:	6822      	ldr	r2, [r4, #0]
 8004a3c:	6853      	ldr	r3, [r2, #4]
 8004a3e:	432b      	orrs	r3, r5
 8004a40:	6053      	str	r3, [r2, #4]
 8004a42:	e515      	b.n	8004470 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 8004a44:	4620      	mov	r0, r4
 8004a46:	f004 fe67 	bl	8009718 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004a4a:	6822      	ldr	r2, [r4, #0]
 8004a4c:	6953      	ldr	r3, [r2, #20]
 8004a4e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004a52:	6153      	str	r3, [r2, #20]
 8004a54:	e7e5      	b.n	8004a22 <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 8004a56:	4620      	mov	r0, r4
 8004a58:	f004 fe64 	bl	8009724 <HAL_PCD_DisconnectCallback>
 8004a5c:	e7ed      	b.n	8004a3a <HAL_PCD_IRQHandler+0x5dc>

08004a5e <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a5e:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a60:	6804      	ldr	r4, [r0, #0]
 8004a62:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 8004a64:	b931      	cbnz	r1, 8004a74 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a66:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8004a6a:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8004a6c:	2000      	movs	r0, #0
 8004a6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004a76:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004a78:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e008      	b.n	8004a92 <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004a80:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8004a84:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8004a88:	6849      	ldr	r1, [r1, #4]
 8004a8a:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8004a8e:	3301      	adds	r3, #1
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	f10c 31ff 	add.w	r1, ip, #4294967295
 8004a96:	428b      	cmp	r3, r1
 8004a98:	d3f2      	bcc.n	8004a80 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a9a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8004a9e:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 8004aa2:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8004aa6:	6060      	str	r0, [r4, #4]
 8004aa8:	e7e0      	b.n	8004a6c <HAL_PCDEx_SetTxFiFo+0xe>

08004aaa <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8004aaa:	6803      	ldr	r3, [r0, #0]
 8004aac:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 8004aae:	2000      	movs	r0, #0
 8004ab0:	4770      	bx	lr
	...

08004ab4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004ab4:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ab6:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 8004ab8:	2101      	movs	r1, #1
 8004aba:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004abe:	2000      	movs	r0, #0
 8004ac0:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004ac4:	6993      	ldr	r3, [r2, #24]
 8004ac6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004aca:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004acc:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 8004ace:	4b02      	ldr	r3, [pc, #8]	@ (8004ad8 <HAL_PCDEx_ActivateLPM+0x24>)
 8004ad0:	430b      	orrs	r3, r1
 8004ad2:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	10000003 	.word	0x10000003

08004adc <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004adc:	4770      	bx	lr
	...

08004ae0 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004ae0:	4b13      	ldr	r3, [pc, #76]	@ (8004b30 <HAL_PWREx_ConfigSupply+0x50>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f013 0f04 	tst.w	r3, #4
 8004ae8:	d107      	bne.n	8004afa <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004aea:	4b11      	ldr	r3, [pc, #68]	@ (8004b30 <HAL_PWREx_ConfigSupply+0x50>)
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f003 0307 	and.w	r3, r3, #7
 8004af2:	4283      	cmp	r3, r0
 8004af4:	d01a      	beq.n	8004b2c <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004af6:	2001      	movs	r0, #1
 8004af8:	4770      	bx	lr
{
 8004afa:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004afc:	4a0c      	ldr	r2, [pc, #48]	@ (8004b30 <HAL_PWREx_ConfigSupply+0x50>)
 8004afe:	68d3      	ldr	r3, [r2, #12]
 8004b00:	f023 0307 	bic.w	r3, r3, #7
 8004b04:	4303      	orrs	r3, r0
 8004b06:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004b08:	f7fe fa8c 	bl	8003024 <HAL_GetTick>
 8004b0c:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004b0e:	4b08      	ldr	r3, [pc, #32]	@ (8004b30 <HAL_PWREx_ConfigSupply+0x50>)
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8004b16:	d107      	bne.n	8004b28 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004b18:	f7fe fa84 	bl	8003024 <HAL_GetTick>
 8004b1c:	1b00      	subs	r0, r0, r4
 8004b1e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004b22:	d9f4      	bls.n	8004b0e <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8004b24:	2001      	movs	r0, #1
 8004b26:	e000      	b.n	8004b2a <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004b28:	2000      	movs	r0, #0
}
 8004b2a:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8004b2c:	2000      	movs	r0, #0
}
 8004b2e:	4770      	bx	lr
 8004b30:	58024800 	.word	0x58024800

08004b34 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8004b34:	4a02      	ldr	r2, [pc, #8]	@ (8004b40 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8004b36:	68d3      	ldr	r3, [r2, #12]
 8004b38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b3c:	60d3      	str	r3, [r2, #12]
}
 8004b3e:	4770      	bx	lr
 8004b40:	58024800 	.word	0x58024800

08004b44 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b44:	2800      	cmp	r0, #0
 8004b46:	f000 8339 	beq.w	80051bc <HAL_RCC_OscConfig+0x678>
{
 8004b4a:	b538      	push	{r3, r4, r5, lr}
 8004b4c:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b4e:	6803      	ldr	r3, [r0, #0]
 8004b50:	f013 0f01 	tst.w	r3, #1
 8004b54:	d025      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b56:	4a94      	ldr	r2, [pc, #592]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004b58:	6913      	ldr	r3, [r2, #16]
 8004b5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b5e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004b60:	2b10      	cmp	r3, #16
 8004b62:	d015      	beq.n	8004b90 <HAL_RCC_OscConfig+0x4c>
 8004b64:	2b18      	cmp	r3, #24
 8004b66:	d00f      	beq.n	8004b88 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b68:	6863      	ldr	r3, [r4, #4]
 8004b6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b6e:	d03f      	beq.n	8004bf0 <HAL_RCC_OscConfig+0xac>
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d153      	bne.n	8004c1c <HAL_RCC_OscConfig+0xd8>
 8004b74:	4b8c      	ldr	r3, [pc, #560]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004b84:	601a      	str	r2, [r3, #0]
 8004b86:	e038      	b.n	8004bfa <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004b88:	f002 0203 	and.w	r2, r2, #3
 8004b8c:	2a02      	cmp	r2, #2
 8004b8e:	d1eb      	bne.n	8004b68 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b90:	4b85      	ldr	r3, [pc, #532]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004b98:	d003      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x5e>
 8004b9a:	6863      	ldr	r3, [r4, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 830f 	beq.w	80051c0 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	f013 0f02 	tst.w	r3, #2
 8004ba8:	f000 80a1 	beq.w	8004cee <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bac:	4a7e      	ldr	r2, [pc, #504]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004bae:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004bb0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004bb2:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8004bb6:	d05a      	beq.n	8004c6e <HAL_RCC_OscConfig+0x12a>
 8004bb8:	2b18      	cmp	r3, #24
 8004bba:	d055      	beq.n	8004c68 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bbc:	68e3      	ldr	r3, [r4, #12]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 80de 	beq.w	8004d80 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bc4:	4978      	ldr	r1, [pc, #480]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004bc6:	680a      	ldr	r2, [r1, #0]
 8004bc8:	f022 0219 	bic.w	r2, r2, #25
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd0:	f7fe fa28 	bl	8003024 <HAL_GetTick>
 8004bd4:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bd6:	4b74      	ldr	r3, [pc, #464]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f013 0f04 	tst.w	r3, #4
 8004bde:	f040 80ad 	bne.w	8004d3c <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004be2:	f7fe fa1f 	bl	8003024 <HAL_GetTick>
 8004be6:	1b40      	subs	r0, r0, r5
 8004be8:	2802      	cmp	r0, #2
 8004bea:	d9f4      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8004bec:	2003      	movs	r0, #3
 8004bee:	e2ee      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bf0:	4a6d      	ldr	r2, [pc, #436]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004bf2:	6813      	ldr	r3, [r2, #0]
 8004bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bf8:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bfa:	6863      	ldr	r3, [r4, #4]
 8004bfc:	b32b      	cbz	r3, 8004c4a <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8004bfe:	f7fe fa11 	bl	8003024 <HAL_GetTick>
 8004c02:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c04:	4b68      	ldr	r3, [pc, #416]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004c0c:	d1c9      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c0e:	f7fe fa09 	bl	8003024 <HAL_GetTick>
 8004c12:	1b40      	subs	r0, r0, r5
 8004c14:	2864      	cmp	r0, #100	@ 0x64
 8004c16:	d9f5      	bls.n	8004c04 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8004c18:	2003      	movs	r0, #3
 8004c1a:	e2d8      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c20:	d009      	beq.n	8004c36 <HAL_RCC_OscConfig+0xf2>
 8004c22:	4b61      	ldr	r3, [pc, #388]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	e7e1      	b.n	8004bfa <HAL_RCC_OscConfig+0xb6>
 8004c36:	4b5c      	ldr	r3, [pc, #368]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e7d7      	b.n	8004bfa <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8004c4a:	f7fe f9eb 	bl	8003024 <HAL_GetTick>
 8004c4e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c50:	4b55      	ldr	r3, [pc, #340]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004c58:	d0a3      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c5a:	f7fe f9e3 	bl	8003024 <HAL_GetTick>
 8004c5e:	1b40      	subs	r0, r0, r5
 8004c60:	2864      	cmp	r0, #100	@ 0x64
 8004c62:	d9f5      	bls.n	8004c50 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8004c64:	2003      	movs	r0, #3
 8004c66:	e2b2      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004c68:	f012 0f03 	tst.w	r2, #3
 8004c6c:	d1a6      	bne.n	8004bbc <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c6e:	4b4e      	ldr	r3, [pc, #312]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f013 0f04 	tst.w	r3, #4
 8004c76:	d003      	beq.n	8004c80 <HAL_RCC_OscConfig+0x13c>
 8004c78:	68e3      	ldr	r3, [r4, #12]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 82a2 	beq.w	80051c4 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004c80:	4a49      	ldr	r2, [pc, #292]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004c82:	6813      	ldr	r3, [r2, #0]
 8004c84:	f023 0319 	bic.w	r3, r3, #25
 8004c88:	68e1      	ldr	r1, [r4, #12]
 8004c8a:	430b      	orrs	r3, r1
 8004c8c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004c8e:	f7fe f9c9 	bl	8003024 <HAL_GetTick>
 8004c92:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c94:	4b44      	ldr	r3, [pc, #272]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f013 0f04 	tst.w	r3, #4
 8004c9c:	d106      	bne.n	8004cac <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c9e:	f7fe f9c1 	bl	8003024 <HAL_GetTick>
 8004ca2:	1b40      	subs	r0, r0, r5
 8004ca4:	2802      	cmp	r0, #2
 8004ca6:	d9f5      	bls.n	8004c94 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8004ca8:	2003      	movs	r0, #3
 8004caa:	e290      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cac:	f7fe f9d4 	bl	8003058 <HAL_GetREVID>
 8004cb0:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004cb4:	4298      	cmp	r0, r3
 8004cb6:	d812      	bhi.n	8004cde <HAL_RCC_OscConfig+0x19a>
 8004cb8:	6922      	ldr	r2, [r4, #16]
 8004cba:	2a40      	cmp	r2, #64	@ 0x40
 8004cbc:	d007      	beq.n	8004cce <HAL_RCC_OscConfig+0x18a>
 8004cbe:	493a      	ldr	r1, [pc, #232]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004cc0:	684b      	ldr	r3, [r1, #4]
 8004cc2:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004cc6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004cca:	604b      	str	r3, [r1, #4]
 8004ccc:	e00f      	b.n	8004cee <HAL_RCC_OscConfig+0x1aa>
 8004cce:	4a36      	ldr	r2, [pc, #216]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004cd0:	6853      	ldr	r3, [r2, #4]
 8004cd2:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cda:	6053      	str	r3, [r2, #4]
 8004cdc:	e007      	b.n	8004cee <HAL_RCC_OscConfig+0x1aa>
 8004cde:	4a32      	ldr	r2, [pc, #200]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004ce0:	6853      	ldr	r3, [r2, #4]
 8004ce2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004ce6:	6921      	ldr	r1, [r4, #16]
 8004ce8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004cec:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	f013 0f10 	tst.w	r3, #16
 8004cf4:	f000 8088 	beq.w	8004e08 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cf8:	4a2b      	ldr	r2, [pc, #172]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004cfa:	6913      	ldr	r3, [r2, #16]
 8004cfc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d00:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004d02:	2b08      	cmp	r3, #8
 8004d04:	d056      	beq.n	8004db4 <HAL_RCC_OscConfig+0x270>
 8004d06:	2b18      	cmp	r3, #24
 8004d08:	d050      	beq.n	8004dac <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004d0a:	69e3      	ldr	r3, [r4, #28]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 80b8 	beq.w	8004e82 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004d12:	4a25      	ldr	r2, [pc, #148]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004d14:	6813      	ldr	r3, [r2, #0]
 8004d16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1c:	f7fe f982 	bl	8003024 <HAL_GetTick>
 8004d20:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d22:	4b21      	ldr	r3, [pc, #132]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004d2a:	f040 8088 	bne.w	8004e3e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004d2e:	f7fe f979 	bl	8003024 <HAL_GetTick>
 8004d32:	1b40      	subs	r0, r0, r5
 8004d34:	2802      	cmp	r0, #2
 8004d36:	d9f4      	bls.n	8004d22 <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8004d38:	2003      	movs	r0, #3
 8004d3a:	e248      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d3c:	f7fe f98c 	bl	8003058 <HAL_GetREVID>
 8004d40:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004d44:	4298      	cmp	r0, r3
 8004d46:	d812      	bhi.n	8004d6e <HAL_RCC_OscConfig+0x22a>
 8004d48:	6922      	ldr	r2, [r4, #16]
 8004d4a:	2a40      	cmp	r2, #64	@ 0x40
 8004d4c:	d007      	beq.n	8004d5e <HAL_RCC_OscConfig+0x21a>
 8004d4e:	4916      	ldr	r1, [pc, #88]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004d50:	684b      	ldr	r3, [r1, #4]
 8004d52:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004d56:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004d5a:	604b      	str	r3, [r1, #4]
 8004d5c:	e7c7      	b.n	8004cee <HAL_RCC_OscConfig+0x1aa>
 8004d5e:	4a12      	ldr	r2, [pc, #72]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004d60:	6853      	ldr	r3, [r2, #4]
 8004d62:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004d66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d6a:	6053      	str	r3, [r2, #4]
 8004d6c:	e7bf      	b.n	8004cee <HAL_RCC_OscConfig+0x1aa>
 8004d6e:	4a0e      	ldr	r2, [pc, #56]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004d70:	6853      	ldr	r3, [r2, #4]
 8004d72:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004d76:	6921      	ldr	r1, [r4, #16]
 8004d78:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004d7c:	6053      	str	r3, [r2, #4]
 8004d7e:	e7b6      	b.n	8004cee <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8004d80:	4a09      	ldr	r2, [pc, #36]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004d82:	6813      	ldr	r3, [r2, #0]
 8004d84:	f023 0301 	bic.w	r3, r3, #1
 8004d88:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004d8a:	f7fe f94b 	bl	8003024 <HAL_GetTick>
 8004d8e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d90:	4b05      	ldr	r3, [pc, #20]	@ (8004da8 <HAL_RCC_OscConfig+0x264>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f013 0f04 	tst.w	r3, #4
 8004d98:	d0a9      	beq.n	8004cee <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d9a:	f7fe f943 	bl	8003024 <HAL_GetTick>
 8004d9e:	1b40      	subs	r0, r0, r5
 8004da0:	2802      	cmp	r0, #2
 8004da2:	d9f5      	bls.n	8004d90 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8004da4:	2003      	movs	r0, #3
 8004da6:	e212      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 8004da8:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004dac:	f002 0203 	and.w	r2, r2, #3
 8004db0:	2a01      	cmp	r2, #1
 8004db2:	d1aa      	bne.n	8004d0a <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004db4:	4ba1      	ldr	r3, [pc, #644]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004dbc:	d003      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x282>
 8004dbe:	69e3      	ldr	r3, [r4, #28]
 8004dc0:	2b80      	cmp	r3, #128	@ 0x80
 8004dc2:	f040 8201 	bne.w	80051c8 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004dc6:	f7fe f947 	bl	8003058 <HAL_GetREVID>
 8004dca:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004dce:	4298      	cmp	r0, r3
 8004dd0:	d812      	bhi.n	8004df8 <HAL_RCC_OscConfig+0x2b4>
 8004dd2:	6a22      	ldr	r2, [r4, #32]
 8004dd4:	2a20      	cmp	r2, #32
 8004dd6:	d007      	beq.n	8004de8 <HAL_RCC_OscConfig+0x2a4>
 8004dd8:	4998      	ldr	r1, [pc, #608]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004dda:	684b      	ldr	r3, [r1, #4]
 8004ddc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004de0:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8004de4:	604b      	str	r3, [r1, #4]
 8004de6:	e00f      	b.n	8004e08 <HAL_RCC_OscConfig+0x2c4>
 8004de8:	4a94      	ldr	r2, [pc, #592]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004dea:	6853      	ldr	r3, [r2, #4]
 8004dec:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004df0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004df4:	6053      	str	r3, [r2, #4]
 8004df6:	e007      	b.n	8004e08 <HAL_RCC_OscConfig+0x2c4>
 8004df8:	4a90      	ldr	r2, [pc, #576]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004dfa:	68d3      	ldr	r3, [r2, #12]
 8004dfc:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004e00:	6a21      	ldr	r1, [r4, #32]
 8004e02:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004e06:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	f013 0f08 	tst.w	r3, #8
 8004e0e:	d060      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e10:	6963      	ldr	r3, [r4, #20]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d049      	beq.n	8004eaa <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e16:	4a89      	ldr	r2, [pc, #548]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004e18:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8004e1a:	f043 0301 	orr.w	r3, r3, #1
 8004e1e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e20:	f7fe f900 	bl	8003024 <HAL_GetTick>
 8004e24:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e26:	4b85      	ldr	r3, [pc, #532]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004e28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e2a:	f013 0f02 	tst.w	r3, #2
 8004e2e:	d150      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e30:	f7fe f8f8 	bl	8003024 <HAL_GetTick>
 8004e34:	1b40      	subs	r0, r0, r5
 8004e36:	2802      	cmp	r0, #2
 8004e38:	d9f5      	bls.n	8004e26 <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8004e3a:	2003      	movs	r0, #3
 8004e3c:	e1c7      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004e3e:	f7fe f90b 	bl	8003058 <HAL_GetREVID>
 8004e42:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004e46:	4298      	cmp	r0, r3
 8004e48:	d812      	bhi.n	8004e70 <HAL_RCC_OscConfig+0x32c>
 8004e4a:	6a22      	ldr	r2, [r4, #32]
 8004e4c:	2a20      	cmp	r2, #32
 8004e4e:	d007      	beq.n	8004e60 <HAL_RCC_OscConfig+0x31c>
 8004e50:	497a      	ldr	r1, [pc, #488]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004e52:	684b      	ldr	r3, [r1, #4]
 8004e54:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004e58:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8004e5c:	604b      	str	r3, [r1, #4]
 8004e5e:	e7d3      	b.n	8004e08 <HAL_RCC_OscConfig+0x2c4>
 8004e60:	4a76      	ldr	r2, [pc, #472]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004e62:	6853      	ldr	r3, [r2, #4]
 8004e64:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004e68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e6c:	6053      	str	r3, [r2, #4]
 8004e6e:	e7cb      	b.n	8004e08 <HAL_RCC_OscConfig+0x2c4>
 8004e70:	4a72      	ldr	r2, [pc, #456]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004e72:	68d3      	ldr	r3, [r2, #12]
 8004e74:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004e78:	6a21      	ldr	r1, [r4, #32]
 8004e7a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004e7e:	60d3      	str	r3, [r2, #12]
 8004e80:	e7c2      	b.n	8004e08 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8004e82:	4a6e      	ldr	r2, [pc, #440]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004e84:	6813      	ldr	r3, [r2, #0]
 8004e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e8a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004e8c:	f7fe f8ca 	bl	8003024 <HAL_GetTick>
 8004e90:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e92:	4b6a      	ldr	r3, [pc, #424]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004e9a:	d0b5      	beq.n	8004e08 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e9c:	f7fe f8c2 	bl	8003024 <HAL_GetTick>
 8004ea0:	1b40      	subs	r0, r0, r5
 8004ea2:	2802      	cmp	r0, #2
 8004ea4:	d9f5      	bls.n	8004e92 <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8004ea6:	2003      	movs	r0, #3
 8004ea8:	e191      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eaa:	4a64      	ldr	r2, [pc, #400]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004eac:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8004eae:	f023 0301 	bic.w	r3, r3, #1
 8004eb2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb4:	f7fe f8b6 	bl	8003024 <HAL_GetTick>
 8004eb8:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004eba:	4b60      	ldr	r3, [pc, #384]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004ebc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ebe:	f013 0f02 	tst.w	r3, #2
 8004ec2:	d006      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec4:	f7fe f8ae 	bl	8003024 <HAL_GetTick>
 8004ec8:	1b40      	subs	r0, r0, r5
 8004eca:	2802      	cmp	r0, #2
 8004ecc:	d9f5      	bls.n	8004eba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ece:	2003      	movs	r0, #3
 8004ed0:	e17d      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ed2:	6823      	ldr	r3, [r4, #0]
 8004ed4:	f013 0f20 	tst.w	r3, #32
 8004ed8:	d029      	beq.n	8004f2e <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004eda:	69a3      	ldr	r3, [r4, #24]
 8004edc:	b19b      	cbz	r3, 8004f06 <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ede:	4a57      	ldr	r2, [pc, #348]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004ee0:	6813      	ldr	r3, [r2, #0]
 8004ee2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ee6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004ee8:	f7fe f89c 	bl	8003024 <HAL_GetTick>
 8004eec:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004eee:	4b53      	ldr	r3, [pc, #332]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8004ef6:	d11a      	bne.n	8004f2e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ef8:	f7fe f894 	bl	8003024 <HAL_GetTick>
 8004efc:	1b40      	subs	r0, r0, r5
 8004efe:	2802      	cmp	r0, #2
 8004f00:	d9f5      	bls.n	8004eee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004f02:	2003      	movs	r0, #3
 8004f04:	e163      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f06:	4a4d      	ldr	r2, [pc, #308]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004f08:	6813      	ldr	r3, [r2, #0]
 8004f0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f0e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f10:	f7fe f888 	bl	8003024 <HAL_GetTick>
 8004f14:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f16:	4b49      	ldr	r3, [pc, #292]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8004f1e:	d006      	beq.n	8004f2e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f20:	f7fe f880 	bl	8003024 <HAL_GetTick>
 8004f24:	1b40      	subs	r0, r0, r5
 8004f26:	2802      	cmp	r0, #2
 8004f28:	d9f5      	bls.n	8004f16 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8004f2a:	2003      	movs	r0, #3
 8004f2c:	e14f      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f2e:	6823      	ldr	r3, [r4, #0]
 8004f30:	f013 0f04 	tst.w	r3, #4
 8004f34:	d121      	bne.n	8004f7a <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f36:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 8147 	beq.w	80051cc <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004f3e:	4a3f      	ldr	r2, [pc, #252]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004f40:	6912      	ldr	r2, [r2, #16]
 8004f42:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004f46:	2a18      	cmp	r2, #24
 8004f48:	f000 80ee 	beq.w	8005128 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d079      	beq.n	8005044 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f50:	4a3a      	ldr	r2, [pc, #232]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004f52:	6813      	ldr	r3, [r2, #0]
 8004f54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f5a:	f7fe f863 	bl	8003024 <HAL_GetTick>
 8004f5e:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f60:	4b36      	ldr	r3, [pc, #216]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004f68:	f000 80dc 	beq.w	8005124 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f6c:	f7fe f85a 	bl	8003024 <HAL_GetTick>
 8004f70:	1b00      	subs	r0, r0, r4
 8004f72:	2802      	cmp	r0, #2
 8004f74:	d9f4      	bls.n	8004f60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004f76:	2003      	movs	r0, #3
 8004f78:	e129      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8004f7a:	4a31      	ldr	r2, [pc, #196]	@ (8005040 <HAL_RCC_OscConfig+0x4fc>)
 8004f7c:	6813      	ldr	r3, [r2, #0]
 8004f7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f82:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004f84:	f7fe f84e 	bl	8003024 <HAL_GetTick>
 8004f88:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8005040 <HAL_RCC_OscConfig+0x4fc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004f92:	d106      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f94:	f7fe f846 	bl	8003024 <HAL_GetTick>
 8004f98:	1b40      	subs	r0, r0, r5
 8004f9a:	2864      	cmp	r0, #100	@ 0x64
 8004f9c:	d9f5      	bls.n	8004f8a <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8004f9e:	2003      	movs	r0, #3
 8004fa0:	e115      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fa2:	68a3      	ldr	r3, [r4, #8]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d00a      	beq.n	8004fbe <HAL_RCC_OscConfig+0x47a>
 8004fa8:	bb0b      	cbnz	r3, 8004fee <HAL_RCC_OscConfig+0x4aa>
 8004faa:	4b24      	ldr	r3, [pc, #144]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004fac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fae:	f022 0201 	bic.w	r2, r2, #1
 8004fb2:	671a      	str	r2, [r3, #112]	@ 0x70
 8004fb4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fb6:	f022 0204 	bic.w	r2, r2, #4
 8004fba:	671a      	str	r2, [r3, #112]	@ 0x70
 8004fbc:	e004      	b.n	8004fc8 <HAL_RCC_OscConfig+0x484>
 8004fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004fc0:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004fc2:	f043 0301 	orr.w	r3, r3, #1
 8004fc6:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fc8:	68a3      	ldr	r3, [r4, #8]
 8004fca:	b333      	cbz	r3, 800501a <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8004fcc:	f7fe f82a 	bl	8003024 <HAL_GetTick>
 8004fd0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd6:	f013 0f02 	tst.w	r3, #2
 8004fda:	d1ac      	bne.n	8004f36 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fdc:	f7fe f822 	bl	8003024 <HAL_GetTick>
 8004fe0:	1b40      	subs	r0, r0, r5
 8004fe2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004fe6:	4298      	cmp	r0, r3
 8004fe8:	d9f3      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8004fea:	2003      	movs	r0, #3
 8004fec:	e0ef      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fee:	2b05      	cmp	r3, #5
 8004ff0:	d009      	beq.n	8005006 <HAL_RCC_OscConfig+0x4c2>
 8004ff2:	4b12      	ldr	r3, [pc, #72]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8004ff4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ff6:	f022 0201 	bic.w	r2, r2, #1
 8004ffa:	671a      	str	r2, [r3, #112]	@ 0x70
 8004ffc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ffe:	f022 0204 	bic.w	r2, r2, #4
 8005002:	671a      	str	r2, [r3, #112]	@ 0x70
 8005004:	e7e0      	b.n	8004fc8 <HAL_RCC_OscConfig+0x484>
 8005006:	4b0d      	ldr	r3, [pc, #52]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8005008:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800500a:	f042 0204 	orr.w	r2, r2, #4
 800500e:	671a      	str	r2, [r3, #112]	@ 0x70
 8005010:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005012:	f042 0201 	orr.w	r2, r2, #1
 8005016:	671a      	str	r2, [r3, #112]	@ 0x70
 8005018:	e7d6      	b.n	8004fc8 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 800501a:	f7fe f803 	bl	8003024 <HAL_GetTick>
 800501e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005020:	4b06      	ldr	r3, [pc, #24]	@ (800503c <HAL_RCC_OscConfig+0x4f8>)
 8005022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005024:	f013 0f02 	tst.w	r3, #2
 8005028:	d085      	beq.n	8004f36 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502a:	f7fd fffb 	bl	8003024 <HAL_GetTick>
 800502e:	1b40      	subs	r0, r0, r5
 8005030:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005034:	4298      	cmp	r0, r3
 8005036:	d9f3      	bls.n	8005020 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8005038:	2003      	movs	r0, #3
 800503a:	e0c8      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 800503c:	58024400 	.word	0x58024400
 8005040:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8005044:	4a69      	ldr	r2, [pc, #420]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 8005046:	6813      	ldr	r3, [r2, #0]
 8005048:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800504c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800504e:	f7fd ffe9 	bl	8003024 <HAL_GetTick>
 8005052:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005054:	4b65      	ldr	r3, [pc, #404]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800505c:	d006      	beq.n	800506c <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800505e:	f7fd ffe1 	bl	8003024 <HAL_GetTick>
 8005062:	1b40      	subs	r0, r0, r5
 8005064:	2802      	cmp	r0, #2
 8005066:	d9f5      	bls.n	8005054 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8005068:	2003      	movs	r0, #3
 800506a:	e0b0      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800506c:	4b5f      	ldr	r3, [pc, #380]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 800506e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005070:	4a5f      	ldr	r2, [pc, #380]	@ (80051f0 <HAL_RCC_OscConfig+0x6ac>)
 8005072:	400a      	ands	r2, r1
 8005074:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005076:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005078:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 800507c:	430a      	orrs	r2, r1
 800507e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005080:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005082:	3a01      	subs	r2, #1
 8005084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005088:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800508a:	3901      	subs	r1, #1
 800508c:	0249      	lsls	r1, r1, #9
 800508e:	b289      	uxth	r1, r1
 8005090:	430a      	orrs	r2, r1
 8005092:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005094:	3901      	subs	r1, #1
 8005096:	0409      	lsls	r1, r1, #16
 8005098:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800509c:	430a      	orrs	r2, r1
 800509e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80050a0:	3901      	subs	r1, #1
 80050a2:	0609      	lsls	r1, r1, #24
 80050a4:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80050a8:	430a      	orrs	r2, r1
 80050aa:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80050ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ae:	f022 0201 	bic.w	r2, r2, #1
 80050b2:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80050b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050b6:	f36f 02cf 	bfc	r2, #3, #13
 80050ba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80050bc:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80050c0:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80050c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050c4:	f022 020c 	bic.w	r2, r2, #12
 80050c8:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80050ca:	430a      	orrs	r2, r1
 80050cc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80050ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050d0:	f022 0202 	bic.w	r2, r2, #2
 80050d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80050d6:	430a      	orrs	r2, r1
 80050d8:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80050da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050dc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80050e0:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80050e8:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80050ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ec:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80050f0:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80050f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f4:	f042 0201 	orr.w	r2, r2, #1
 80050f8:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005100:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005102:	f7fd ff8f 	bl	8003024 <HAL_GetTick>
 8005106:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005108:	4b38      	ldr	r3, [pc, #224]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005110:	d106      	bne.n	8005120 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005112:	f7fd ff87 	bl	8003024 <HAL_GetTick>
 8005116:	1b00      	subs	r0, r0, r4
 8005118:	2802      	cmp	r0, #2
 800511a:	d9f5      	bls.n	8005108 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 800511c:	2003      	movs	r0, #3
 800511e:	e056      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8005120:	2000      	movs	r0, #0
 8005122:	e054      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 8005124:	2000      	movs	r0, #0
 8005126:	e052      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005128:	4a30      	ldr	r2, [pc, #192]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 800512a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800512c:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800512e:	2b01      	cmp	r3, #1
 8005130:	d04e      	beq.n	80051d0 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005132:	f001 0303 	and.w	r3, r1, #3
 8005136:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005138:	4293      	cmp	r3, r2
 800513a:	d14b      	bne.n	80051d4 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800513c:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8005140:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005142:	4299      	cmp	r1, r3
 8005144:	d148      	bne.n	80051d8 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005146:	f3c0 0208 	ubfx	r2, r0, #0, #9
 800514a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800514c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800514e:	429a      	cmp	r2, r3
 8005150:	d144      	bne.n	80051dc <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005152:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8005156:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005158:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800515a:	429a      	cmp	r2, r3
 800515c:	d140      	bne.n	80051e0 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800515e:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8005162:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005164:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005166:	429a      	cmp	r2, r3
 8005168:	d13c      	bne.n	80051e4 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800516a:	f3c0 6006 	ubfx	r0, r0, #24, #7
 800516e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005170:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005172:	4298      	cmp	r0, r3
 8005174:	d138      	bne.n	80051e8 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005176:	4b1d      	ldr	r3, [pc, #116]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 8005178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800517a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800517e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8005180:	429a      	cmp	r2, r3
 8005182:	d101      	bne.n	8005188 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8005184:	2000      	movs	r0, #0
 8005186:	e022      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8005188:	4a18      	ldr	r2, [pc, #96]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 800518a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800518c:	f023 0301 	bic.w	r3, r3, #1
 8005190:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8005192:	f7fd ff47 	bl	8003024 <HAL_GetTick>
 8005196:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005198:	f7fd ff44 	bl	8003024 <HAL_GetTick>
 800519c:	42a8      	cmp	r0, r5
 800519e:	d0fb      	beq.n	8005198 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80051a0:	4a12      	ldr	r2, [pc, #72]	@ (80051ec <HAL_RCC_OscConfig+0x6a8>)
 80051a2:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80051a4:	f36f 03cf 	bfc	r3, #3, #13
 80051a8:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80051aa:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80051ae:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80051b0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80051b2:	f043 0301 	orr.w	r3, r3, #1
 80051b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 80051b8:	2000      	movs	r0, #0
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 80051bc:	2001      	movs	r0, #1
}
 80051be:	4770      	bx	lr
        return HAL_ERROR;
 80051c0:	2001      	movs	r0, #1
 80051c2:	e004      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 80051c4:	2001      	movs	r0, #1
 80051c6:	e002      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 80051c8:	2001      	movs	r0, #1
 80051ca:	e000      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 80051cc:	2000      	movs	r0, #0
}
 80051ce:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 80051d0:	2001      	movs	r0, #1
 80051d2:	e7fc      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 80051d4:	2001      	movs	r0, #1
 80051d6:	e7fa      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 80051d8:	2001      	movs	r0, #1
 80051da:	e7f8      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 80051dc:	2001      	movs	r0, #1
 80051de:	e7f6      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 80051e0:	2001      	movs	r0, #1
 80051e2:	e7f4      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 80051e4:	2001      	movs	r0, #1
 80051e6:	e7f2      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 80051e8:	2001      	movs	r0, #1
 80051ea:	e7f0      	b.n	80051ce <HAL_RCC_OscConfig+0x68a>
 80051ec:	58024400 	.word	0x58024400
 80051f0:	fffffc0c 	.word	0xfffffc0c

080051f4 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051f4:	4b75      	ldr	r3, [pc, #468]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051fc:	2b10      	cmp	r3, #16
 80051fe:	f000 80de 	beq.w	80053be <HAL_RCC_GetSysClockFreq+0x1ca>
 8005202:	2b18      	cmp	r3, #24
 8005204:	d00f      	beq.n	8005226 <HAL_RCC_GetSysClockFreq+0x32>
 8005206:	2b00      	cmp	r3, #0
 8005208:	f040 80db 	bne.w	80053c2 <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800520c:	4b6f      	ldr	r3, [pc, #444]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f013 0f20 	tst.w	r3, #32
 8005214:	f000 80d7 	beq.w	80053c6 <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005218:	4b6c      	ldr	r3, [pc, #432]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005220:	486b      	ldr	r0, [pc, #428]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8005222:	40d8      	lsrs	r0, r3
 8005224:	4770      	bx	lr
{
 8005226:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005228:	4b68      	ldr	r3, [pc, #416]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 800522a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800522c:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005230:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8005232:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005236:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005238:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800523c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800523e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8005242:	fb01 f303 	mul.w	r3, r1, r3
 8005246:	ee07 3a90 	vmov	s15, r3
 800524a:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 800524e:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8005252:	d077      	beq.n	8005344 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8005254:	2a01      	cmp	r2, #1
 8005256:	d04a      	beq.n	80052ee <HAL_RCC_GetSysClockFreq+0xfa>
 8005258:	2a02      	cmp	r2, #2
 800525a:	d076      	beq.n	800534a <HAL_RCC_GetSysClockFreq+0x156>
 800525c:	2a00      	cmp	r2, #0
 800525e:	f040 8091 	bne.w	8005384 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005262:	4b5a      	ldr	r3, [pc, #360]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f013 0f20 	tst.w	r3, #32
 800526a:	d023      	beq.n	80052b4 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800526c:	4957      	ldr	r1, [pc, #348]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 800526e:	680a      	ldr	r2, [r1, #0]
 8005270:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8005274:	4b56      	ldr	r3, [pc, #344]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8005276:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005278:	ee07 3a10 	vmov	s14, r3
 800527c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005280:	ee07 0a10 	vmov	s14, r0
 8005284:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8005288:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800528c:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800528e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005292:	ee06 3a90 	vmov	s13, r3
 8005296:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800529a:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 80053d4 <HAL_RCC_GetSysClockFreq+0x1e0>
 800529e:	ee67 7a86 	vmul.f32	s15, s15, s12
 80052a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052b2:	e038      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80052b4:	ee07 0a10 	vmov	s14, r0
 80052b8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80052bc:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 80053d8 <HAL_RCC_GetSysClockFreq+0x1e4>
 80052c0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80052c4:	4b41      	ldr	r3, [pc, #260]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 80052c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052cc:	ee06 3a90 	vmov	s13, r3
 80052d0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80052d4:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 80053d4 <HAL_RCC_GetSysClockFreq+0x1e0>
 80052d8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80052dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052ec:	e01b      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80052ee:	ee07 0a10 	vmov	s14, r0
 80052f2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80052f6:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 80053dc <HAL_RCC_GetSysClockFreq+0x1e8>
 80052fa:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80052fe:	4b33      	ldr	r3, [pc, #204]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005306:	ee06 3a90 	vmov	s13, r3
 800530a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800530e:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 80053d4 <HAL_RCC_GetSysClockFreq+0x1e0>
 8005312:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800531a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800531e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005322:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005326:	4b29      	ldr	r3, [pc, #164]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800532e:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005330:	ee07 3a90 	vmov	s15, r3
 8005334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005338:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800533c:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8005340:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8005344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005348:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800534a:	ee07 0a10 	vmov	s14, r0
 800534e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005352:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 80053e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005356:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800535a:	4b1c      	ldr	r3, [pc, #112]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 800535c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005362:	ee06 3a90 	vmov	s13, r3
 8005366:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800536a:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80053d4 <HAL_RCC_GetSysClockFreq+0x1e0>
 800536e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005372:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005376:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800537a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800537e:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8005382:	e7d0      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005384:	ee07 0a10 	vmov	s14, r0
 8005388:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800538c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80053dc <HAL_RCC_GetSysClockFreq+0x1e8>
 8005390:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005394:	4b0d      	ldr	r3, [pc, #52]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005398:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800539c:	ee06 3a90 	vmov	s13, r3
 80053a0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80053a4:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 80053d4 <HAL_RCC_GetSysClockFreq+0x1e0>
 80053a8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80053ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053b8:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 80053bc:	e7b3      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 80053be:	4809      	ldr	r0, [pc, #36]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80053c0:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053c2:	4809      	ldr	r0, [pc, #36]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80053c4:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80053c6:	4802      	ldr	r0, [pc, #8]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	58024400 	.word	0x58024400
 80053d0:	03d09000 	.word	0x03d09000
 80053d4:	39000000 	.word	0x39000000
 80053d8:	4c742400 	.word	0x4c742400
 80053dc:	4a742400 	.word	0x4a742400
 80053e0:	4bbebc20 	.word	0x4bbebc20
 80053e4:	017d7840 	.word	0x017d7840
 80053e8:	003d0900 	.word	0x003d0900

080053ec <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80053ec:	2800      	cmp	r0, #0
 80053ee:	f000 8132 	beq.w	8005656 <HAL_RCC_ClockConfig+0x26a>
{
 80053f2:	b570      	push	{r4, r5, r6, lr}
 80053f4:	460d      	mov	r5, r1
 80053f6:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053f8:	4b9b      	ldr	r3, [pc, #620]	@ (8005668 <HAL_RCC_ClockConfig+0x27c>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 030f 	and.w	r3, r3, #15
 8005400:	428b      	cmp	r3, r1
 8005402:	d20b      	bcs.n	800541c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005404:	4a98      	ldr	r2, [pc, #608]	@ (8005668 <HAL_RCC_ClockConfig+0x27c>)
 8005406:	6813      	ldr	r3, [r2, #0]
 8005408:	f023 030f 	bic.w	r3, r3, #15
 800540c:	430b      	orrs	r3, r1
 800540e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005410:	6813      	ldr	r3, [r2, #0]
 8005412:	f003 030f 	and.w	r3, r3, #15
 8005416:	428b      	cmp	r3, r1
 8005418:	f040 811f 	bne.w	800565a <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	f013 0f04 	tst.w	r3, #4
 8005422:	d00c      	beq.n	800543e <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005424:	6922      	ldr	r2, [r4, #16]
 8005426:	4b91      	ldr	r3, [pc, #580]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800542e:	429a      	cmp	r2, r3
 8005430:	d905      	bls.n	800543e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005432:	498e      	ldr	r1, [pc, #568]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005434:	698b      	ldr	r3, [r1, #24]
 8005436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800543a:	431a      	orrs	r2, r3
 800543c:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800543e:	6823      	ldr	r3, [r4, #0]
 8005440:	f013 0f08 	tst.w	r3, #8
 8005444:	d00c      	beq.n	8005460 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005446:	6962      	ldr	r2, [r4, #20]
 8005448:	4b88      	ldr	r3, [pc, #544]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 800544a:	69db      	ldr	r3, [r3, #28]
 800544c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005450:	429a      	cmp	r2, r3
 8005452:	d905      	bls.n	8005460 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005454:	4985      	ldr	r1, [pc, #532]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005456:	69cb      	ldr	r3, [r1, #28]
 8005458:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800545c:	431a      	orrs	r2, r3
 800545e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	f013 0f10 	tst.w	r3, #16
 8005466:	d00c      	beq.n	8005482 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005468:	69a2      	ldr	r2, [r4, #24]
 800546a:	4b80      	ldr	r3, [pc, #512]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005472:	429a      	cmp	r2, r3
 8005474:	d905      	bls.n	8005482 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005476:	497d      	ldr	r1, [pc, #500]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005478:	69cb      	ldr	r3, [r1, #28]
 800547a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800547e:	431a      	orrs	r2, r3
 8005480:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	f013 0f20 	tst.w	r3, #32
 8005488:	d00c      	beq.n	80054a4 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800548a:	69e2      	ldr	r2, [r4, #28]
 800548c:	4b77      	ldr	r3, [pc, #476]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005494:	429a      	cmp	r2, r3
 8005496:	d905      	bls.n	80054a4 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005498:	4974      	ldr	r1, [pc, #464]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 800549a:	6a0b      	ldr	r3, [r1, #32]
 800549c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054a0:	431a      	orrs	r2, r3
 80054a2:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054a4:	6823      	ldr	r3, [r4, #0]
 80054a6:	f013 0f02 	tst.w	r3, #2
 80054aa:	d00c      	beq.n	80054c6 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80054ac:	68e2      	ldr	r2, [r4, #12]
 80054ae:	4b6f      	ldr	r3, [pc, #444]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d905      	bls.n	80054c6 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054ba:	496c      	ldr	r1, [pc, #432]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80054bc:	698b      	ldr	r3, [r1, #24]
 80054be:	f023 030f 	bic.w	r3, r3, #15
 80054c2:	431a      	orrs	r2, r3
 80054c4:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	f013 0f01 	tst.w	r3, #1
 80054cc:	d041      	beq.n	8005552 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80054ce:	4a67      	ldr	r2, [pc, #412]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80054d0:	6993      	ldr	r3, [r2, #24]
 80054d2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80054d6:	68a1      	ldr	r1, [r4, #8]
 80054d8:	430b      	orrs	r3, r1
 80054da:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054dc:	6863      	ldr	r3, [r4, #4]
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d00a      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054e2:	2b03      	cmp	r3, #3
 80054e4:	d027      	beq.n	8005536 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d02c      	beq.n	8005544 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054ea:	4a60      	ldr	r2, [pc, #384]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	f012 0f04 	tst.w	r2, #4
 80054f2:	d106      	bne.n	8005502 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80054f4:	2001      	movs	r0, #1
 80054f6:	e0ad      	b.n	8005654 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80054f8:	6812      	ldr	r2, [r2, #0]
 80054fa:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80054fe:	f000 80ae 	beq.w	800565e <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005502:	495a      	ldr	r1, [pc, #360]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005504:	690a      	ldr	r2, [r1, #16]
 8005506:	f022 0207 	bic.w	r2, r2, #7
 800550a:	4313      	orrs	r3, r2
 800550c:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 800550e:	f7fd fd89 	bl	8003024 <HAL_GetTick>
 8005512:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005514:	4b55      	ldr	r3, [pc, #340]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800551c:	6862      	ldr	r2, [r4, #4]
 800551e:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8005522:	d016      	beq.n	8005552 <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005524:	f7fd fd7e 	bl	8003024 <HAL_GetTick>
 8005528:	1b80      	subs	r0, r0, r6
 800552a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800552e:	4298      	cmp	r0, r3
 8005530:	d9f0      	bls.n	8005514 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8005532:	2003      	movs	r0, #3
 8005534:	e08e      	b.n	8005654 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005536:	4a4d      	ldr	r2, [pc, #308]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005538:	6812      	ldr	r2, [r2, #0]
 800553a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800553e:	d1e0      	bne.n	8005502 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8005540:	2001      	movs	r0, #1
 8005542:	e087      	b.n	8005654 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005544:	4a49      	ldr	r2, [pc, #292]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005546:	6812      	ldr	r2, [r2, #0]
 8005548:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800554c:	d1d9      	bne.n	8005502 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 800554e:	2001      	movs	r0, #1
 8005550:	e080      	b.n	8005654 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005552:	6823      	ldr	r3, [r4, #0]
 8005554:	f013 0f02 	tst.w	r3, #2
 8005558:	d00c      	beq.n	8005574 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800555a:	68e2      	ldr	r2, [r4, #12]
 800555c:	4b43      	ldr	r3, [pc, #268]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	f003 030f 	and.w	r3, r3, #15
 8005564:	429a      	cmp	r2, r3
 8005566:	d205      	bcs.n	8005574 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005568:	4940      	ldr	r1, [pc, #256]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 800556a:	698b      	ldr	r3, [r1, #24]
 800556c:	f023 030f 	bic.w	r3, r3, #15
 8005570:	431a      	orrs	r2, r3
 8005572:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005574:	4b3c      	ldr	r3, [pc, #240]	@ (8005668 <HAL_RCC_ClockConfig+0x27c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 030f 	and.w	r3, r3, #15
 800557c:	42ab      	cmp	r3, r5
 800557e:	d90a      	bls.n	8005596 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005580:	4a39      	ldr	r2, [pc, #228]	@ (8005668 <HAL_RCC_ClockConfig+0x27c>)
 8005582:	6813      	ldr	r3, [r2, #0]
 8005584:	f023 030f 	bic.w	r3, r3, #15
 8005588:	432b      	orrs	r3, r5
 800558a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800558c:	6813      	ldr	r3, [r2, #0]
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	42ab      	cmp	r3, r5
 8005594:	d165      	bne.n	8005662 <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	f013 0f04 	tst.w	r3, #4
 800559c:	d00c      	beq.n	80055b8 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800559e:	6922      	ldr	r2, [r4, #16]
 80055a0:	4b32      	ldr	r3, [pc, #200]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d205      	bcs.n	80055b8 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80055ac:	492f      	ldr	r1, [pc, #188]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80055ae:	698b      	ldr	r3, [r1, #24]
 80055b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055b4:	431a      	orrs	r2, r3
 80055b6:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b8:	6823      	ldr	r3, [r4, #0]
 80055ba:	f013 0f08 	tst.w	r3, #8
 80055be:	d00c      	beq.n	80055da <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80055c0:	6962      	ldr	r2, [r4, #20]
 80055c2:	4b2a      	ldr	r3, [pc, #168]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d205      	bcs.n	80055da <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80055ce:	4927      	ldr	r1, [pc, #156]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80055d0:	69cb      	ldr	r3, [r1, #28]
 80055d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055d6:	431a      	orrs	r2, r3
 80055d8:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	f013 0f10 	tst.w	r3, #16
 80055e0:	d00c      	beq.n	80055fc <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80055e2:	69a2      	ldr	r2, [r4, #24]
 80055e4:	4b21      	ldr	r3, [pc, #132]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80055e6:	69db      	ldr	r3, [r3, #28]
 80055e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d205      	bcs.n	80055fc <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80055f0:	491e      	ldr	r1, [pc, #120]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 80055f2:	69cb      	ldr	r3, [r1, #28]
 80055f4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80055f8:	431a      	orrs	r2, r3
 80055fa:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80055fc:	6823      	ldr	r3, [r4, #0]
 80055fe:	f013 0f20 	tst.w	r3, #32
 8005602:	d00c      	beq.n	800561e <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005604:	69e2      	ldr	r2, [r4, #28]
 8005606:	4b19      	ldr	r3, [pc, #100]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800560e:	429a      	cmp	r2, r3
 8005610:	d205      	bcs.n	800561e <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005612:	4916      	ldr	r1, [pc, #88]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005614:	6a0b      	ldr	r3, [r1, #32]
 8005616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800561a:	431a      	orrs	r2, r3
 800561c:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800561e:	f7ff fde9 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8005622:	4912      	ldr	r1, [pc, #72]	@ (800566c <HAL_RCC_ClockConfig+0x280>)
 8005624:	698b      	ldr	r3, [r1, #24]
 8005626:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800562a:	4a11      	ldr	r2, [pc, #68]	@ (8005670 <HAL_RCC_ClockConfig+0x284>)
 800562c:	5cd3      	ldrb	r3, [r2, r3]
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005634:	698b      	ldr	r3, [r1, #24]
 8005636:	f003 030f 	and.w	r3, r3, #15
 800563a:	5cd3      	ldrb	r3, [r2, r3]
 800563c:	f003 031f 	and.w	r3, r3, #31
 8005640:	fa20 f303 	lsr.w	r3, r0, r3
 8005644:	4a0b      	ldr	r2, [pc, #44]	@ (8005674 <HAL_RCC_ClockConfig+0x288>)
 8005646:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8005648:	4b0b      	ldr	r3, [pc, #44]	@ (8005678 <HAL_RCC_ClockConfig+0x28c>)
 800564a:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 800564c:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <HAL_RCC_ClockConfig+0x290>)
 800564e:	6818      	ldr	r0, [r3, #0]
 8005650:	f7fd fc86 	bl	8002f60 <HAL_InitTick>
}
 8005654:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005656:	2001      	movs	r0, #1
}
 8005658:	4770      	bx	lr
      return HAL_ERROR;
 800565a:	2001      	movs	r0, #1
 800565c:	e7fa      	b.n	8005654 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 800565e:	2001      	movs	r0, #1
 8005660:	e7f8      	b.n	8005654 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 8005662:	2001      	movs	r0, #1
 8005664:	e7f6      	b.n	8005654 <HAL_RCC_ClockConfig+0x268>
 8005666:	bf00      	nop
 8005668:	52002000 	.word	0x52002000
 800566c:	58024400 	.word	0x58024400
 8005670:	0800e368 	.word	0x0800e368
 8005674:	20000020 	.word	0x20000020
 8005678:	20000024 	.word	0x20000024
 800567c:	2000001c 	.word	0x2000001c

08005680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005680:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005682:	f7ff fdb7 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8005686:	4a0b      	ldr	r2, [pc, #44]	@ (80056b4 <HAL_RCC_GetHCLKFreq+0x34>)
 8005688:	6993      	ldr	r3, [r2, #24]
 800568a:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800568e:	490a      	ldr	r1, [pc, #40]	@ (80056b8 <HAL_RCC_GetHCLKFreq+0x38>)
 8005690:	5ccb      	ldrb	r3, [r1, r3]
 8005692:	f003 031f 	and.w	r3, r3, #31
 8005696:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800569a:	6992      	ldr	r2, [r2, #24]
 800569c:	f002 020f 	and.w	r2, r2, #15
 80056a0:	5c88      	ldrb	r0, [r1, r2]
 80056a2:	f000 001f 	and.w	r0, r0, #31
 80056a6:	fa23 f000 	lsr.w	r0, r3, r0
 80056aa:	4a04      	ldr	r2, [pc, #16]	@ (80056bc <HAL_RCC_GetHCLKFreq+0x3c>)
 80056ac:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80056ae:	4a04      	ldr	r2, [pc, #16]	@ (80056c0 <HAL_RCC_GetHCLKFreq+0x40>)
 80056b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80056b2:	bd08      	pop	{r3, pc}
 80056b4:	58024400 	.word	0x58024400
 80056b8:	0800e368 	.word	0x0800e368
 80056bc:	20000020 	.word	0x20000020
 80056c0:	20000024 	.word	0x20000024

080056c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056c4:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80056c6:	f7ff ffdb 	bl	8005680 <HAL_RCC_GetHCLKFreq>
 80056ca:	4b05      	ldr	r3, [pc, #20]	@ (80056e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80056d2:	4a04      	ldr	r2, [pc, #16]	@ (80056e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056d4:	5cd3      	ldrb	r3, [r2, r3]
 80056d6:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80056da:	40d8      	lsrs	r0, r3
 80056dc:	bd08      	pop	{r3, pc}
 80056de:	bf00      	nop
 80056e0:	58024400 	.word	0x58024400
 80056e4:	0800e368 	.word	0x0800e368

080056e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056e8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80056ea:	f7ff ffc9 	bl	8005680 <HAL_RCC_GetHCLKFreq>
 80056ee:	4b05      	ldr	r3, [pc, #20]	@ (8005704 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80056f6:	4a04      	ldr	r2, [pc, #16]	@ (8005708 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056f8:	5cd3      	ldrb	r3, [r2, r3]
 80056fa:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80056fe:	40d8      	lsrs	r0, r3
 8005700:	bd08      	pop	{r3, pc}
 8005702:	bf00      	nop
 8005704:	58024400 	.word	0x58024400
 8005708:	0800e368 	.word	0x0800e368

0800570c <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800570c:	4b40      	ldr	r3, [pc, #256]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 800570e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005710:	f003 0303 	and.w	r3, r3, #3
 8005714:	2b03      	cmp	r3, #3
 8005716:	d079      	beq.n	800580c <RCCEx_PLL2_Config+0x100>
{
 8005718:	b570      	push	{r4, r5, r6, lr}
 800571a:	4605      	mov	r5, r0
 800571c:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800571e:	4a3c      	ldr	r2, [pc, #240]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 8005720:	6813      	ldr	r3, [r2, #0]
 8005722:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005726:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005728:	f7fd fc7c 	bl	8003024 <HAL_GetTick>
 800572c:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800572e:	4b38      	ldr	r3, [pc, #224]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8005736:	d006      	beq.n	8005746 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005738:	f7fd fc74 	bl	8003024 <HAL_GetTick>
 800573c:	1b03      	subs	r3, r0, r4
 800573e:	2b02      	cmp	r3, #2
 8005740:	d9f5      	bls.n	800572e <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8005742:	2003      	movs	r0, #3

  }


  return status;
}
 8005744:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005746:	4b32      	ldr	r3, [pc, #200]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 8005748:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800574a:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 800574e:	6829      	ldr	r1, [r5, #0]
 8005750:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8005754:	629a      	str	r2, [r3, #40]	@ 0x28
 8005756:	686a      	ldr	r2, [r5, #4]
 8005758:	3a01      	subs	r2, #1
 800575a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800575e:	68a9      	ldr	r1, [r5, #8]
 8005760:	3901      	subs	r1, #1
 8005762:	0249      	lsls	r1, r1, #9
 8005764:	b289      	uxth	r1, r1
 8005766:	430a      	orrs	r2, r1
 8005768:	68e9      	ldr	r1, [r5, #12]
 800576a:	3901      	subs	r1, #1
 800576c:	0409      	lsls	r1, r1, #16
 800576e:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8005772:	430a      	orrs	r2, r1
 8005774:	6929      	ldr	r1, [r5, #16]
 8005776:	3901      	subs	r1, #1
 8005778:	0609      	lsls	r1, r1, #24
 800577a:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800577e:	430a      	orrs	r2, r1
 8005780:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005784:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8005788:	6969      	ldr	r1, [r5, #20]
 800578a:	430a      	orrs	r2, r1
 800578c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800578e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005790:	f022 0220 	bic.w	r2, r2, #32
 8005794:	69a9      	ldr	r1, [r5, #24]
 8005796:	430a      	orrs	r2, r1
 8005798:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800579a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579c:	f022 0210 	bic.w	r2, r2, #16
 80057a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80057a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057a4:	f36f 02cf 	bfc	r2, #3, #13
 80057a8:	69e9      	ldr	r1, [r5, #28]
 80057aa:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80057ae:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 80057b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b2:	f042 0210 	orr.w	r2, r2, #16
 80057b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80057b8:	b9c6      	cbnz	r6, 80057ec <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80057ba:	461a      	mov	r2, r3
 80057bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80057c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 80057c4:	4a12      	ldr	r2, [pc, #72]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 80057c6:	6813      	ldr	r3, [r2, #0]
 80057c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80057cc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80057ce:	f7fd fc29 	bl	8003024 <HAL_GetTick>
 80057d2:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80057d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80057dc:	d114      	bne.n	8005808 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80057de:	f7fd fc21 	bl	8003024 <HAL_GetTick>
 80057e2:	1b00      	subs	r0, r0, r4
 80057e4:	2802      	cmp	r0, #2
 80057e6:	d9f5      	bls.n	80057d4 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 80057e8:	2003      	movs	r0, #3
 80057ea:	e7ab      	b.n	8005744 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80057ec:	2e01      	cmp	r6, #1
 80057ee:	d005      	beq.n	80057fc <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80057f0:	4a07      	ldr	r2, [pc, #28]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 80057f2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80057f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80057f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057fa:	e7e3      	b.n	80057c4 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80057fc:	4a04      	ldr	r2, [pc, #16]	@ (8005810 <RCCEx_PLL2_Config+0x104>)
 80057fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005800:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005804:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005806:	e7dd      	b.n	80057c4 <RCCEx_PLL2_Config+0xb8>
  return status;
 8005808:	2000      	movs	r0, #0
 800580a:	e79b      	b.n	8005744 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 800580c:	2001      	movs	r0, #1
}
 800580e:	4770      	bx	lr
 8005810:	58024400 	.word	0x58024400

08005814 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005814:	4b40      	ldr	r3, [pc, #256]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 8005816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005818:	f003 0303 	and.w	r3, r3, #3
 800581c:	2b03      	cmp	r3, #3
 800581e:	d079      	beq.n	8005914 <RCCEx_PLL3_Config+0x100>
{
 8005820:	b570      	push	{r4, r5, r6, lr}
 8005822:	4605      	mov	r5, r0
 8005824:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005826:	4a3c      	ldr	r2, [pc, #240]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 8005828:	6813      	ldr	r3, [r2, #0]
 800582a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800582e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005830:	f7fd fbf8 	bl	8003024 <HAL_GetTick>
 8005834:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005836:	4b38      	ldr	r3, [pc, #224]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800583e:	d006      	beq.n	800584e <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005840:	f7fd fbf0 	bl	8003024 <HAL_GetTick>
 8005844:	1b03      	subs	r3, r0, r4
 8005846:	2b02      	cmp	r3, #2
 8005848:	d9f5      	bls.n	8005836 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 800584a:	2003      	movs	r0, #3

  }


  return status;
}
 800584c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800584e:	4b32      	ldr	r3, [pc, #200]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 8005850:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005852:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8005856:	6829      	ldr	r1, [r5, #0]
 8005858:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800585c:	629a      	str	r2, [r3, #40]	@ 0x28
 800585e:	686a      	ldr	r2, [r5, #4]
 8005860:	3a01      	subs	r2, #1
 8005862:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005866:	68a9      	ldr	r1, [r5, #8]
 8005868:	3901      	subs	r1, #1
 800586a:	0249      	lsls	r1, r1, #9
 800586c:	b289      	uxth	r1, r1
 800586e:	430a      	orrs	r2, r1
 8005870:	68e9      	ldr	r1, [r5, #12]
 8005872:	3901      	subs	r1, #1
 8005874:	0409      	lsls	r1, r1, #16
 8005876:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800587a:	430a      	orrs	r2, r1
 800587c:	6929      	ldr	r1, [r5, #16]
 800587e:	3901      	subs	r1, #1
 8005880:	0609      	lsls	r1, r1, #24
 8005882:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8005886:	430a      	orrs	r2, r1
 8005888:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800588a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800588c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005890:	6969      	ldr	r1, [r5, #20]
 8005892:	430a      	orrs	r2, r1
 8005894:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005898:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800589c:	69a9      	ldr	r1, [r5, #24]
 800589e:	430a      	orrs	r2, r1
 80058a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80058a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80058aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058ac:	f36f 02cf 	bfc	r2, #3, #13
 80058b0:	69e9      	ldr	r1, [r5, #28]
 80058b2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80058b6:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 80058b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058be:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80058c0:	b9c6      	cbnz	r6, 80058f4 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80058c2:	461a      	mov	r2, r3
 80058c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80058ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 80058cc:	4a12      	ldr	r2, [pc, #72]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 80058ce:	6813      	ldr	r3, [r2, #0]
 80058d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058d4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80058d6:	f7fd fba5 	bl	8003024 <HAL_GetTick>
 80058da:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80058dc:	4b0e      	ldr	r3, [pc, #56]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80058e4:	d114      	bne.n	8005910 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80058e6:	f7fd fb9d 	bl	8003024 <HAL_GetTick>
 80058ea:	1b00      	subs	r0, r0, r4
 80058ec:	2802      	cmp	r0, #2
 80058ee:	d9f5      	bls.n	80058dc <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 80058f0:	2003      	movs	r0, #3
 80058f2:	e7ab      	b.n	800584c <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80058f4:	2e01      	cmp	r6, #1
 80058f6:	d005      	beq.n	8005904 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80058f8:	4a07      	ldr	r2, [pc, #28]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 80058fa:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80058fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005900:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005902:	e7e3      	b.n	80058cc <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005904:	4a04      	ldr	r2, [pc, #16]	@ (8005918 <RCCEx_PLL3_Config+0x104>)
 8005906:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005908:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800590c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800590e:	e7dd      	b.n	80058cc <RCCEx_PLL3_Config+0xb8>
  return status;
 8005910:	2000      	movs	r0, #0
 8005912:	e79b      	b.n	800584c <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8005914:	2001      	movs	r0, #1
}
 8005916:	4770      	bx	lr
 8005918:	58024400 	.word	0x58024400

0800591c <HAL_RCCEx_PeriphCLKConfig>:
{
 800591c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591e:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005920:	6803      	ldr	r3, [r0, #0]
 8005922:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8005926:	d030      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8005928:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800592a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800592e:	d026      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005930:	d80e      	bhi.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8005932:	b1ab      	cbz	r3, 8005960 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005934:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005938:	d107      	bne.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800593a:	2102      	movs	r1, #2
 800593c:	3008      	adds	r0, #8
 800593e:	f7ff fee5 	bl	800570c <RCCEx_PLL2_Config>
 8005942:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005944:	b195      	cbz	r5, 800596c <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 8005946:	462e      	mov	r6, r5
 8005948:	e021      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800594a:	2601      	movs	r6, #1
 800594c:	4635      	mov	r5, r6
 800594e:	e01e      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8005950:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005954:	d101      	bne.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8005956:	2500      	movs	r5, #0
 8005958:	e008      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x50>
 800595a:	2601      	movs	r6, #1
 800595c:	4635      	mov	r5, r6
 800595e:	e016      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005960:	4a9a      	ldr	r2, [pc, #616]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005962:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005968:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800596a:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800596c:	4a97      	ldr	r2, [pc, #604]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800596e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005970:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005974:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8005976:	430b      	orrs	r3, r1
 8005978:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800597a:	2600      	movs	r6, #0
 800597c:	e007      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800597e:	2102      	movs	r1, #2
 8005980:	3028      	adds	r0, #40	@ 0x28
 8005982:	f7ff ff47 	bl	8005814 <RCCEx_PLL3_Config>
 8005986:	4605      	mov	r5, r0
        break;
 8005988:	e7dc      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800598a:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800598c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800598e:	6823      	ldr	r3, [r4, #0]
 8005990:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005994:	d014      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 8005996:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005998:	2b04      	cmp	r3, #4
 800599a:	d831      	bhi.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 800599c:	e8df f003 	tbb	[pc, r3]
 80059a0:	08292203 	.word	0x08292203
 80059a4:	08          	.byte	0x08
 80059a5:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059a6:	4a89      	ldr	r2, [pc, #548]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80059a8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80059aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80059b0:	bb4d      	cbnz	r5, 8005a06 <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059b2:	4a86      	ldr	r2, [pc, #536]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80059b4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80059b6:	f023 0307 	bic.w	r3, r3, #7
 80059ba:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80059bc:	430b      	orrs	r3, r1
 80059be:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80059c0:	6823      	ldr	r3, [r4, #0]
 80059c2:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80059c6:	d03f      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai23ClockSelection)
 80059c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80059ca:	2b80      	cmp	r3, #128	@ 0x80
 80059cc:	d02e      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80059ce:	d81f      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80059d0:	b333      	cbz	r3, 8005a20 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80059d2:	2b40      	cmp	r3, #64	@ 0x40
 80059d4:	d119      	bne.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059d6:	2100      	movs	r1, #0
 80059d8:	f104 0008 	add.w	r0, r4, #8
 80059dc:	f7ff fe96 	bl	800570c <RCCEx_PLL2_Config>
 80059e0:	4605      	mov	r5, r0
        break;
 80059e2:	e029      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059e4:	2100      	movs	r1, #0
 80059e6:	f104 0008 	add.w	r0, r4, #8
 80059ea:	f7ff fe8f 	bl	800570c <RCCEx_PLL2_Config>
 80059ee:	4605      	mov	r5, r0
        break;
 80059f0:	e7de      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059f2:	2100      	movs	r1, #0
 80059f4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059f8:	f7ff ff0c 	bl	8005814 <RCCEx_PLL3_Config>
 80059fc:	4605      	mov	r5, r0
        break;
 80059fe:	e7d7      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 8005a00:	2601      	movs	r6, #1
 8005a02:	4635      	mov	r5, r6
 8005a04:	e7dc      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 8005a06:	462e      	mov	r6, r5
 8005a08:	e7da      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005a0a:	2601      	movs	r6, #1
 8005a0c:	4635      	mov	r5, r6
 8005a0e:	e01b      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8005a10:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a12:	d011      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8005a14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a18:	d00e      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8005a1a:	2601      	movs	r6, #1
 8005a1c:	4635      	mov	r5, r6
 8005a1e:	e013      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a20:	4a6a      	ldr	r2, [pc, #424]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005a22:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a28:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8005a2a:	e005      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a2c:	2100      	movs	r1, #0
 8005a2e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a32:	f7ff feef 	bl	8005814 <RCCEx_PLL3_Config>
 8005a36:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005a38:	b9dd      	cbnz	r5, 8005a72 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005a3a:	4a64      	ldr	r2, [pc, #400]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005a3c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005a3e:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8005a42:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8005a44:	430b      	orrs	r3, r1
 8005a46:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005a4e:	d033      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005a50:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8005a54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a58:	d01f      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8005a5a:	d80f      	bhi.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005a5c:	b1bb      	cbz	r3, 8005a8e <HAL_RCCEx_PeriphCLKConfig+0x172>
 8005a5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a62:	d108      	bne.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a64:	2100      	movs	r1, #0
 8005a66:	f104 0008 	add.w	r0, r4, #8
 8005a6a:	f7ff fe4f 	bl	800570c <RCCEx_PLL2_Config>
 8005a6e:	4605      	mov	r5, r0
        break;
 8005a70:	e019      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      status = ret;
 8005a72:	462e      	mov	r6, r5
 8005a74:	e7e8      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005a76:	2601      	movs	r6, #1
 8005a78:	4635      	mov	r5, r6
 8005a7a:	e01d      	b.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005a7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005a80:	d011      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005a82:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a86:	d00e      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005a88:	2601      	movs	r6, #1
 8005a8a:	4635      	mov	r5, r6
 8005a8c:	e014      	b.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a8e:	4a4f      	ldr	r2, [pc, #316]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005a90:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005a92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a96:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8005a98:	e005      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005aa0:	f7ff feb8 	bl	8005814 <RCCEx_PLL3_Config>
 8005aa4:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005aa6:	b9e5      	cbnz	r5, 8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005aa8:	4a48      	ldr	r2, [pc, #288]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005aaa:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005aac:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8005ab0:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8005ab4:	430b      	orrs	r3, r1
 8005ab6:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005ab8:	6823      	ldr	r3, [r4, #0]
 8005aba:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8005abe:	d034      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005ac0:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 8005ac4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ac8:	d01f      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005aca:	d80f      	bhi.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8005acc:	b1bb      	cbz	r3, 8005afe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005ace:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ad2:	d108      	bne.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	f104 0008 	add.w	r0, r4, #8
 8005ada:	f7ff fe17 	bl	800570c <RCCEx_PLL2_Config>
 8005ade:	4605      	mov	r5, r0
        break;
 8005ae0:	e019      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 8005ae2:	462e      	mov	r6, r5
 8005ae4:	e7e8      	b.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005ae6:	2601      	movs	r6, #1
 8005ae8:	4635      	mov	r5, r6
 8005aea:	e01e      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8005aec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005af0:	d011      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005af2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005af6:	d00e      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005af8:	2601      	movs	r6, #1
 8005afa:	4635      	mov	r5, r6
 8005afc:	e015      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005afe:	4a33      	ldr	r2, [pc, #204]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005b00:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005b02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b06:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8005b08:	e005      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b0a:	2100      	movs	r1, #0
 8005b0c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b10:	f7ff fe80 	bl	8005814 <RCCEx_PLL3_Config>
 8005b14:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005b16:	2d00      	cmp	r5, #0
 8005b18:	d133      	bne.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005b1a:	4a2c      	ldr	r2, [pc, #176]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005b1c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005b1e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005b22:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8005b26:	430b      	orrs	r3, r1
 8005b28:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005b2a:	6823      	ldr	r3, [r4, #0]
 8005b2c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005b30:	d013      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->QspiClockSelection)
 8005b32:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8005b34:	2b20      	cmp	r3, #32
 8005b36:	d02e      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8005b38:	d828      	bhi.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x270>
 8005b3a:	b133      	cbz	r3, 8005b4a <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8005b3c:	2b10      	cmp	r3, #16
 8005b3e:	d122      	bne.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b40:	4a22      	ldr	r2, [pc, #136]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005b42:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005b44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005b4a:	bb5d      	cbnz	r5, 8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005b4c:	4a1f      	ldr	r2, [pc, #124]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005b4e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005b50:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005b54:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005b56:	430b      	orrs	r3, r1
 8005b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005b5a:	6823      	ldr	r3, [r4, #0]
 8005b5c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8005b60:	d046      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005b62:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005b64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b68:	d032      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005b6a:	d820      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005b6c:	b343      	cbz	r3, 8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8005b6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b72:	d119      	bne.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b74:	2100      	movs	r1, #0
 8005b76:	f104 0008 	add.w	r0, r4, #8
 8005b7a:	f7ff fdc7 	bl	800570c <RCCEx_PLL2_Config>
 8005b7e:	4605      	mov	r5, r0
        break;
 8005b80:	e02c      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 8005b82:	462e      	mov	r6, r5
 8005b84:	e7d1      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->QspiClockSelection)
 8005b86:	2601      	movs	r6, #1
 8005b88:	4635      	mov	r5, r6
 8005b8a:	e7e6      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8005b8c:	2b30      	cmp	r3, #48	@ 0x30
 8005b8e:	d0dc      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8005b90:	2601      	movs	r6, #1
 8005b92:	4635      	mov	r5, r6
 8005b94:	e7e1      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x23e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005b96:	2102      	movs	r1, #2
 8005b98:	f104 0008 	add.w	r0, r4, #8
 8005b9c:	f7ff fdb6 	bl	800570c <RCCEx_PLL2_Config>
 8005ba0:	4605      	mov	r5, r0
        break;
 8005ba2:	e7d2      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 8005ba4:	462e      	mov	r6, r5
 8005ba6:	e7d8      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005ba8:	2601      	movs	r6, #1
 8005baa:	4635      	mov	r5, r6
 8005bac:	e020      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8005bae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005bb2:	d013      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8005bb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005bb8:	d010      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8005bba:	2601      	movs	r6, #1
 8005bbc:	4635      	mov	r5, r6
 8005bbe:	e017      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bc0:	4a02      	ldr	r2, [pc, #8]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005bc2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8005bca:	e007      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8005bcc:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005bd0:	2100      	movs	r1, #0
 8005bd2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005bd6:	f7ff fe1d 	bl	8005814 <RCCEx_PLL3_Config>
 8005bda:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005bdc:	b93d      	cbnz	r5, 8005bee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005bde:	4a70      	ldr	r2, [pc, #448]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005be0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005be2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005be6:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8005be8:	430b      	orrs	r3, r1
 8005bea:	6513      	str	r3, [r2, #80]	@ 0x50
 8005bec:	e000      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      status = ret;
 8005bee:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005bf0:	6823      	ldr	r3, [r4, #0]
 8005bf2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8005bf6:	d017      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005bf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005bfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bfe:	d04f      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8005c00:	d842      	bhi.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8005c02:	b143      	cbz	r3, 8005c16 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8005c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c08:	d13b      	bne.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x366>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c0a:	2101      	movs	r1, #1
 8005c0c:	f104 0008 	add.w	r0, r4, #8
 8005c10:	f7ff fd7c 	bl	800570c <RCCEx_PLL2_Config>
 8005c14:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005c16:	2d00      	cmp	r5, #0
 8005c18:	d149      	bne.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005c1a:	4a61      	ldr	r2, [pc, #388]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005c1c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005c1e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005c22:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8005c24:	430b      	orrs	r3, r1
 8005c26:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8005c2e:	d019      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005c30:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8005c34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c38:	d04a      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8005c3a:	d83d      	bhi.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8005c3c:	b143      	cbz	r3, 8005c50 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8005c3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c42:	d136      	bne.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x396>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c44:	2101      	movs	r1, #1
 8005c46:	f104 0008 	add.w	r0, r4, #8
 8005c4a:	f7ff fd5f 	bl	800570c <RCCEx_PLL2_Config>
 8005c4e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005c50:	2d00      	cmp	r5, #0
 8005c52:	d144      	bne.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005c54:	4a52      	ldr	r2, [pc, #328]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005c56:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005c58:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8005c5c:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8005c60:	430b      	orrs	r3, r1
 8005c62:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c64:	6823      	ldr	r3, [r4, #0]
 8005c66:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005c6a:	d047      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FdcanClockSelection)
 8005c6c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8005c6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c72:	d036      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8005c74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c78:	d04b      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8005c7a:	b3bb      	cbz	r3, 8005cec <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8005c7c:	2601      	movs	r6, #1
 8005c7e:	4635      	mov	r5, r6
 8005c80:	e03c      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005c82:	2601      	movs	r6, #1
 8005c84:	4635      	mov	r5, r6
 8005c86:	e7cf      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8005c88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c8c:	d0c3      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8005c8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c92:	d0c0      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8005c94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c98:	d0bd      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8005c9a:	2601      	movs	r6, #1
 8005c9c:	4635      	mov	r5, r6
 8005c9e:	e7c3      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005ca6:	f7ff fdb5 	bl	8005814 <RCCEx_PLL3_Config>
 8005caa:	4605      	mov	r5, r0
        break;
 8005cac:	e7b3      	b.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      status = ret;
 8005cae:	462e      	mov	r6, r5
 8005cb0:	e7ba      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005cb2:	2601      	movs	r6, #1
 8005cb4:	4635      	mov	r5, r6
 8005cb6:	e7d5      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8005cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cbc:	d0c8      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8005cbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cc2:	d0c5      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8005cc4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005cc8:	d0c2      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8005cca:	2601      	movs	r6, #1
 8005ccc:	4635      	mov	r5, r6
 8005cce:	e7c9      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005cd6:	f7ff fd9d 	bl	8005814 <RCCEx_PLL3_Config>
 8005cda:	4605      	mov	r5, r0
        break;
 8005cdc:	e7b8      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x334>
      status = ret;
 8005cde:	462e      	mov	r6, r5
 8005ce0:	e7c0      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ce2:	4a2f      	ldr	r2, [pc, #188]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005ce4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005ce6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cea:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005cec:	b9c5      	cbnz	r5, 8005d20 <HAL_RCCEx_PeriphCLKConfig+0x404>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005cee:	4a2c      	ldr	r2, [pc, #176]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005cf0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005cf2:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8005cf6:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8005cf8:	430b      	orrs	r3, r1
 8005cfa:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005cfc:	6823      	ldr	r3, [r4, #0]
 8005cfe:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8005d02:	d01c      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x422>
    switch (PeriphClkInit->FmcClockSelection)
 8005d04:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005d06:	2b03      	cmp	r3, #3
 8005d08:	d844      	bhi.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005d0a:	e8df f003 	tbb	[pc, r3]
 8005d0e:	0b10      	.short	0x0b10
 8005d10:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d12:	2101      	movs	r1, #1
 8005d14:	f104 0008 	add.w	r0, r4, #8
 8005d18:	f7ff fcf8 	bl	800570c <RCCEx_PLL2_Config>
 8005d1c:	4605      	mov	r5, r0
        break;
 8005d1e:	e7e5      	b.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      status = ret;
 8005d20:	462e      	mov	r6, r5
 8005d22:	e7eb      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d24:	4a1e      	ldr	r2, [pc, #120]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005d26:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005d28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005d2e:	bba5      	cbnz	r5, 8005d9a <HAL_RCCEx_PeriphCLKConfig+0x47e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005d30:	4a1b      	ldr	r2, [pc, #108]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005d32:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005d34:	f023 0303 	bic.w	r3, r3, #3
 8005d38:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005d3a:	430b      	orrs	r3, r1
 8005d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d3e:	6823      	ldr	r3, [r4, #0]
 8005d40:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8005d44:	d12e      	bne.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x488>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005d46:	6823      	ldr	r3, [r4, #0]
 8005d48:	f013 0f01 	tst.w	r3, #1
 8005d4c:	f000 80a6 	beq.w	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->Usart16ClockSelection)
 8005d50:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8005d52:	2b28      	cmp	r3, #40	@ 0x28
 8005d54:	f200 80a0 	bhi.w	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005d58:	e8df f003 	tbb	[pc, r3]
 8005d5c:	9e9e9e8e 	.word	0x9e9e9e8e
 8005d60:	9e9e9e9e 	.word	0x9e9e9e9e
 8005d64:	9e9e9e88 	.word	0x9e9e9e88
 8005d68:	9e9e9e9e 	.word	0x9e9e9e9e
 8005d6c:	9e9e9e97 	.word	0x9e9e9e97
 8005d70:	9e9e9e9e 	.word	0x9e9e9e9e
 8005d74:	9e9e9e8e 	.word	0x9e9e9e8e
 8005d78:	9e9e9e9e 	.word	0x9e9e9e9e
 8005d7c:	9e9e9e8e 	.word	0x9e9e9e8e
 8005d80:	9e9e9e9e 	.word	0x9e9e9e9e
 8005d84:	8e          	.byte	0x8e
 8005d85:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d86:	2102      	movs	r1, #2
 8005d88:	f104 0008 	add.w	r0, r4, #8
 8005d8c:	f7ff fcbe 	bl	800570c <RCCEx_PLL2_Config>
 8005d90:	4605      	mov	r5, r0
        break;
 8005d92:	e7cc      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x412>
    switch (PeriphClkInit->FmcClockSelection)
 8005d94:	2601      	movs	r6, #1
 8005d96:	4635      	mov	r5, r6
 8005d98:	e7d1      	b.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x422>
      status = ret;
 8005d9a:	462e      	mov	r6, r5
 8005d9c:	e7cf      	b.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x422>
 8005d9e:	bf00      	nop
 8005da0:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005da4:	4a5a      	ldr	r2, [pc, #360]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005da6:	6813      	ldr	r3, [r2, #0]
 8005da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dac:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005dae:	f7fd f939 	bl	8003024 <HAL_GetTick>
 8005db2:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005db4:	4b56      	ldr	r3, [pc, #344]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005dbc:	d105      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dbe:	f7fd f931 	bl	8003024 <HAL_GetTick>
 8005dc2:	1bc0      	subs	r0, r0, r7
 8005dc4:	2864      	cmp	r0, #100	@ 0x64
 8005dc6:	d9f5      	bls.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = HAL_TIMEOUT;
 8005dc8:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8005dca:	2d00      	cmp	r5, #0
 8005dcc:	d14a      	bne.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x548>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005dce:	4b51      	ldr	r3, [pc, #324]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dd2:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8005dd6:	4053      	eors	r3, r2
 8005dd8:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8005ddc:	d00c      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dde:	4b4d      	ldr	r3, [pc, #308]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005de0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005de2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005de6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005de8:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8005dec:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005dee:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005df0:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8005df4:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8005df6:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005df8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005dfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e00:	d015      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x512>
      if (ret == HAL_OK)
 8005e02:	bb8d      	cbnz	r5, 8005e68 <HAL_RCCEx_PeriphCLKConfig+0x54c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e04:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005e08:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8005e0c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8005e10:	d01e      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8005e12:	4a40      	ldr	r2, [pc, #256]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e14:	6913      	ldr	r3, [r2, #16]
 8005e16:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005e1a:	6113      	str	r3, [r2, #16]
 8005e1c:	493d      	ldr	r1, [pc, #244]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e1e:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8005e20:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8005e24:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	670b      	str	r3, [r1, #112]	@ 0x70
 8005e2c:	e78b      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        tickstart = HAL_GetTick();
 8005e2e:	f7fd f8f9 	bl	8003024 <HAL_GetTick>
 8005e32:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e34:	4b37      	ldr	r3, [pc, #220]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e38:	f013 0f02 	tst.w	r3, #2
 8005e3c:	d1e1      	bne.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e3e:	f7fd f8f1 	bl	8003024 <HAL_GetTick>
 8005e42:	1bc0      	subs	r0, r0, r7
 8005e44:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005e48:	4298      	cmp	r0, r3
 8005e4a:	d9f3      	bls.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x518>
            ret = HAL_TIMEOUT;
 8005e4c:	2503      	movs	r5, #3
 8005e4e:	e7d8      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e50:	4830      	ldr	r0, [pc, #192]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e52:	6902      	ldr	r2, [r0, #16]
 8005e54:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8005e58:	492f      	ldr	r1, [pc, #188]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8005e5a:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	6103      	str	r3, [r0, #16]
 8005e62:	e7db      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8005e64:	462e      	mov	r6, r5
 8005e66:	e76e      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        status = ret;
 8005e68:	462e      	mov	r6, r5
 8005e6a:	e76c      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e6c:	2101      	movs	r1, #1
 8005e6e:	f104 0008 	add.w	r0, r4, #8
 8005e72:	f7ff fc4b 	bl	800570c <RCCEx_PLL2_Config>
 8005e76:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005e78:	b9e5      	cbnz	r5, 8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005e7a:	4a26      	ldr	r2, [pc, #152]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e7c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8005e7e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8005e82:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8005e84:	430b      	orrs	r3, r1
 8005e86:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e88:	e008      	b.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e8a:	2101      	movs	r1, #1
 8005e8c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005e90:	f7ff fcc0 	bl	8005814 <RCCEx_PLL3_Config>
 8005e94:	4605      	mov	r5, r0
        break;
 8005e96:	e7ef      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8005e98:	2601      	movs	r6, #1
 8005e9a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005e9c:	6823      	ldr	r3, [r4, #0]
 8005e9e:	f013 0f02 	tst.w	r3, #2
 8005ea2:	d017      	beq.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005ea4:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8005ea6:	2b05      	cmp	r3, #5
 8005ea8:	d82c      	bhi.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8005eaa:	e8df f003 	tbb	[pc, r3]
 8005eae:	050b      	.short	0x050b
 8005eb0:	0b0b0b24 	.word	0x0b0b0b24
      status = ret;
 8005eb4:	462e      	mov	r6, r5
 8005eb6:	e7f1      	b.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005eb8:	2101      	movs	r1, #1
 8005eba:	f104 0008 	add.w	r0, r4, #8
 8005ebe:	f7ff fc25 	bl	800570c <RCCEx_PLL2_Config>
 8005ec2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005ec4:	bb0d      	cbnz	r5, 8005f0a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005ec6:	4a13      	ldr	r2, [pc, #76]	@ (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005ec8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8005eca:	f023 0307 	bic.w	r3, r3, #7
 8005ece:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8005ed0:	430b      	orrs	r3, r1
 8005ed2:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	f013 0f04 	tst.w	r3, #4
 8005eda:	d030      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005edc:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8005ee0:	2b05      	cmp	r3, #5
 8005ee2:	f200 810f 	bhi.w	8006104 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 8005ee6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005eea:	001f      	.short	0x001f
 8005eec:	01060019 	.word	0x01060019
 8005ef0:	001f001f 	.word	0x001f001f
 8005ef4:	001f      	.short	0x001f
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005efc:	f7ff fc8a 	bl	8005814 <RCCEx_PLL3_Config>
 8005f00:	4605      	mov	r5, r0
        break;
 8005f02:	e7df      	b.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005f04:	2601      	movs	r6, #1
 8005f06:	4635      	mov	r5, r6
 8005f08:	e7e4      	b.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      status = ret;
 8005f0a:	462e      	mov	r6, r5
 8005f0c:	e7e2      	b.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8005f0e:	bf00      	nop
 8005f10:	58024800 	.word	0x58024800
 8005f14:	58024400 	.word	0x58024400
 8005f18:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	f104 0008 	add.w	r0, r4, #8
 8005f22:	f7ff fbf3 	bl	800570c <RCCEx_PLL2_Config>
 8005f26:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005f28:	2d00      	cmp	r5, #0
 8005f2a:	f040 80ee 	bne.w	800610a <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005f2e:	4ab6      	ldr	r2, [pc, #728]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005f30:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005f32:	f023 0307 	bic.w	r3, r3, #7
 8005f36:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8005f3a:	430b      	orrs	r3, r1
 8005f3c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	f013 0f20 	tst.w	r3, #32
 8005f44:	d01d      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005f46:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8005f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f4e:	f000 80f0 	beq.w	8006132 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8005f52:	f200 80df 	bhi.w	8006114 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8005f56:	b14b      	cbz	r3, 8005f6c <HAL_RCCEx_PeriphCLKConfig+0x650>
 8005f58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f5c:	f040 80d7 	bne.w	800610e <HAL_RCCEx_PeriphCLKConfig+0x7f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f60:	2100      	movs	r1, #0
 8005f62:	f104 0008 	add.w	r0, r4, #8
 8005f66:	f7ff fbd1 	bl	800570c <RCCEx_PLL2_Config>
 8005f6a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005f6c:	2d00      	cmp	r5, #0
 8005f6e:	f040 80e7 	bne.w	8006140 <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f72:	4aa5      	ldr	r2, [pc, #660]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005f74:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8005f76:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8005f7a:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8005f7e:	430b      	orrs	r3, r1
 8005f80:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005f82:	6823      	ldr	r3, [r4, #0]
 8005f84:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005f88:	d01d      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005f8a:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8005f8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f92:	f000 80e9 	beq.w	8006168 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8005f96:	f200 80d8 	bhi.w	800614a <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8005f9a:	b14b      	cbz	r3, 8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8005f9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fa0:	f040 80d0 	bne.w	8006144 <HAL_RCCEx_PeriphCLKConfig+0x828>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	f104 0008 	add.w	r0, r4, #8
 8005faa:	f7ff fbaf 	bl	800570c <RCCEx_PLL2_Config>
 8005fae:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005fb0:	2d00      	cmp	r5, #0
 8005fb2:	f040 80e0 	bne.w	8006176 <HAL_RCCEx_PeriphCLKConfig+0x85a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005fb6:	4a94      	ldr	r2, [pc, #592]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005fb8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005fba:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8005fbe:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8005fc2:	430b      	orrs	r3, r1
 8005fc4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005fcc:	d01d      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005fce:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8005fd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fd6:	f000 80e2 	beq.w	800619e <HAL_RCCEx_PeriphCLKConfig+0x882>
 8005fda:	f200 80d1 	bhi.w	8006180 <HAL_RCCEx_PeriphCLKConfig+0x864>
 8005fde:	b14b      	cbz	r3, 8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8005fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fe4:	f040 80c9 	bne.w	800617a <HAL_RCCEx_PeriphCLKConfig+0x85e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005fe8:	2100      	movs	r1, #0
 8005fea:	f104 0008 	add.w	r0, r4, #8
 8005fee:	f7ff fb8d 	bl	800570c <RCCEx_PLL2_Config>
 8005ff2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005ff4:	2d00      	cmp	r5, #0
 8005ff6:	f040 80d9 	bne.w	80061ac <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005ffa:	4a83      	ldr	r2, [pc, #524]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005ffc:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005ffe:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8006002:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8006006:	430b      	orrs	r3, r1
 8006008:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	f013 0f08 	tst.w	r3, #8
 8006010:	d00d      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006012:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800601a:	f000 80c9 	beq.w	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x894>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800601e:	4a7a      	ldr	r2, [pc, #488]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006020:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006022:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006026:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800602a:	430b      	orrs	r3, r1
 800602c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	f013 0f10 	tst.w	r3, #16
 8006034:	d00d      	beq.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006036:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 800603a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800603e:	f000 80c1 	beq.w	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006042:	4a71      	ldr	r2, [pc, #452]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006044:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800604a:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 800604e:	430b      	orrs	r3, r1
 8006050:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8006058:	d01c      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x778>
    switch (PeriphClkInit->AdcClockSelection)
 800605a:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 800605e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006062:	f000 80b9 	beq.w	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006066:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800606a:	d008      	beq.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x762>
 800606c:	2b00      	cmp	r3, #0
 800606e:	f040 80ba 	bne.w	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006072:	2100      	movs	r1, #0
 8006074:	f104 0008 	add.w	r0, r4, #8
 8006078:	f7ff fb48 	bl	800570c <RCCEx_PLL2_Config>
 800607c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800607e:	2d00      	cmp	r5, #0
 8006080:	f040 80b4 	bne.w	80061ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006084:	4a60      	ldr	r2, [pc, #384]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006086:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006088:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800608c:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8006090:	430b      	orrs	r3, r1
 8006092:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800609a:	d01c      	beq.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
    switch (PeriphClkInit->UsbClockSelection)
 800609c:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 80060a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060a4:	f000 80a4 	beq.w	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 80060a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80060ac:	d008      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 80060ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060b2:	f040 80a4 	bne.w	80061fe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060b6:	4a54      	ldr	r2, [pc, #336]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80060b8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80060ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060be:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80060c0:	2d00      	cmp	r5, #0
 80060c2:	f040 809f 	bne.w	8006204 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060c6:	4a50      	ldr	r2, [pc, #320]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80060c8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80060ca:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80060ce:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 80060d2:	430b      	orrs	r3, r1
 80060d4:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80060dc:	f000 80ac 	beq.w	8006238 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    switch (PeriphClkInit->SdmmcClockSelection)
 80060e0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 8092 	beq.w	800620c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80060e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060ec:	f000 809c 	beq.w	8006228 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 80060f0:	2601      	movs	r6, #1
 80060f2:	4635      	mov	r5, r6
 80060f4:	e0a0      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80060f6:	2101      	movs	r1, #1
 80060f8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80060fc:	f7ff fb8a 	bl	8005814 <RCCEx_PLL3_Config>
 8006100:	4605      	mov	r5, r0
        break;
 8006102:	e711      	b.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006104:	2601      	movs	r6, #1
 8006106:	4635      	mov	r5, r6
 8006108:	e719      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 800610a:	462e      	mov	r6, r5
 800610c:	e717      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800610e:	2601      	movs	r6, #1
 8006110:	4635      	mov	r5, r6
 8006112:	e736      	b.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x666>
 8006114:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006118:	f43f af28 	beq.w	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x650>
 800611c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006120:	f43f af24 	beq.w	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006124:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006128:	f43f af20 	beq.w	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x650>
 800612c:	2601      	movs	r6, #1
 800612e:	4635      	mov	r5, r6
 8006130:	e727      	b.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006132:	2102      	movs	r1, #2
 8006134:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006138:	f7ff fb6c 	bl	8005814 <RCCEx_PLL3_Config>
 800613c:	4605      	mov	r5, r0
        break;
 800613e:	e715      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8006140:	462e      	mov	r6, r5
 8006142:	e71e      	b.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006144:	2601      	movs	r6, #1
 8006146:	4635      	mov	r5, r6
 8006148:	e73d      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 800614a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800614e:	f43f af2f 	beq.w	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8006152:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006156:	f43f af2b 	beq.w	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800615a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800615e:	f43f af27 	beq.w	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8006162:	2601      	movs	r6, #1
 8006164:	4635      	mov	r5, r6
 8006166:	e72e      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006168:	2102      	movs	r1, #2
 800616a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800616e:	f7ff fb51 	bl	8005814 <RCCEx_PLL3_Config>
 8006172:	4605      	mov	r5, r0
        break;
 8006174:	e71c      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8006176:	462e      	mov	r6, r5
 8006178:	e725      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800617a:	2601      	movs	r6, #1
 800617c:	4635      	mov	r5, r6
 800617e:	e744      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8006180:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006184:	f43f af36 	beq.w	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006188:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800618c:	f43f af32 	beq.w	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006190:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006194:	f43f af2e 	beq.w	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006198:	2601      	movs	r6, #1
 800619a:	4635      	mov	r5, r6
 800619c:	e735      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800619e:	2102      	movs	r1, #2
 80061a0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80061a4:	f7ff fb36 	bl	8005814 <RCCEx_PLL3_Config>
 80061a8:	4605      	mov	r5, r0
        break;
 80061aa:	e723      	b.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 80061ac:	462e      	mov	r6, r5
 80061ae:	e72c      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80061b0:	2102      	movs	r1, #2
 80061b2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80061b6:	f7ff fb2d 	bl	8005814 <RCCEx_PLL3_Config>
 80061ba:	2800      	cmp	r0, #0
 80061bc:	f43f af2f 	beq.w	800601e <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 80061c0:	2601      	movs	r6, #1
 80061c2:	e72c      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80061c4:	2102      	movs	r1, #2
 80061c6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80061ca:	f7ff fb23 	bl	8005814 <RCCEx_PLL3_Config>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	f43f af37 	beq.w	8006042 <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 80061d4:	2601      	movs	r6, #1
 80061d6:	e734      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80061d8:	2102      	movs	r1, #2
 80061da:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80061de:	f7ff fb19 	bl	8005814 <RCCEx_PLL3_Config>
 80061e2:	4605      	mov	r5, r0
        break;
 80061e4:	e74b      	b.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x762>
    switch (PeriphClkInit->AdcClockSelection)
 80061e6:	2601      	movs	r6, #1
 80061e8:	4635      	mov	r5, r6
 80061ea:	e753      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 80061ec:	462e      	mov	r6, r5
 80061ee:	e751      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x778>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80061f0:	2101      	movs	r1, #1
 80061f2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80061f6:	f7ff fb0d 	bl	8005814 <RCCEx_PLL3_Config>
 80061fa:	4605      	mov	r5, r0
        break;
 80061fc:	e760      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
    switch (PeriphClkInit->UsbClockSelection)
 80061fe:	2601      	movs	r6, #1
 8006200:	4635      	mov	r5, r6
 8006202:	e768      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      status = ret;
 8006204:	462e      	mov	r6, r5
 8006206:	e766      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 8006208:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800620c:	4a70      	ldr	r2, [pc, #448]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800620e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006214:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006216:	b975      	cbnz	r5, 8006236 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006218:	4a6d      	ldr	r2, [pc, #436]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800621a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800621c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006220:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8006222:	430b      	orrs	r3, r1
 8006224:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006226:	e007      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006228:	2102      	movs	r1, #2
 800622a:	f104 0008 	add.w	r0, r4, #8
 800622e:	f7ff fa6d 	bl	800570c <RCCEx_PLL2_Config>
 8006232:	4605      	mov	r5, r0
        break;
 8006234:	e7ef      	b.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
      status = ret;
 8006236:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006238:	6823      	ldr	r3, [r4, #0]
 800623a:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800623e:	d111      	bne.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x948>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006240:	6823      	ldr	r3, [r4, #0]
 8006242:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006246:	d028      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x97e>
    switch (PeriphClkInit->RngClockSelection)
 8006248:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800624c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006250:	d014      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006252:	d910      	bls.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006258:	d015      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800625a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800625e:	d012      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006260:	2601      	movs	r6, #1
 8006262:	e01a      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x97e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006264:	2102      	movs	r1, #2
 8006266:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800626a:	f7ff fad3 	bl	8005814 <RCCEx_PLL3_Config>
 800626e:	2800      	cmp	r0, #0
 8006270:	d0e6      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x924>
      status = HAL_ERROR;
 8006272:	2601      	movs	r6, #1
 8006274:	e7e4      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x924>
    switch (PeriphClkInit->RngClockSelection)
 8006276:	b133      	cbz	r3, 8006286 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006278:	2601      	movs	r6, #1
 800627a:	e00e      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x97e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800627c:	4a54      	ldr	r2, [pc, #336]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800627e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006284:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006286:	2d00      	cmp	r5, #0
 8006288:	d169      	bne.n	800635e <HAL_RCCEx_PeriphCLKConfig+0xa42>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800628a:	4a51      	ldr	r2, [pc, #324]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800628c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800628e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006292:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8006296:	430b      	orrs	r3, r1
 8006298:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80062a0:	d006      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x994>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80062a2:	4a4b      	ldr	r2, [pc, #300]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80062a4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80062a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062aa:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 80062ac:	430b      	orrs	r3, r1
 80062ae:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80062b0:	6823      	ldr	r3, [r4, #0]
 80062b2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80062b6:	d007      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80062b8:	4a45      	ldr	r2, [pc, #276]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80062ba:	6913      	ldr	r3, [r2, #16]
 80062bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062c0:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 80062c4:	430b      	orrs	r3, r1
 80062c6:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80062c8:	6823      	ldr	r3, [r4, #0]
 80062ca:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80062ce:	d006      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80062d0:	4a3f      	ldr	r2, [pc, #252]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80062d2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80062d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062d8:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80062da:	430b      	orrs	r3, r1
 80062dc:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80062e4:	d009      	beq.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x9de>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80062e6:	4b3a      	ldr	r3, [pc, #232]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80062e8:	691a      	ldr	r2, [r3, #16]
 80062ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80062ee:	611a      	str	r2, [r3, #16]
 80062f0:	691a      	ldr	r2, [r3, #16]
 80062f2:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 80062f6:	430a      	orrs	r2, r1
 80062f8:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	da06      	bge.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006300:	4a33      	ldr	r2, [pc, #204]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8006302:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8006304:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8006308:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800630a:	430b      	orrs	r3, r1
 800630c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800630e:	6823      	ldr	r3, [r4, #0]
 8006310:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8006314:	d007      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006316:	4a2e      	ldr	r2, [pc, #184]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8006318:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800631a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800631e:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 8006322:	430b      	orrs	r3, r1
 8006324:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006326:	6863      	ldr	r3, [r4, #4]
 8006328:	f013 0f01 	tst.w	r3, #1
 800632c:	d119      	bne.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0xa46>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800632e:	6863      	ldr	r3, [r4, #4]
 8006330:	f013 0f02 	tst.w	r3, #2
 8006334:	d11e      	bne.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006336:	6863      	ldr	r3, [r4, #4]
 8006338:	f013 0f04 	tst.w	r3, #4
 800633c:	d123      	bne.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800633e:	6863      	ldr	r3, [r4, #4]
 8006340:	f013 0f08 	tst.w	r3, #8
 8006344:	d128      	bne.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006346:	6863      	ldr	r3, [r4, #4]
 8006348:	f013 0f10 	tst.w	r3, #16
 800634c:	d12d      	bne.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0xa8e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800634e:	6863      	ldr	r3, [r4, #4]
 8006350:	f013 0f20 	tst.w	r3, #32
 8006354:	d132      	bne.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  if (status == HAL_OK)
 8006356:	b106      	cbz	r6, 800635a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  return HAL_ERROR;
 8006358:	2601      	movs	r6, #1
}
 800635a:	4630      	mov	r0, r6
 800635c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 800635e:	462e      	mov	r6, r5
 8006360:	e79b      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006362:	2100      	movs	r1, #0
 8006364:	f104 0008 	add.w	r0, r4, #8
 8006368:	f7ff f9d0 	bl	800570c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 800636c:	2800      	cmp	r0, #0
 800636e:	d0de      	beq.n	800632e <HAL_RCCEx_PeriphCLKConfig+0xa12>
      status = ret;
 8006370:	4606      	mov	r6, r0
 8006372:	e7dc      	b.n	800632e <HAL_RCCEx_PeriphCLKConfig+0xa12>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006374:	2101      	movs	r1, #1
 8006376:	f104 0008 	add.w	r0, r4, #8
 800637a:	f7ff f9c7 	bl	800570c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 800637e:	2800      	cmp	r0, #0
 8006380:	d0d9      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      status = ret;
 8006382:	4606      	mov	r6, r0
 8006384:	e7d7      	b.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006386:	2102      	movs	r1, #2
 8006388:	f104 0008 	add.w	r0, r4, #8
 800638c:	f7ff f9be 	bl	800570c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8006390:	2800      	cmp	r0, #0
 8006392:	d0d4      	beq.n	800633e <HAL_RCCEx_PeriphCLKConfig+0xa22>
      status = ret;
 8006394:	4606      	mov	r6, r0
 8006396:	e7d2      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0xa22>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006398:	2100      	movs	r1, #0
 800639a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800639e:	f7ff fa39 	bl	8005814 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80063a2:	2800      	cmp	r0, #0
 80063a4:	d0cf      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
      status = ret;
 80063a6:	4606      	mov	r6, r0
 80063a8:	e7cd      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063aa:	2101      	movs	r1, #1
 80063ac:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80063b0:	f7ff fa30 	bl	8005814 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80063b4:	2800      	cmp	r0, #0
 80063b6:	d0ca      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0xa32>
      status = ret;
 80063b8:	4606      	mov	r6, r0
 80063ba:	e7c8      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0xa32>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80063bc:	2102      	movs	r1, #2
 80063be:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80063c2:	f7ff fa27 	bl	8005814 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80063c6:	2800      	cmp	r0, #0
 80063c8:	d0c5      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  return HAL_ERROR;
 80063ca:	2601      	movs	r6, #1
 80063cc:	e7c5      	b.n	800635a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
 80063ce:	bf00      	nop
 80063d0:	58024400 	.word	0x58024400

080063d4 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 80063d4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80063d6:	f7ff f953 	bl	8005680 <HAL_RCC_GetHCLKFreq>
 80063da:	4b05      	ldr	r3, [pc, #20]	@ (80063f0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80063e2:	4a04      	ldr	r2, [pc, #16]	@ (80063f4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80063e4:	5cd3      	ldrb	r3, [r2, r3]
 80063e6:	f003 031f 	and.w	r3, r3, #31
}
 80063ea:	40d8      	lsrs	r0, r3
 80063ec:	bd08      	pop	{r3, pc}
 80063ee:	bf00      	nop
 80063f0:	58024400 	.word	0x58024400
 80063f4:	0800e368 	.word	0x0800e368

080063f8 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 80063f8:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80063fa:	4b79      	ldr	r3, [pc, #484]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80063fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80063fe:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8006400:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006404:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006406:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800640a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800640c:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8006410:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 8006414:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8006418:	f000 80dd 	beq.w	80065d6 <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 800641c:	f002 0203 	and.w	r2, r2, #3
 8006420:	ee07 3a90 	vmov	s15, r3
 8006424:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8006428:	2a01      	cmp	r2, #1
 800642a:	d04b      	beq.n	80064c4 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 800642c:	2a02      	cmp	r2, #2
 800642e:	f000 8098 	beq.w	8006562 <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 8006432:	2a00      	cmp	r2, #0
 8006434:	f040 80b2 	bne.w	800659c <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006438:	4b69      	ldr	r3, [pc, #420]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f013 0f20 	tst.w	r3, #32
 8006440:	d023      	beq.n	800648a <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006442:	4967      	ldr	r1, [pc, #412]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006444:	680a      	ldr	r2, [r1, #0]
 8006446:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800644a:	4b66      	ldr	r3, [pc, #408]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 800644c:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800644e:	ee07 3a10 	vmov	s14, r3
 8006452:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006456:	ee07 ca10 	vmov	s14, ip
 800645a:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800645e:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8006462:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8006464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006468:	ee06 3a90 	vmov	s13, r3
 800646c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006470:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80065e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8006474:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006478:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800647c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006480:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006484:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006488:	e038      	b.n	80064fc <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800648a:	ee07 ca10 	vmov	s14, ip
 800648e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006492:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8006496:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800649a:	4b51      	ldr	r3, [pc, #324]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800649c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800649e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064a2:	ee06 3a90 	vmov	s13, r3
 80064a6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80064aa:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80065e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80064ae:	ee67 7a86 	vmul.f32	s15, s15, s12
 80064b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064c2:	e01b      	b.n	80064fc <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80064c4:	ee07 ca10 	vmov	s14, ip
 80064c8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80064cc:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80065f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 80064d0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80064d4:	4b42      	ldr	r3, [pc, #264]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80064d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064dc:	ee06 3a90 	vmov	s13, r3
 80064e0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80064e4:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80065e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80064e8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80064ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064f8:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80064fc:	4a38      	ldr	r2, [pc, #224]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80064fe:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006500:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006504:	ee07 3a90 	vmov	s15, r3
 8006508:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800650c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006510:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006514:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006518:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800651c:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006520:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006522:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800652e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006532:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006536:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800653a:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800653e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006540:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006544:	ee07 3a90 	vmov	s15, r3
 8006548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800654c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006550:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006554:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006558:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800655c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006560:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006562:	ee07 ca10 	vmov	s14, ip
 8006566:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800656a:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80065f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 800656e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006572:	4b1b      	ldr	r3, [pc, #108]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006576:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800657a:	ee06 3a90 	vmov	s13, r3
 800657e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006582:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80065e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8006586:	ee67 7a86 	vmul.f32	s15, s15, s12
 800658a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800658e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006596:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800659a:	e7af      	b.n	80064fc <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800659c:	ee07 ca10 	vmov	s14, ip
 80065a0:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80065a4:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80065f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 80065a8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80065ac:	4b0c      	ldr	r3, [pc, #48]	@ (80065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80065ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065b4:	ee06 3a90 	vmov	s13, r3
 80065b8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80065bc:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80065e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80065c0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80065c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065d0:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80065d4:	e792      	b.n	80064fc <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80065da:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80065dc:	6083      	str	r3, [r0, #8]
}
 80065de:	e7bd      	b.n	800655c <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 80065e0:	58024400 	.word	0x58024400
 80065e4:	03d09000 	.word	0x03d09000
 80065e8:	39000000 	.word	0x39000000
 80065ec:	4c742400 	.word	0x4c742400
 80065f0:	4a742400 	.word	0x4a742400
 80065f4:	4bbebc20 	.word	0x4bbebc20

080065f8 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80065f8:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065fa:	4b79      	ldr	r3, [pc, #484]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80065fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80065fe:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8006600:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006604:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006606:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800660a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660c:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8006610:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 8006614:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 8006618:	f000 80dd 	beq.w	80067d6 <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 800661c:	f002 0203 	and.w	r2, r2, #3
 8006620:	ee07 3a90 	vmov	s15, r3
 8006624:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8006628:	2a01      	cmp	r2, #1
 800662a:	d04b      	beq.n	80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 800662c:	2a02      	cmp	r2, #2
 800662e:	f000 8098 	beq.w	8006762 <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 8006632:	2a00      	cmp	r2, #0
 8006634:	f040 80b2 	bne.w	800679c <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006638:	4b69      	ldr	r3, [pc, #420]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f013 0f20 	tst.w	r3, #32
 8006640:	d023      	beq.n	800668a <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006642:	4967      	ldr	r1, [pc, #412]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8006644:	680a      	ldr	r2, [r1, #0]
 8006646:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800664a:	4b66      	ldr	r3, [pc, #408]	@ (80067e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 800664c:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800664e:	ee07 3a10 	vmov	s14, r3
 8006652:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006656:	ee07 ca10 	vmov	s14, ip
 800665a:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800665e:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8006662:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006668:	ee06 3a90 	vmov	s13, r3
 800666c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006670:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8006674:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006678:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800667c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006680:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006684:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006688:	e038      	b.n	80066fc <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800668a:	ee07 ca10 	vmov	s14, ip
 800668e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006692:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80067ec <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 8006696:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800669a:	4b51      	ldr	r3, [pc, #324]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800669c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066a2:	ee06 3a90 	vmov	s13, r3
 80066a6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80066aa:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80066ae:	ee67 7a86 	vmul.f32	s15, s15, s12
 80066b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066c2:	e01b      	b.n	80066fc <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80066c4:	ee07 ca10 	vmov	s14, ip
 80066c8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80066cc:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80067f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 80066d0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80066d4:	4b42      	ldr	r3, [pc, #264]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80066d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066dc:	ee06 3a90 	vmov	s13, r3
 80066e0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80066e4:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80066e8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80066ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066f8:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80066fc:	4a38      	ldr	r2, [pc, #224]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80066fe:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006700:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006704:	ee07 3a90 	vmov	s15, r3
 8006708:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800670c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006710:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006714:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006718:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800671c:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006720:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006722:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006726:	ee07 3a90 	vmov	s15, r3
 800672a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800672e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006732:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006736:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800673a:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800673e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006740:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006744:	ee07 3a90 	vmov	s15, r3
 8006748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800674c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006750:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006754:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006758:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800675c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006760:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006762:	ee07 ca10 	vmov	s14, ip
 8006766:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800676a:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80067f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 800676e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006772:	4b1b      	ldr	r3, [pc, #108]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8006774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800677a:	ee06 3a90 	vmov	s13, r3
 800677e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006782:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8006786:	ee67 7a86 	vmul.f32	s15, s15, s12
 800678a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800678e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006792:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006796:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800679a:	e7af      	b.n	80066fc <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800679c:	ee07 ca10 	vmov	s14, ip
 80067a0:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80067a4:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80067f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 80067a8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80067ac:	4b0c      	ldr	r3, [pc, #48]	@ (80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80067ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067b4:	ee06 3a90 	vmov	s13, r3
 80067b8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80067bc:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80067c0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80067c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067d0:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80067d4:	e792      	b.n	80066fc <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80067d6:	2300      	movs	r3, #0
 80067d8:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80067da:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80067dc:	6083      	str	r3, [r0, #8]
}
 80067de:	e7bd      	b.n	800675c <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 80067e0:	58024400 	.word	0x58024400
 80067e4:	03d09000 	.word	0x03d09000
 80067e8:	39000000 	.word	0x39000000
 80067ec:	4c742400 	.word	0x4c742400
 80067f0:	4a742400 	.word	0x4a742400
 80067f4:	4bbebc20 	.word	0x4bbebc20

080067f8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80067f8:	b410      	push	{r4}
  uint32_t itflag = hspi->Instance->SR;
 80067fa:	6802      	ldr	r2, [r0, #0]
 80067fc:	6953      	ldr	r3, [r2, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80067fe:	6991      	ldr	r1, [r2, #24]
 8006800:	f041 0108 	orr.w	r1, r1, #8
 8006804:	6191      	str	r1, [r2, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006806:	6801      	ldr	r1, [r0, #0]
 8006808:	698a      	ldr	r2, [r1, #24]
 800680a:	f042 0210 	orr.w	r2, r2, #16
 800680e:	618a      	str	r2, [r1, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006810:	6801      	ldr	r1, [r0, #0]
 8006812:	680a      	ldr	r2, [r1, #0]
 8006814:	f022 0201 	bic.w	r2, r2, #1
 8006818:	600a      	str	r2, [r1, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800681a:	6801      	ldr	r1, [r0, #0]
 800681c:	690c      	ldr	r4, [r1, #16]
 800681e:	4a28      	ldr	r2, [pc, #160]	@ (80068c0 <SPI_CloseTransfer+0xc8>)
 8006820:	4022      	ands	r2, r4
 8006822:	610a      	str	r2, [r1, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006824:	6801      	ldr	r1, [r0, #0]
 8006826:	688a      	ldr	r2, [r1, #8]
 8006828:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800682c:	608a      	str	r2, [r1, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800682e:	f890 2081 	ldrb.w	r2, [r0, #129]	@ 0x81
 8006832:	2a04      	cmp	r2, #4
 8006834:	d00d      	beq.n	8006852 <SPI_CloseTransfer+0x5a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006836:	f013 0f20 	tst.w	r3, #32
 800683a:	d00a      	beq.n	8006852 <SPI_CloseTransfer+0x5a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800683c:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8006840:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006844:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006848:	6801      	ldr	r1, [r0, #0]
 800684a:	698a      	ldr	r2, [r1, #24]
 800684c:	f042 0220 	orr.w	r2, r2, #32
 8006850:	618a      	str	r2, [r1, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006852:	f890 2081 	ldrb.w	r2, [r0, #129]	@ 0x81
 8006856:	2a03      	cmp	r2, #3
 8006858:	d00d      	beq.n	8006876 <SPI_CloseTransfer+0x7e>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800685a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800685e:	d00a      	beq.n	8006876 <SPI_CloseTransfer+0x7e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006860:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8006864:	f042 0204 	orr.w	r2, r2, #4
 8006868:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800686c:	6801      	ldr	r1, [r0, #0]
 800686e:	698a      	ldr	r2, [r1, #24]
 8006870:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006874:	618a      	str	r2, [r1, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006876:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800687a:	d00a      	beq.n	8006892 <SPI_CloseTransfer+0x9a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800687c:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8006880:	f042 0201 	orr.w	r2, r2, #1
 8006884:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006888:	6801      	ldr	r1, [r0, #0]
 800688a:	698a      	ldr	r2, [r1, #24]
 800688c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006890:	618a      	str	r2, [r1, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006892:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006896:	d00a      	beq.n	80068ae <SPI_CloseTransfer+0xb6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006898:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 800689c:	f043 0308 	orr.w	r3, r3, #8
 80068a0:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80068a4:	6802      	ldr	r2, [r0, #0]
 80068a6:	6993      	ldr	r3, [r2, #24]
 80068a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068ac:	6193      	str	r3, [r2, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80068b4:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 80068b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	fffffc90 	.word	0xfffffc90

080068c4 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80068c4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80068c6:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80068c8:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80068ca:	3008      	adds	r0, #8
 80068cc:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 80068ce:	fb03 0000 	mla	r0, r3, r0, r0
 80068d2:	4770      	bx	lr

080068d4 <SPI_WaitOnFlagUntilTimeout>:
{
 80068d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068d8:	4680      	mov	r8, r0
 80068da:	460f      	mov	r7, r1
 80068dc:	4616      	mov	r6, r2
 80068de:	461d      	mov	r5, r3
 80068e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80068e4:	e000      	b.n	80068e8 <SPI_WaitOnFlagUntilTimeout+0x14>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068e6:	b1bd      	cbz	r5, 8006918 <SPI_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80068e8:	f8d8 3000 	ldr.w	r3, [r8]
 80068ec:	695c      	ldr	r4, [r3, #20]
 80068ee:	ea37 0404 	bics.w	r4, r7, r4
 80068f2:	bf0c      	ite	eq
 80068f4:	2301      	moveq	r3, #1
 80068f6:	2300      	movne	r3, #0
 80068f8:	42b3      	cmp	r3, r6
 80068fa:	d10a      	bne.n	8006912 <SPI_WaitOnFlagUntilTimeout+0x3e>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068fc:	f7fc fb92 	bl	8003024 <HAL_GetTick>
 8006900:	eba0 0009 	sub.w	r0, r0, r9
 8006904:	42a8      	cmp	r0, r5
 8006906:	d3ee      	bcc.n	80068e6 <SPI_WaitOnFlagUntilTimeout+0x12>
 8006908:	f1b5 3fff 	cmp.w	r5, #4294967295
 800690c:	d0eb      	beq.n	80068e6 <SPI_WaitOnFlagUntilTimeout+0x12>
      return HAL_TIMEOUT;
 800690e:	2003      	movs	r0, #3
 8006910:	e000      	b.n	8006914 <SPI_WaitOnFlagUntilTimeout+0x40>
  return HAL_OK;
 8006912:	2000      	movs	r0, #0
}
 8006914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8006918:	2003      	movs	r0, #3
 800691a:	e7fb      	b.n	8006914 <SPI_WaitOnFlagUntilTimeout+0x40>

0800691c <HAL_SPI_Init>:
  if (hspi == NULL)
 800691c:	2800      	cmp	r0, #0
 800691e:	f000 80b7 	beq.w	8006a90 <HAL_SPI_Init+0x174>
{
 8006922:	b570      	push	{r4, r5, r6, lr}
 8006924:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006926:	2300      	movs	r3, #0
 8006928:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800692a:	6805      	ldr	r5, [r0, #0]
 800692c:	4b5c      	ldr	r3, [pc, #368]	@ (8006aa0 <HAL_SPI_Init+0x184>)
 800692e:	4e5d      	ldr	r6, [pc, #372]	@ (8006aa4 <HAL_SPI_Init+0x188>)
 8006930:	429d      	cmp	r5, r3
 8006932:	bf18      	it	ne
 8006934:	42b5      	cmpne	r5, r6
 8006936:	bf14      	ite	ne
 8006938:	2601      	movne	r6, #1
 800693a:	2600      	moveq	r6, #0
 800693c:	d007      	beq.n	800694e <HAL_SPI_Init+0x32>
 800693e:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 8006942:	429d      	cmp	r5, r3
 8006944:	d003      	beq.n	800694e <HAL_SPI_Init+0x32>
 8006946:	68c3      	ldr	r3, [r0, #12]
 8006948:	2b0f      	cmp	r3, #15
 800694a:	f200 80a3 	bhi.w	8006a94 <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 800694e:	4620      	mov	r0, r4
 8006950:	f7ff ffb8 	bl	80068c4 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006954:	b12e      	cbz	r6, 8006962 <HAL_SPI_Init+0x46>
 8006956:	4b54      	ldr	r3, [pc, #336]	@ (8006aa8 <HAL_SPI_Init+0x18c>)
 8006958:	429d      	cmp	r5, r3
 800695a:	d002      	beq.n	8006962 <HAL_SPI_Init+0x46>
 800695c:	2808      	cmp	r0, #8
 800695e:	f200 809b 	bhi.w	8006a98 <HAL_SPI_Init+0x17c>
 8006962:	4a4f      	ldr	r2, [pc, #316]	@ (8006aa0 <HAL_SPI_Init+0x184>)
 8006964:	4b4f      	ldr	r3, [pc, #316]	@ (8006aa4 <HAL_SPI_Init+0x188>)
 8006966:	429d      	cmp	r5, r3
 8006968:	bf18      	it	ne
 800696a:	4295      	cmpne	r5, r2
 800696c:	d003      	beq.n	8006976 <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800696e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006972:	429d      	cmp	r5, r3
 8006974:	d102      	bne.n	800697c <HAL_SPI_Init+0x60>
 8006976:	2810      	cmp	r0, #16
 8006978:	f200 8090 	bhi.w	8006a9c <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800697c:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8006980:	b1f3      	cbz	r3, 80069c0 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8006982:	2302      	movs	r3, #2
 8006984:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 8006988:	6822      	ldr	r2, [r4, #0]
 800698a:	6813      	ldr	r3, [r2, #0]
 800698c:	f023 0301 	bic.w	r3, r3, #1
 8006990:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	689a      	ldr	r2, [r3, #8]
 8006996:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800699a:	69a1      	ldr	r1, [r4, #24]
 800699c:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80069a0:	d014      	beq.n	80069cc <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80069a2:	6863      	ldr	r3, [r4, #4]
 80069a4:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80069a8:	d023      	beq.n	80069f2 <HAL_SPI_Init+0xd6>
 80069aa:	68e3      	ldr	r3, [r4, #12]
 80069ac:	2b06      	cmp	r3, #6
 80069ae:	d920      	bls.n	80069f2 <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80069b0:	6821      	ldr	r1, [r4, #0]
 80069b2:	680b      	ldr	r3, [r1, #0]
 80069b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069b8:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80069ba:	4303      	orrs	r3, r0
 80069bc:	600b      	str	r3, [r1, #0]
 80069be:	e01d      	b.n	80069fc <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 80069c0:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 80069c4:	4620      	mov	r0, r4
 80069c6:	f7fc ffcd 	bl	8003964 <HAL_SPI_MspInit>
 80069ca:	e7da      	b.n	8006982 <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80069cc:	6861      	ldr	r1, [r4, #4]
 80069ce:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80069d2:	d006      	beq.n	80069e2 <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80069d4:	2900      	cmp	r1, #0
 80069d6:	d1e4      	bne.n	80069a2 <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80069d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80069da:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80069de:	d1e0      	bne.n	80069a2 <HAL_SPI_Init+0x86>
 80069e0:	e002      	b.n	80069e8 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80069e2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80069e4:	2800      	cmp	r0, #0
 80069e6:	d1f5      	bne.n	80069d4 <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80069e8:	6819      	ldr	r1, [r3, #0]
 80069ea:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80069ee:	6019      	str	r1, [r3, #0]
 80069f0:	e7d7      	b.n	80069a2 <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80069f2:	6821      	ldr	r1, [r4, #0]
 80069f4:	680b      	ldr	r3, [r1, #0]
 80069f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069fa:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80069fc:	69e3      	ldr	r3, [r4, #28]
 80069fe:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8006a00:	430b      	orrs	r3, r1
 8006a02:	4313      	orrs	r3, r2
 8006a04:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006a06:	4313      	orrs	r3, r2
 8006a08:	68e1      	ldr	r1, [r4, #12]
 8006a0a:	6822      	ldr	r2, [r4, #0]
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006a10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a12:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006a14:	4313      	orrs	r3, r2
 8006a16:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	69a2      	ldr	r2, [r4, #24]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	6922      	ldr	r2, [r4, #16]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	6962      	ldr	r2, [r4, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	6a22      	ldr	r2, [r4, #32]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	6862      	ldr	r2, [r4, #4]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8006a30:	4313      	orrs	r3, r2
 8006a32:	68a2      	ldr	r2, [r4, #8]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8006a3c:	6822      	ldr	r2, [r4, #0]
 8006a3e:	430b      	orrs	r3, r1
 8006a40:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006a42:	6863      	ldr	r3, [r4, #4]
 8006a44:	b96b      	cbnz	r3, 8006a62 <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006a46:	6822      	ldr	r2, [r4, #0]
 8006a48:	6893      	ldr	r3, [r2, #8]
 8006a4a:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8006a4e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006a52:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006a54:	6822      	ldr	r2, [r4, #0]
 8006a56:	6893      	ldr	r3, [r2, #8]
 8006a58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a60:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a62:	6822      	ldr	r2, [r4, #0]
 8006a64:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006a66:	f023 0301 	bic.w	r3, r3, #1
 8006a6a:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8006a72:	d006      	beq.n	8006a82 <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006a74:	6822      	ldr	r2, [r4, #0]
 8006a76:	68d3      	ldr	r3, [r2, #12]
 8006a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a7c:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8006a7e:	430b      	orrs	r3, r1
 8006a80:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a82:	2000      	movs	r0, #0
 8006a84:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006a90:	2001      	movs	r0, #1
}
 8006a92:	4770      	bx	lr
    return HAL_ERROR;
 8006a94:	2001      	movs	r0, #1
 8006a96:	e7fa      	b.n	8006a8e <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8006a98:	2001      	movs	r0, #1
 8006a9a:	e7f8      	b.n	8006a8e <HAL_SPI_Init+0x172>
 8006a9c:	2001      	movs	r0, #1
 8006a9e:	e7f6      	b.n	8006a8e <HAL_SPI_Init+0x172>
 8006aa0:	40013000 	.word	0x40013000
 8006aa4:	40003800 	.word	0x40003800
 8006aa8:	40003c00 	.word	0x40003c00

08006aac <HAL_SPI_Transmit>:
{
 8006aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab0:	b082      	sub	sp, #8
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	468a      	mov	sl, r1
 8006ab6:	4691      	mov	r9, r2
 8006ab8:	461d      	mov	r5, r3
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006aba:	f8d0 8000 	ldr.w	r8, [r0]
  tickstart = HAL_GetTick();
 8006abe:	f7fc fab1 	bl	8003024 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006ac2:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	f040 8149 	bne.w	8006d5e <HAL_SPI_Transmit+0x2b2>
 8006acc:	4606      	mov	r6, r0
 8006ace:	b2df      	uxtb	r7, r3
  if ((pData == NULL) || (Size == 0UL))
 8006ad0:	f1b9 0f00 	cmp.w	r9, #0
 8006ad4:	bf18      	it	ne
 8006ad6:	f1ba 0f00 	cmpne.w	sl, #0
 8006ada:	f000 8141 	beq.w	8006d60 <HAL_SPI_Transmit+0x2b4>
  __HAL_LOCK(hspi);
 8006ade:	f894 3080 	ldrb.w	r3, [r4, #128]	@ 0x80
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	f000 8140 	beq.w	8006d68 <HAL_SPI_Transmit+0x2bc>
 8006ae8:	2301      	movs	r3, #1
 8006aea:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006aee:	2303      	movs	r3, #3
 8006af0:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006af4:	2300      	movs	r3, #0
 8006af6:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006afa:	f8c4 a05c 	str.w	sl, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006afe:	f8a4 9060 	strh.w	r9, [r4, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006b02:	f8a4 9062 	strh.w	r9, [r4, #98]	@ 0x62
  hspi->pRxBuffPtr  = NULL;
 8006b06:	6663      	str	r3, [r4, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006b08:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006b0c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006b10:	6763      	str	r3, [r4, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8006b12:	6723      	str	r3, [r4, #112]	@ 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b14:	68a3      	ldr	r3, [r4, #8]
 8006b16:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006b1a:	d01c      	beq.n	8006b56 <HAL_SPI_Transmit+0xaa>
    SPI_2LINES_TX(hspi);
 8006b1c:	6822      	ldr	r2, [r4, #0]
 8006b1e:	68d3      	ldr	r3, [r2, #12]
 8006b20:	f423 23c0 	bic.w	r3, r3, #393216	@ 0x60000
 8006b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b28:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006b2a:	6822      	ldr	r2, [r4, #0]
 8006b2c:	6853      	ldr	r3, [r2, #4]
 8006b2e:	f36f 030f 	bfc	r3, #0, #16
 8006b32:	ea49 0303 	orr.w	r3, r9, r3
 8006b36:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE(hspi);
 8006b38:	6822      	ldr	r2, [r4, #0]
 8006b3a:	6813      	ldr	r3, [r2, #0]
 8006b3c:	f043 0301 	orr.w	r3, r3, #1
 8006b40:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b42:	6863      	ldr	r3, [r4, #4]
 8006b44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b48:	d00b      	beq.n	8006b62 <HAL_SPI_Transmit+0xb6>
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006b4a:	68e3      	ldr	r3, [r4, #12]
 8006b4c:	2b0f      	cmp	r3, #15
 8006b4e:	d81b      	bhi.n	8006b88 <HAL_SPI_Transmit+0xdc>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b50:	2b07      	cmp	r3, #7
 8006b52:	d84d      	bhi.n	8006bf0 <HAL_SPI_Transmit+0x144>
 8006b54:	e0ac      	b.n	8006cb0 <HAL_SPI_Transmit+0x204>
    SPI_1LINE_TX(hspi);
 8006b56:	6822      	ldr	r2, [r4, #0]
 8006b58:	6813      	ldr	r3, [r2, #0]
 8006b5a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006b5e:	6013      	str	r3, [r2, #0]
 8006b60:	e7e3      	b.n	8006b2a <HAL_SPI_Transmit+0x7e>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006b62:	6822      	ldr	r2, [r4, #0]
 8006b64:	6813      	ldr	r3, [r2, #0]
 8006b66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006b6a:	6013      	str	r3, [r2, #0]
 8006b6c:	e7ed      	b.n	8006b4a <HAL_SPI_Transmit+0x9e>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006b6e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8006b70:	6812      	ldr	r2, [r2, #0]
 8006b72:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006b74:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006b76:	3304      	adds	r3, #4
 8006b78:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006b7a:	f8b4 2062 	ldrh.w	r2, [r4, #98]	@ 0x62
 8006b7e:	b292      	uxth	r2, r2
 8006b80:	3a01      	subs	r2, #1
 8006b82:	b292      	uxth	r2, r2
 8006b84:	f8a4 2062 	strh.w	r2, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8006b88:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f000 80c9 	beq.w	8006d26 <HAL_SPI_Transmit+0x27a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	695a      	ldr	r2, [r3, #20]
 8006b98:	f012 0f02 	tst.w	r2, #2
 8006b9c:	d1e7      	bne.n	8006b6e <HAL_SPI_Transmit+0xc2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b9e:	f7fc fa41 	bl	8003024 <HAL_GetTick>
 8006ba2:	1b80      	subs	r0, r0, r6
 8006ba4:	42a8      	cmp	r0, r5
 8006ba6:	d302      	bcc.n	8006bae <HAL_SPI_Transmit+0x102>
 8006ba8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006bac:	d101      	bne.n	8006bb2 <HAL_SPI_Transmit+0x106>
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	d1ea      	bne.n	8006b88 <HAL_SPI_Transmit+0xdc>
          SPI_CloseTransfer(hspi);
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f7ff fe20 	bl	80067f8 <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006bb8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006bbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bc0:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
          __HAL_UNLOCK(hspi);
 8006bca:	2300      	movs	r3, #0
 8006bcc:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
          return HAL_TIMEOUT;
 8006bd0:	2703      	movs	r7, #3
 8006bd2:	e0c5      	b.n	8006d60 <HAL_SPI_Transmit+0x2b4>
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bd4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006bd6:	881b      	ldrh	r3, [r3, #0]
 8006bd8:	f8a8 3020 	strh.w	r3, [r8, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bdc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006bde:	3302      	adds	r3, #2
 8006be0:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006be2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	3b01      	subs	r3, #1
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8006bf0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 8095 	beq.w	8006d26 <HAL_SPI_Transmit+0x27a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006bfc:	6822      	ldr	r2, [r4, #0]
 8006bfe:	6953      	ldr	r3, [r2, #20]
 8006c00:	f013 0f02 	tst.w	r3, #2
 8006c04:	d015      	beq.n	8006c32 <HAL_SPI_Transmit+0x186>
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006c06:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d9e1      	bls.n	8006bd4 <HAL_SPI_Transmit+0x128>
 8006c10:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d0de      	beq.n	8006bd4 <HAL_SPI_Transmit+0x128>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006c16:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6213      	str	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006c1c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006c1e:	3304      	adds	r3, #4
 8006c20:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006c22:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b02      	subs	r3, #2
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 8006c30:	e7de      	b.n	8006bf0 <HAL_SPI_Transmit+0x144>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c32:	f7fc f9f7 	bl	8003024 <HAL_GetTick>
 8006c36:	1b80      	subs	r0, r0, r6
 8006c38:	42a8      	cmp	r0, r5
 8006c3a:	d302      	bcc.n	8006c42 <HAL_SPI_Transmit+0x196>
 8006c3c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006c40:	d101      	bne.n	8006c46 <HAL_SPI_Transmit+0x19a>
 8006c42:	2d00      	cmp	r5, #0
 8006c44:	d1d4      	bne.n	8006bf0 <HAL_SPI_Transmit+0x144>
          SPI_CloseTransfer(hspi);
 8006c46:	4620      	mov	r0, r4
 8006c48:	f7ff fdd6 	bl	80067f8 <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006c4c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c54:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
          __HAL_UNLOCK(hspi);
 8006c5e:	2300      	movs	r3, #0
 8006c60:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
          return HAL_TIMEOUT;
 8006c64:	2703      	movs	r7, #3
 8006c66:	e07b      	b.n	8006d60 <HAL_SPI_Transmit+0x2b4>
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006c68:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d910      	bls.n	8006c94 <HAL_SPI_Transmit+0x1e8>
 8006c72:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006c74:	b173      	cbz	r3, 8006c94 <HAL_SPI_Transmit+0x1e8>
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c76:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	f8a8 3020 	strh.w	r3, [r8, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c7e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006c80:	3302      	adds	r3, #2
 8006c82:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006c84:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	3b02      	subs	r3, #2
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 8006c92:	e00d      	b.n	8006cb0 <HAL_SPI_Transmit+0x204>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c94:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c9c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006ca2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8006cb0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d035      	beq.n	8006d26 <HAL_SPI_Transmit+0x27a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006cba:	6822      	ldr	r2, [r4, #0]
 8006cbc:	6953      	ldr	r3, [r2, #20]
 8006cbe:	f013 0f02 	tst.w	r3, #2
 8006cc2:	d015      	beq.n	8006cf0 <HAL_SPI_Transmit+0x244>
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006cc4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	2b03      	cmp	r3, #3
 8006ccc:	d9cc      	bls.n	8006c68 <HAL_SPI_Transmit+0x1bc>
 8006cce:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006cd0:	2b40      	cmp	r3, #64	@ 0x40
 8006cd2:	d9c9      	bls.n	8006c68 <HAL_SPI_Transmit+0x1bc>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006cd4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	6213      	str	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006cda:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006cdc:	3304      	adds	r3, #4
 8006cde:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006ce0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	3b04      	subs	r3, #4
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 8006cee:	e7df      	b.n	8006cb0 <HAL_SPI_Transmit+0x204>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cf0:	f7fc f998 	bl	8003024 <HAL_GetTick>
 8006cf4:	1b80      	subs	r0, r0, r6
 8006cf6:	42a8      	cmp	r0, r5
 8006cf8:	d302      	bcc.n	8006d00 <HAL_SPI_Transmit+0x254>
 8006cfa:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006cfe:	d101      	bne.n	8006d04 <HAL_SPI_Transmit+0x258>
 8006d00:	2d00      	cmp	r5, #0
 8006d02:	d1d5      	bne.n	8006cb0 <HAL_SPI_Transmit+0x204>
          SPI_CloseTransfer(hspi);
 8006d04:	4620      	mov	r0, r4
 8006d06:	f7ff fd77 	bl	80067f8 <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006d0a:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d12:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006d16:	2301      	movs	r3, #1
 8006d18:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
          __HAL_UNLOCK(hspi);
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
          return HAL_TIMEOUT;
 8006d22:	2703      	movs	r7, #3
 8006d24:	e01c      	b.n	8006d60 <HAL_SPI_Transmit+0x2b4>
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006d26:	9600      	str	r6, [sp, #0]
 8006d28:	462b      	mov	r3, r5
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	2108      	movs	r1, #8
 8006d2e:	4620      	mov	r0, r4
 8006d30:	f7ff fdd0 	bl	80068d4 <SPI_WaitOnFlagUntilTimeout>
 8006d34:	b128      	cbz	r0, 8006d42 <HAL_SPI_Transmit+0x296>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d36:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006d3a:	f043 0320 	orr.w	r3, r3, #32
 8006d3e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  SPI_CloseTransfer(hspi);
 8006d42:	4620      	mov	r0, r4
 8006d44:	f7ff fd58 	bl	80067f8 <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_UNLOCK(hspi);
 8006d4e:	2300      	movs	r3, #0
 8006d50:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d54:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006d58:	b913      	cbnz	r3, 8006d60 <HAL_SPI_Transmit+0x2b4>
    return HAL_OK;
 8006d5a:	2700      	movs	r7, #0
 8006d5c:	e000      	b.n	8006d60 <HAL_SPI_Transmit+0x2b4>
    return HAL_BUSY;
 8006d5e:	2702      	movs	r7, #2
}
 8006d60:	4638      	mov	r0, r7
 8006d62:	b002      	add	sp, #8
 8006d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi);
 8006d68:	2702      	movs	r7, #2
 8006d6a:	e7f9      	b.n	8006d60 <HAL_SPI_Transmit+0x2b4>

08006d6c <HAL_SPI_Receive>:
{
 8006d6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d70:	4604      	mov	r4, r0
 8006d72:	468b      	mov	fp, r1
 8006d74:	4692      	mov	sl, r2
 8006d76:	461e      	mov	r6, r3
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8006d78:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8006d7a:	f3c5 154f 	ubfx	r5, r5, #5, #16
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006d7e:	f8d0 9000 	ldr.w	r9, [r0]
  tickstart = HAL_GetTick();
 8006d82:	f7fc f94f 	bl	8003024 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006d86:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	f040 8190 	bne.w	80070b0 <HAL_SPI_Receive+0x344>
 8006d90:	3501      	adds	r5, #1
 8006d92:	b2ad      	uxth	r5, r5
 8006d94:	4607      	mov	r7, r0
 8006d96:	fa5f f883 	uxtb.w	r8, r3
  if ((pData == NULL) || (Size == 0UL))
 8006d9a:	f1ba 0f00 	cmp.w	sl, #0
 8006d9e:	bf18      	it	ne
 8006da0:	f1bb 0f00 	cmpne.w	fp, #0
 8006da4:	f000 8186 	beq.w	80070b4 <HAL_SPI_Receive+0x348>
  __HAL_LOCK(hspi);
 8006da8:	f894 3080 	ldrb.w	r3, [r4, #128]	@ 0x80
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	f000 8184 	beq.w	80070ba <HAL_SPI_Receive+0x34e>
 8006db2:	2301      	movs	r3, #1
 8006db4:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006db8:	2304      	movs	r3, #4
 8006dba:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006dc4:	f8c4 b064 	str.w	fp, [r4, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8006dc8:	f8a4 a068 	strh.w	sl, [r4, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8006dcc:	f8a4 a06a 	strh.w	sl, [r4, #106]	@ 0x6a
  hspi->pTxBuffPtr  = NULL;
 8006dd0:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006dd2:	f8a4 3060 	strh.w	r3, [r4, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8006dd6:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8006dda:	6723      	str	r3, [r4, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006ddc:	6763      	str	r3, [r4, #116]	@ 0x74
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dde:	68a3      	ldr	r3, [r4, #8]
 8006de0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006de4:	d01d      	beq.n	8006e22 <HAL_SPI_Receive+0xb6>
    SPI_2LINES_RX(hspi);
 8006de6:	6822      	ldr	r2, [r4, #0]
 8006de8:	68d3      	ldr	r3, [r2, #12]
 8006dea:	f423 23c0 	bic.w	r3, r3, #393216	@ 0x60000
 8006dee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006df2:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006df4:	6822      	ldr	r2, [r4, #0]
 8006df6:	6853      	ldr	r3, [r2, #4]
 8006df8:	f36f 030f 	bfc	r3, #0, #16
 8006dfc:	ea4a 0303 	orr.w	r3, sl, r3
 8006e00:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE(hspi);
 8006e02:	6822      	ldr	r2, [r4, #0]
 8006e04:	6813      	ldr	r3, [r2, #0]
 8006e06:	f043 0301 	orr.w	r3, r3, #1
 8006e0a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e0c:	6863      	ldr	r3, [r4, #4]
 8006e0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e12:	d00c      	beq.n	8006e2e <HAL_SPI_Receive+0xc2>
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006e14:	68e3      	ldr	r3, [r4, #12]
 8006e16:	2b0f      	cmp	r3, #15
 8006e18:	d82e      	bhi.n	8006e78 <HAL_SPI_Receive+0x10c>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e1a:	2b07      	cmp	r3, #7
 8006e1c:	f200 8095 	bhi.w	8006f4a <HAL_SPI_Receive+0x1de>
 8006e20:	e10c      	b.n	800703c <HAL_SPI_Receive+0x2d0>
    SPI_1LINE_RX(hspi);
 8006e22:	6822      	ldr	r2, [r4, #0]
 8006e24:	6813      	ldr	r3, [r2, #0]
 8006e26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e2a:	6013      	str	r3, [r2, #0]
 8006e2c:	e7e2      	b.n	8006df4 <HAL_SPI_Receive+0x88>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006e2e:	6822      	ldr	r2, [r4, #0]
 8006e30:	6813      	ldr	r3, [r2, #0]
 8006e32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	e7ec      	b.n	8006e14 <HAL_SPI_Receive+0xa8>
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006e3a:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 8006e3e:	b292      	uxth	r2, r2
 8006e40:	42aa      	cmp	r2, r5
 8006e42:	d210      	bcs.n	8006e66 <HAL_SPI_Receive+0xfa>
 8006e44:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8006e48:	d00d      	beq.n	8006e66 <HAL_SPI_Receive+0xfa>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006e4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4e:	6013      	str	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006e50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e52:	3304      	adds	r3, #4
 8006e54:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8006e56:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8006e64:	e008      	b.n	8006e78 <HAL_SPI_Receive+0x10c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e66:	f7fc f8dd 	bl	8003024 <HAL_GetTick>
 8006e6a:	1bc0      	subs	r0, r0, r7
 8006e6c:	42b0      	cmp	r0, r6
 8006e6e:	d302      	bcc.n	8006e76 <HAL_SPI_Receive+0x10a>
 8006e70:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006e74:	d11a      	bne.n	8006eac <HAL_SPI_Receive+0x140>
 8006e76:	b1ce      	cbz	r6, 8006eac <HAL_SPI_Receive+0x140>
    while (hspi->RxXferCount > 0UL)
 8006e78:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 8006e7c:	b292      	uxth	r2, r2
 8006e7e:	2a00      	cmp	r2, #0
 8006e80:	f000 8107 	beq.w	8007092 <HAL_SPI_Receive+0x326>
      temp_sr_reg = hspi->Instance->SR;
 8006e84:	6823      	ldr	r3, [r4, #0]
 8006e86:	6959      	ldr	r1, [r3, #20]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006e88:	695a      	ldr	r2, [r3, #20]
 8006e8a:	f012 0f01 	tst.w	r2, #1
 8006e8e:	d0d4      	beq.n	8006e3a <HAL_SPI_Receive+0xce>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006e90:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e94:	6013      	str	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006e96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e98:	3304      	adds	r3, #4
 8006e9a:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8006e9c:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 8006ea0:	b292      	uxth	r2, r2
 8006ea2:	3a01      	subs	r2, #1
 8006ea4:	b292      	uxth	r2, r2
 8006ea6:	f8a4 206a 	strh.w	r2, [r4, #106]	@ 0x6a
 8006eaa:	e7e5      	b.n	8006e78 <HAL_SPI_Receive+0x10c>
          SPI_CloseTransfer(hspi);
 8006eac:	4620      	mov	r0, r4
 8006eae:	f7ff fca3 	bl	80067f8 <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006eb2:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006eb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006eba:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
          __HAL_UNLOCK(hspi);
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
          return HAL_TIMEOUT;
 8006eca:	f04f 0803 	mov.w	r8, #3
 8006ece:	e0f1      	b.n	80070b4 <HAL_SPI_Receive+0x348>
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006ed0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	42ab      	cmp	r3, r5
 8006ed8:	d217      	bcs.n	8006f0a <HAL_SPI_Receive+0x19e>
 8006eda:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8006ede:	d014      	beq.n	8006f0a <HAL_SPI_Receive+0x19e>
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006ee0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ee2:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8006ee6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ee8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006eea:	1c9a      	adds	r2, r3, #2
 8006eec:	6662      	str	r2, [r4, #100]	@ 0x64
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006eee:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8006ef2:	805a      	strh	r2, [r3, #2]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ef4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ef6:	3302      	adds	r3, #2
 8006ef8:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8006efa:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	3b02      	subs	r3, #2
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8006f08:	e01f      	b.n	8006f4a <HAL_SPI_Receive+0x1de>
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006f0a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d111      	bne.n	8006f38 <HAL_SPI_Receive+0x1cc>
 8006f14:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006f18:	d00e      	beq.n	8006f38 <HAL_SPI_Receive+0x1cc>
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006f1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f1c:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8006f20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f24:	3302      	adds	r3, #2
 8006f26:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8006f28:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8006f36:	e008      	b.n	8006f4a <HAL_SPI_Receive+0x1de>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f38:	f7fc f874 	bl	8003024 <HAL_GetTick>
 8006f3c:	1bc0      	subs	r0, r0, r7
 8006f3e:	42b0      	cmp	r0, r6
 8006f40:	d302      	bcc.n	8006f48 <HAL_SPI_Receive+0x1dc>
 8006f42:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006f46:	d11b      	bne.n	8006f80 <HAL_SPI_Receive+0x214>
 8006f48:	b1d6      	cbz	r6, 8006f80 <HAL_SPI_Receive+0x214>
    while (hspi->RxXferCount > 0UL)
 8006f4a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f000 809e 	beq.w	8007092 <HAL_SPI_Receive+0x326>
      temp_sr_reg = hspi->Instance->SR;
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	695a      	ldr	r2, [r3, #20]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	f013 0f01 	tst.w	r3, #1
 8006f60:	d0b6      	beq.n	8006ed0 <HAL_SPI_Receive+0x164>
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006f62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f64:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8006f68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f6c:	3302      	adds	r3, #2
 8006f6e:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8006f70:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	3b01      	subs	r3, #1
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8006f7e:	e7e4      	b.n	8006f4a <HAL_SPI_Receive+0x1de>
          SPI_CloseTransfer(hspi);
 8006f80:	4620      	mov	r0, r4
 8006f82:	f7ff fc39 	bl	80067f8 <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006f86:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006f8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f8e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006f92:	2301      	movs	r3, #1
 8006f94:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
          __HAL_UNLOCK(hspi);
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
          return HAL_TIMEOUT;
 8006f9e:	f04f 0803 	mov.w	r8, #3
 8006fa2:	e087      	b.n	80070b4 <HAL_SPI_Receive+0x348>
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006fa4:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 8006fa8:	b292      	uxth	r2, r2
 8006faa:	42aa      	cmp	r2, r5
 8006fac:	d226      	bcs.n	8006ffc <HAL_SPI_Receive+0x290>
 8006fae:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8006fb2:	d023      	beq.n	8006ffc <HAL_SPI_Receive+0x290>
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fb4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fb6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006fba:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fbe:	1c5a      	adds	r2, r3, #1
 8006fc0:	6662      	str	r2, [r4, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fc2:	6822      	ldr	r2, [r4, #0]
 8006fc4:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006fc8:	705a      	strb	r2, [r3, #1]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fcc:	1c5a      	adds	r2, r3, #1
 8006fce:	6662      	str	r2, [r4, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fd0:	6822      	ldr	r2, [r4, #0]
 8006fd2:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006fd6:	705a      	strb	r2, [r3, #1]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	6662      	str	r2, [r4, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fde:	6822      	ldr	r2, [r4, #0]
 8006fe0:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006fe4:	705a      	strb	r2, [r3, #1]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fe6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fe8:	3301      	adds	r3, #1
 8006fea:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8006fec:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	3b04      	subs	r3, #4
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8006ffa:	e01f      	b.n	800703c <HAL_SPI_Receive+0x2d0>
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8006ffc:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 8007000:	b292      	uxth	r2, r2
 8007002:	2a03      	cmp	r2, #3
 8007004:	d811      	bhi.n	800702a <HAL_SPI_Receive+0x2be>
 8007006:	f411 4fc0 	tst.w	r1, #24576	@ 0x6000
 800700a:	d00e      	beq.n	800702a <HAL_SPI_Receive+0x2be>
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800700c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800700e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007012:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007014:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007016:	3301      	adds	r3, #1
 8007018:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 800701a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 800701e:	b29b      	uxth	r3, r3
 8007020:	3b01      	subs	r3, #1
 8007022:	b29b      	uxth	r3, r3
 8007024:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8007028:	e008      	b.n	800703c <HAL_SPI_Receive+0x2d0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800702a:	f7fb fffb 	bl	8003024 <HAL_GetTick>
 800702e:	1bc0      	subs	r0, r0, r7
 8007030:	42b0      	cmp	r0, r6
 8007032:	d302      	bcc.n	800703a <HAL_SPI_Receive+0x2ce>
 8007034:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007038:	d119      	bne.n	800706e <HAL_SPI_Receive+0x302>
 800703a:	b1c6      	cbz	r6, 800706e <HAL_SPI_Receive+0x302>
    while (hspi->RxXferCount > 0UL)
 800703c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8007040:	b29b      	uxth	r3, r3
 8007042:	b333      	cbz	r3, 8007092 <HAL_SPI_Receive+0x326>
      temp_sr_reg = hspi->Instance->SR;
 8007044:	6823      	ldr	r3, [r4, #0]
 8007046:	6959      	ldr	r1, [r3, #20]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007048:	695a      	ldr	r2, [r3, #20]
 800704a:	f012 0f01 	tst.w	r2, #1
 800704e:	d0a9      	beq.n	8006fa4 <HAL_SPI_Receive+0x238>
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007050:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007052:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007056:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007058:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800705a:	3301      	adds	r3, #1
 800705c:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 800705e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8007062:	b29b      	uxth	r3, r3
 8007064:	3b01      	subs	r3, #1
 8007066:	b29b      	uxth	r3, r3
 8007068:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 800706c:	e7e6      	b.n	800703c <HAL_SPI_Receive+0x2d0>
          SPI_CloseTransfer(hspi);
 800706e:	4620      	mov	r0, r4
 8007070:	f7ff fbc2 	bl	80067f8 <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007074:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8007078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800707c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007080:	2301      	movs	r3, #1
 8007082:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
          __HAL_UNLOCK(hspi);
 8007086:	2300      	movs	r3, #0
 8007088:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
          return HAL_TIMEOUT;
 800708c:	f04f 0803 	mov.w	r8, #3
 8007090:	e010      	b.n	80070b4 <HAL_SPI_Receive+0x348>
  SPI_CloseTransfer(hspi);
 8007092:	4620      	mov	r0, r4
 8007094:	f7ff fbb0 	bl	80067f8 <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 8007098:	2301      	movs	r3, #1
 800709a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_UNLOCK(hspi);
 800709e:	2300      	movs	r3, #0
 80070a0:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070a4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80070a8:	b923      	cbnz	r3, 80070b4 <HAL_SPI_Receive+0x348>
    return HAL_OK;
 80070aa:	f04f 0800 	mov.w	r8, #0
 80070ae:	e001      	b.n	80070b4 <HAL_SPI_Receive+0x348>
    return HAL_BUSY;
 80070b0:	f04f 0802 	mov.w	r8, #2
}
 80070b4:	4640      	mov	r0, r8
 80070b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(hspi);
 80070ba:	f04f 0802 	mov.w	r8, #2
 80070be:	e7f9      	b.n	80070b4 <HAL_SPI_Receive+0x348>

080070c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070c0:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070c2:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070c4:	6a03      	ldr	r3, [r0, #32]
 80070c6:	f023 0301 	bic.w	r3, r3, #1
 80070ca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070cc:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070ce:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80070d0:	4b1e      	ldr	r3, [pc, #120]	@ (800714c <TIM_OC1_SetConfig+0x8c>)
 80070d2:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070d4:	680d      	ldr	r5, [r1, #0]
 80070d6:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80070d8:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80070dc:	688b      	ldr	r3, [r1, #8]
 80070de:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80070e0:	4a1b      	ldr	r2, [pc, #108]	@ (8007150 <TIM_OC1_SetConfig+0x90>)
 80070e2:	4c1c      	ldr	r4, [pc, #112]	@ (8007154 <TIM_OC1_SetConfig+0x94>)
 80070e4:	42a0      	cmp	r0, r4
 80070e6:	bf18      	it	ne
 80070e8:	4290      	cmpne	r0, r2
 80070ea:	bf0c      	ite	eq
 80070ec:	2201      	moveq	r2, #1
 80070ee:	2200      	movne	r2, #0
 80070f0:	d00c      	beq.n	800710c <TIM_OC1_SetConfig+0x4c>
 80070f2:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 80070f6:	42a0      	cmp	r0, r4
 80070f8:	bf14      	ite	ne
 80070fa:	2400      	movne	r4, #0
 80070fc:	2401      	moveq	r4, #1
 80070fe:	4f16      	ldr	r7, [pc, #88]	@ (8007158 <TIM_OC1_SetConfig+0x98>)
 8007100:	42b8      	cmp	r0, r7
 8007102:	d003      	beq.n	800710c <TIM_OC1_SetConfig+0x4c>
 8007104:	b914      	cbnz	r4, 800710c <TIM_OC1_SetConfig+0x4c>
 8007106:	4c15      	ldr	r4, [pc, #84]	@ (800715c <TIM_OC1_SetConfig+0x9c>)
 8007108:	42a0      	cmp	r0, r4
 800710a:	d105      	bne.n	8007118 <TIM_OC1_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800710c:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007110:	68cc      	ldr	r4, [r1, #12]
 8007112:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007114:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007118:	b95a      	cbnz	r2, 8007132 <TIM_OC1_SetConfig+0x72>
 800711a:	4a11      	ldr	r2, [pc, #68]	@ (8007160 <TIM_OC1_SetConfig+0xa0>)
 800711c:	4290      	cmp	r0, r2
 800711e:	bf14      	ite	ne
 8007120:	2200      	movne	r2, #0
 8007122:	2201      	moveq	r2, #1
 8007124:	4c0c      	ldr	r4, [pc, #48]	@ (8007158 <TIM_OC1_SetConfig+0x98>)
 8007126:	42a0      	cmp	r0, r4
 8007128:	d003      	beq.n	8007132 <TIM_OC1_SetConfig+0x72>
 800712a:	b912      	cbnz	r2, 8007132 <TIM_OC1_SetConfig+0x72>
 800712c:	4a0b      	ldr	r2, [pc, #44]	@ (800715c <TIM_OC1_SetConfig+0x9c>)
 800712e:	4290      	cmp	r0, r2
 8007130:	d105      	bne.n	800713e <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007132:	f426 7640 	bic.w	r6, r6, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007136:	694a      	ldr	r2, [r1, #20]
 8007138:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800713a:	698e      	ldr	r6, [r1, #24]
 800713c:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800713e:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007140:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007142:	684a      	ldr	r2, [r1, #4]
 8007144:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007146:	6203      	str	r3, [r0, #32]
}
 8007148:	bcf0      	pop	{r4, r5, r6, r7}
 800714a:	4770      	bx	lr
 800714c:	fffeff8c 	.word	0xfffeff8c
 8007150:	40010000 	.word	0x40010000
 8007154:	40010400 	.word	0x40010400
 8007158:	40014000 	.word	0x40014000
 800715c:	40014800 	.word	0x40014800
 8007160:	40014400 	.word	0x40014400

08007164 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007164:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007166:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007168:	6a02      	ldr	r2, [r0, #32]
 800716a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800716e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007170:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007172:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007174:	4a1a      	ldr	r2, [pc, #104]	@ (80071e0 <TIM_OC3_SetConfig+0x7c>)
 8007176:	4022      	ands	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007178:	680e      	ldr	r6, [r1, #0]
 800717a:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800717c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007180:	688a      	ldr	r2, [r1, #8]
 8007182:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007186:	4a17      	ldr	r2, [pc, #92]	@ (80071e4 <TIM_OC3_SetConfig+0x80>)
 8007188:	4c17      	ldr	r4, [pc, #92]	@ (80071e8 <TIM_OC3_SetConfig+0x84>)
 800718a:	42a0      	cmp	r0, r4
 800718c:	bf18      	it	ne
 800718e:	4290      	cmpne	r0, r2
 8007190:	bf0c      	ite	eq
 8007192:	2201      	moveq	r2, #1
 8007194:	2200      	movne	r2, #0
 8007196:	d106      	bne.n	80071a6 <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007198:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800719c:	68cc      	ldr	r4, [r1, #12]
 800719e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80071a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071a6:	b95a      	cbnz	r2, 80071c0 <TIM_OC3_SetConfig+0x5c>
 80071a8:	4a10      	ldr	r2, [pc, #64]	@ (80071ec <TIM_OC3_SetConfig+0x88>)
 80071aa:	4290      	cmp	r0, r2
 80071ac:	bf14      	ite	ne
 80071ae:	2200      	movne	r2, #0
 80071b0:	2201      	moveq	r2, #1
 80071b2:	4c0f      	ldr	r4, [pc, #60]	@ (80071f0 <TIM_OC3_SetConfig+0x8c>)
 80071b4:	42a0      	cmp	r0, r4
 80071b6:	d003      	beq.n	80071c0 <TIM_OC3_SetConfig+0x5c>
 80071b8:	b912      	cbnz	r2, 80071c0 <TIM_OC3_SetConfig+0x5c>
 80071ba:	4a0e      	ldr	r2, [pc, #56]	@ (80071f4 <TIM_OC3_SetConfig+0x90>)
 80071bc:	4290      	cmp	r0, r2
 80071be:	d107      	bne.n	80071d0 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80071c0:	f425 5240 	bic.w	r2, r5, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80071c4:	694c      	ldr	r4, [r1, #20]
 80071c6:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80071ca:	698c      	ldr	r4, [r1, #24]
 80071cc:	ea42 1504 	orr.w	r5, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071d0:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071d2:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80071d4:	684a      	ldr	r2, [r1, #4]
 80071d6:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071d8:	6203      	str	r3, [r0, #32]
}
 80071da:	bc70      	pop	{r4, r5, r6}
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	fffeff8c 	.word	0xfffeff8c
 80071e4:	40010000 	.word	0x40010000
 80071e8:	40010400 	.word	0x40010400
 80071ec:	40014400 	.word	0x40014400
 80071f0:	40014000 	.word	0x40014000
 80071f4:	40014800 	.word	0x40014800

080071f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071f8:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071fa:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071fc:	6a02      	ldr	r2, [r0, #32]
 80071fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007202:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007204:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007206:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007208:	4a14      	ldr	r2, [pc, #80]	@ (800725c <TIM_OC4_SetConfig+0x64>)
 800720a:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800720c:	680d      	ldr	r5, [r1, #0]
 800720e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007212:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007216:	688d      	ldr	r5, [r1, #8]
 8007218:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800721c:	4e10      	ldr	r6, [pc, #64]	@ (8007260 <TIM_OC4_SetConfig+0x68>)
 800721e:	4d11      	ldr	r5, [pc, #68]	@ (8007264 <TIM_OC4_SetConfig+0x6c>)
 8007220:	42a8      	cmp	r0, r5
 8007222:	bf18      	it	ne
 8007224:	42b0      	cmpne	r0, r6
 8007226:	d00d      	beq.n	8007244 <TIM_OC4_SetConfig+0x4c>
 8007228:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800722c:	42a8      	cmp	r0, r5
 800722e:	bf14      	ite	ne
 8007230:	2500      	movne	r5, #0
 8007232:	2501      	moveq	r5, #1
 8007234:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8007238:	42b0      	cmp	r0, r6
 800723a:	d003      	beq.n	8007244 <TIM_OC4_SetConfig+0x4c>
 800723c:	b915      	cbnz	r5, 8007244 <TIM_OC4_SetConfig+0x4c>
 800723e:	4d0a      	ldr	r5, [pc, #40]	@ (8007268 <TIM_OC4_SetConfig+0x70>)
 8007240:	42a8      	cmp	r0, r5
 8007242:	d104      	bne.n	800724e <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007244:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007248:	694d      	ldr	r5, [r1, #20]
 800724a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007250:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007252:	684a      	ldr	r2, [r1, #4]
 8007254:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007256:	6203      	str	r3, [r0, #32]
}
 8007258:	bc70      	pop	{r4, r5, r6}
 800725a:	4770      	bx	lr
 800725c:	feff8cff 	.word	0xfeff8cff
 8007260:	40010000 	.word	0x40010000
 8007264:	40010400 	.word	0x40010400
 8007268:	40014800 	.word	0x40014800

0800726c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800726c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800726e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007270:	6a02      	ldr	r2, [r0, #32]
 8007272:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007276:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007278:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800727a:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800727c:	4e14      	ldr	r6, [pc, #80]	@ (80072d0 <TIM_OC5_SetConfig+0x64>)
 800727e:	402e      	ands	r6, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007280:	680d      	ldr	r5, [r1, #0]
 8007282:	432e      	orrs	r6, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007284:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007288:	688c      	ldr	r4, [r1, #8]
 800728a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800728e:	4d11      	ldr	r5, [pc, #68]	@ (80072d4 <TIM_OC5_SetConfig+0x68>)
 8007290:	4c11      	ldr	r4, [pc, #68]	@ (80072d8 <TIM_OC5_SetConfig+0x6c>)
 8007292:	42a0      	cmp	r0, r4
 8007294:	bf18      	it	ne
 8007296:	42a8      	cmpne	r0, r5
 8007298:	d00d      	beq.n	80072b6 <TIM_OC5_SetConfig+0x4a>
 800729a:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 800729e:	42a0      	cmp	r0, r4
 80072a0:	bf14      	ite	ne
 80072a2:	2400      	movne	r4, #0
 80072a4:	2401      	moveq	r4, #1
 80072a6:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 80072aa:	42a8      	cmp	r0, r5
 80072ac:	d003      	beq.n	80072b6 <TIM_OC5_SetConfig+0x4a>
 80072ae:	b914      	cbnz	r4, 80072b6 <TIM_OC5_SetConfig+0x4a>
 80072b0:	4c0a      	ldr	r4, [pc, #40]	@ (80072dc <TIM_OC5_SetConfig+0x70>)
 80072b2:	42a0      	cmp	r0, r4
 80072b4:	d104      	bne.n	80072c0 <TIM_OC5_SetConfig+0x54>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80072b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80072ba:	694c      	ldr	r4, [r1, #20]
 80072bc:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072c0:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80072c2:	6546      	str	r6, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80072c4:	684a      	ldr	r2, [r1, #4]
 80072c6:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072c8:	6203      	str	r3, [r0, #32]
}
 80072ca:	bc70      	pop	{r4, r5, r6}
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	fffeff8f 	.word	0xfffeff8f
 80072d4:	40010000 	.word	0x40010000
 80072d8:	40010400 	.word	0x40010400
 80072dc:	40014800 	.word	0x40014800

080072e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80072e0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072e2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80072e4:	6a02      	ldr	r2, [r0, #32]
 80072e6:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80072ea:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072ec:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072ee:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80072f0:	4a14      	ldr	r2, [pc, #80]	@ (8007344 <TIM_OC6_SetConfig+0x64>)
 80072f2:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072f4:	680d      	ldr	r5, [r1, #0]
 80072f6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80072fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80072fe:	688d      	ldr	r5, [r1, #8]
 8007300:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007304:	4e10      	ldr	r6, [pc, #64]	@ (8007348 <TIM_OC6_SetConfig+0x68>)
 8007306:	4d11      	ldr	r5, [pc, #68]	@ (800734c <TIM_OC6_SetConfig+0x6c>)
 8007308:	42a8      	cmp	r0, r5
 800730a:	bf18      	it	ne
 800730c:	42b0      	cmpne	r0, r6
 800730e:	d00d      	beq.n	800732c <TIM_OC6_SetConfig+0x4c>
 8007310:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8007314:	42a8      	cmp	r0, r5
 8007316:	bf14      	ite	ne
 8007318:	2500      	movne	r5, #0
 800731a:	2501      	moveq	r5, #1
 800731c:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8007320:	42b0      	cmp	r0, r6
 8007322:	d003      	beq.n	800732c <TIM_OC6_SetConfig+0x4c>
 8007324:	b915      	cbnz	r5, 800732c <TIM_OC6_SetConfig+0x4c>
 8007326:	4d0a      	ldr	r5, [pc, #40]	@ (8007350 <TIM_OC6_SetConfig+0x70>)
 8007328:	42a8      	cmp	r0, r5
 800732a:	d104      	bne.n	8007336 <TIM_OC6_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800732c:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007330:	694d      	ldr	r5, [r1, #20]
 8007332:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007336:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007338:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800733a:	684a      	ldr	r2, [r1, #4]
 800733c:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800733e:	6203      	str	r3, [r0, #32]
}
 8007340:	bc70      	pop	{r4, r5, r6}
 8007342:	4770      	bx	lr
 8007344:	feff8fff 	.word	0xfeff8fff
 8007348:	40010000 	.word	0x40010000
 800734c:	40010400 	.word	0x40010400
 8007350:	40014800 	.word	0x40014800

08007354 <TIM_Base_SetConfig>:
{
 8007354:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 8007356:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007358:	4a39      	ldr	r2, [pc, #228]	@ (8007440 <TIM_Base_SetConfig+0xec>)
 800735a:	4290      	cmp	r0, r2
 800735c:	bf14      	ite	ne
 800735e:	2200      	movne	r2, #0
 8007360:	2201      	moveq	r2, #1
 8007362:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8007366:	bf14      	ite	ne
 8007368:	4614      	movne	r4, r2
 800736a:	f042 0401 	orreq.w	r4, r2, #1
 800736e:	b9ac      	cbnz	r4, 800739c <TIM_Base_SetConfig+0x48>
 8007370:	4d34      	ldr	r5, [pc, #208]	@ (8007444 <TIM_Base_SetConfig+0xf0>)
 8007372:	42a8      	cmp	r0, r5
 8007374:	bf14      	ite	ne
 8007376:	2500      	movne	r5, #0
 8007378:	2501      	moveq	r5, #1
 800737a:	4e33      	ldr	r6, [pc, #204]	@ (8007448 <TIM_Base_SetConfig+0xf4>)
 800737c:	42b0      	cmp	r0, r6
 800737e:	d00d      	beq.n	800739c <TIM_Base_SetConfig+0x48>
 8007380:	b965      	cbnz	r5, 800739c <TIM_Base_SetConfig+0x48>
 8007382:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 8007386:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 800738a:	42a8      	cmp	r0, r5
 800738c:	bf14      	ite	ne
 800738e:	2500      	movne	r5, #0
 8007390:	2501      	moveq	r5, #1
 8007392:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8007396:	42b0      	cmp	r0, r6
 8007398:	d000      	beq.n	800739c <TIM_Base_SetConfig+0x48>
 800739a:	b11d      	cbz	r5, 80073a4 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800739c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80073a0:	684d      	ldr	r5, [r1, #4]
 80073a2:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073a4:	bb14      	cbnz	r4, 80073ec <TIM_Base_SetConfig+0x98>
 80073a6:	4c27      	ldr	r4, [pc, #156]	@ (8007444 <TIM_Base_SetConfig+0xf0>)
 80073a8:	42a0      	cmp	r0, r4
 80073aa:	bf14      	ite	ne
 80073ac:	2400      	movne	r4, #0
 80073ae:	2401      	moveq	r4, #1
 80073b0:	4d25      	ldr	r5, [pc, #148]	@ (8007448 <TIM_Base_SetConfig+0xf4>)
 80073b2:	42a8      	cmp	r0, r5
 80073b4:	d01a      	beq.n	80073ec <TIM_Base_SetConfig+0x98>
 80073b6:	b9cc      	cbnz	r4, 80073ec <TIM_Base_SetConfig+0x98>
 80073b8:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 80073bc:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 80073c0:	42a0      	cmp	r0, r4
 80073c2:	bf14      	ite	ne
 80073c4:	2400      	movne	r4, #0
 80073c6:	2401      	moveq	r4, #1
 80073c8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80073cc:	42a8      	cmp	r0, r5
 80073ce:	d00d      	beq.n	80073ec <TIM_Base_SetConfig+0x98>
 80073d0:	b964      	cbnz	r4, 80073ec <TIM_Base_SetConfig+0x98>
 80073d2:	4c1e      	ldr	r4, [pc, #120]	@ (800744c <TIM_Base_SetConfig+0xf8>)
 80073d4:	42a0      	cmp	r0, r4
 80073d6:	bf14      	ite	ne
 80073d8:	2400      	movne	r4, #0
 80073da:	2401      	moveq	r4, #1
 80073dc:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 80073e0:	42a8      	cmp	r0, r5
 80073e2:	d003      	beq.n	80073ec <TIM_Base_SetConfig+0x98>
 80073e4:	b914      	cbnz	r4, 80073ec <TIM_Base_SetConfig+0x98>
 80073e6:	4c1a      	ldr	r4, [pc, #104]	@ (8007450 <TIM_Base_SetConfig+0xfc>)
 80073e8:	42a0      	cmp	r0, r4
 80073ea:	d103      	bne.n	80073f4 <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 80073ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073f0:	68cc      	ldr	r4, [r1, #12]
 80073f2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073f8:	694c      	ldr	r4, [r1, #20]
 80073fa:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073fc:	688c      	ldr	r4, [r1, #8]
 80073fe:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007400:	680c      	ldr	r4, [r1, #0]
 8007402:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007404:	4c13      	ldr	r4, [pc, #76]	@ (8007454 <TIM_Base_SetConfig+0x100>)
 8007406:	42a0      	cmp	r0, r4
 8007408:	bf08      	it	eq
 800740a:	f042 0201 	orreq.w	r2, r2, #1
 800740e:	b962      	cbnz	r2, 800742a <TIM_Base_SetConfig+0xd6>
 8007410:	4a0e      	ldr	r2, [pc, #56]	@ (800744c <TIM_Base_SetConfig+0xf8>)
 8007412:	4290      	cmp	r0, r2
 8007414:	bf14      	ite	ne
 8007416:	2200      	movne	r2, #0
 8007418:	2201      	moveq	r2, #1
 800741a:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 800741e:	42a0      	cmp	r0, r4
 8007420:	d003      	beq.n	800742a <TIM_Base_SetConfig+0xd6>
 8007422:	b912      	cbnz	r2, 800742a <TIM_Base_SetConfig+0xd6>
 8007424:	4a0a      	ldr	r2, [pc, #40]	@ (8007450 <TIM_Base_SetConfig+0xfc>)
 8007426:	4290      	cmp	r0, r2
 8007428:	d101      	bne.n	800742e <TIM_Base_SetConfig+0xda>
    TIMx->RCR = Structure->RepetitionCounter;
 800742a:	690a      	ldr	r2, [r1, #16]
 800742c:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800742e:	6802      	ldr	r2, [r0, #0]
 8007430:	f042 0204 	orr.w	r2, r2, #4
 8007434:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8007436:	2201      	movs	r2, #1
 8007438:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 800743a:	6003      	str	r3, [r0, #0]
}
 800743c:	bc70      	pop	{r4, r5, r6}
 800743e:	4770      	bx	lr
 8007440:	40010000 	.word	0x40010000
 8007444:	40000800 	.word	0x40000800
 8007448:	40000400 	.word	0x40000400
 800744c:	40014400 	.word	0x40014400
 8007450:	40014800 	.word	0x40014800
 8007454:	40010400 	.word	0x40010400

08007458 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007458:	b360      	cbz	r0, 80074b4 <HAL_TIM_PWM_Init+0x5c>
{
 800745a:	b510      	push	{r4, lr}
 800745c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800745e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007462:	b313      	cbz	r3, 80074aa <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007464:	2302      	movs	r3, #2
 8007466:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800746a:	4621      	mov	r1, r4
 800746c:	f851 0b04 	ldr.w	r0, [r1], #4
 8007470:	f7ff ff70 	bl	8007354 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007474:	2301      	movs	r3, #1
 8007476:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800747a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800747e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007482:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007486:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800748a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800748e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007492:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8007496:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800749a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800749e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80074a2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80074a6:	2000      	movs	r0, #0
}
 80074a8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80074aa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80074ae:	f7fc fba1 	bl	8003bf4 <HAL_TIM_PWM_MspInit>
 80074b2:	e7d7      	b.n	8007464 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80074b4:	2001      	movs	r0, #1
}
 80074b6:	4770      	bx	lr

080074b8 <TIM_OC2_SetConfig>:
{
 80074b8:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 80074ba:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074bc:	6a02      	ldr	r2, [r0, #32]
 80074be:	f022 0210 	bic.w	r2, r2, #16
 80074c2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80074c4:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80074c6:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80074c8:	4e1a      	ldr	r6, [pc, #104]	@ (8007534 <TIM_OC2_SetConfig+0x7c>)
 80074ca:	4026      	ands	r6, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074cc:	680c      	ldr	r4, [r1, #0]
 80074ce:	ea46 2604 	orr.w	r6, r6, r4, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80074d2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80074d6:	688a      	ldr	r2, [r1, #8]
 80074d8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80074dc:	4a16      	ldr	r2, [pc, #88]	@ (8007538 <TIM_OC2_SetConfig+0x80>)
 80074de:	4c17      	ldr	r4, [pc, #92]	@ (800753c <TIM_OC2_SetConfig+0x84>)
 80074e0:	42a0      	cmp	r0, r4
 80074e2:	bf18      	it	ne
 80074e4:	4290      	cmpne	r0, r2
 80074e6:	bf0c      	ite	eq
 80074e8:	2201      	moveq	r2, #1
 80074ea:	2200      	movne	r2, #0
 80074ec:	d106      	bne.n	80074fc <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 80074ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80074f2:	68cc      	ldr	r4, [r1, #12]
 80074f4:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80074f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074fc:	b95a      	cbnz	r2, 8007516 <TIM_OC2_SetConfig+0x5e>
 80074fe:	4a10      	ldr	r2, [pc, #64]	@ (8007540 <TIM_OC2_SetConfig+0x88>)
 8007500:	4290      	cmp	r0, r2
 8007502:	bf14      	ite	ne
 8007504:	2200      	movne	r2, #0
 8007506:	2201      	moveq	r2, #1
 8007508:	4c0e      	ldr	r4, [pc, #56]	@ (8007544 <TIM_OC2_SetConfig+0x8c>)
 800750a:	42a0      	cmp	r0, r4
 800750c:	d003      	beq.n	8007516 <TIM_OC2_SetConfig+0x5e>
 800750e:	b912      	cbnz	r2, 8007516 <TIM_OC2_SetConfig+0x5e>
 8007510:	4a0d      	ldr	r2, [pc, #52]	@ (8007548 <TIM_OC2_SetConfig+0x90>)
 8007512:	4290      	cmp	r0, r2
 8007514:	d107      	bne.n	8007526 <TIM_OC2_SetConfig+0x6e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007516:	f425 6c40 	bic.w	ip, r5, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800751a:	694a      	ldr	r2, [r1, #20]
 800751c:	ea4c 0c82 	orr.w	ip, ip, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007520:	698a      	ldr	r2, [r1, #24]
 8007522:	ea4c 0582 	orr.w	r5, ip, r2, lsl #2
  TIMx->CR2 = tmpcr2;
 8007526:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007528:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800752a:	684a      	ldr	r2, [r1, #4]
 800752c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800752e:	6203      	str	r3, [r0, #32]
}
 8007530:	bc70      	pop	{r4, r5, r6}
 8007532:	4770      	bx	lr
 8007534:	feff8cff 	.word	0xfeff8cff
 8007538:	40010000 	.word	0x40010000
 800753c:	40010400 	.word	0x40010400
 8007540:	40014400 	.word	0x40014400
 8007544:	40014000 	.word	0x40014000
 8007548:	40014800 	.word	0x40014800

0800754c <HAL_TIM_PWM_ConfigChannel>:
{
 800754c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800754e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007552:	2b01      	cmp	r3, #1
 8007554:	f000 8095 	beq.w	8007682 <HAL_TIM_PWM_ConfigChannel+0x136>
 8007558:	4604      	mov	r4, r0
 800755a:	460d      	mov	r5, r1
 800755c:	2301      	movs	r3, #1
 800755e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8007562:	2a14      	cmp	r2, #20
 8007564:	f200 8088 	bhi.w	8007678 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8007568:	e8df f002 	tbb	[pc, r2]
 800756c:	8686860b 	.word	0x8686860b
 8007570:	8686861f 	.word	0x8686861f
 8007574:	86868634 	.word	0x86868634
 8007578:	86868648 	.word	0x86868648
 800757c:	8686865d 	.word	0x8686865d
 8007580:	71          	.byte	0x71
 8007581:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007582:	6800      	ldr	r0, [r0, #0]
 8007584:	f7ff fd9c 	bl	80070c0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007588:	6822      	ldr	r2, [r4, #0]
 800758a:	6993      	ldr	r3, [r2, #24]
 800758c:	f043 0308 	orr.w	r3, r3, #8
 8007590:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007592:	6822      	ldr	r2, [r4, #0]
 8007594:	6993      	ldr	r3, [r2, #24]
 8007596:	f023 0304 	bic.w	r3, r3, #4
 800759a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800759c:	6822      	ldr	r2, [r4, #0]
 800759e:	6993      	ldr	r3, [r2, #24]
 80075a0:	6929      	ldr	r1, [r5, #16]
 80075a2:	430b      	orrs	r3, r1
 80075a4:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80075a6:	2000      	movs	r0, #0
      break;
 80075a8:	e067      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075aa:	6800      	ldr	r0, [r0, #0]
 80075ac:	f7ff ff84 	bl	80074b8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075b0:	6822      	ldr	r2, [r4, #0]
 80075b2:	6993      	ldr	r3, [r2, #24]
 80075b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80075b8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80075ba:	6822      	ldr	r2, [r4, #0]
 80075bc:	6993      	ldr	r3, [r2, #24]
 80075be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80075c2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075c4:	6822      	ldr	r2, [r4, #0]
 80075c6:	6993      	ldr	r3, [r2, #24]
 80075c8:	6929      	ldr	r1, [r5, #16]
 80075ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80075ce:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80075d0:	2000      	movs	r0, #0
      break;
 80075d2:	e052      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075d4:	6800      	ldr	r0, [r0, #0]
 80075d6:	f7ff fdc5 	bl	8007164 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80075da:	6822      	ldr	r2, [r4, #0]
 80075dc:	69d3      	ldr	r3, [r2, #28]
 80075de:	f043 0308 	orr.w	r3, r3, #8
 80075e2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80075e4:	6822      	ldr	r2, [r4, #0]
 80075e6:	69d3      	ldr	r3, [r2, #28]
 80075e8:	f023 0304 	bic.w	r3, r3, #4
 80075ec:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075ee:	6822      	ldr	r2, [r4, #0]
 80075f0:	69d3      	ldr	r3, [r2, #28]
 80075f2:	6929      	ldr	r1, [r5, #16]
 80075f4:	430b      	orrs	r3, r1
 80075f6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80075f8:	2000      	movs	r0, #0
      break;
 80075fa:	e03e      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075fc:	6800      	ldr	r0, [r0, #0]
 80075fe:	f7ff fdfb 	bl	80071f8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007602:	6822      	ldr	r2, [r4, #0]
 8007604:	69d3      	ldr	r3, [r2, #28]
 8007606:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800760a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800760c:	6822      	ldr	r2, [r4, #0]
 800760e:	69d3      	ldr	r3, [r2, #28]
 8007610:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007614:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007616:	6822      	ldr	r2, [r4, #0]
 8007618:	69d3      	ldr	r3, [r2, #28]
 800761a:	6929      	ldr	r1, [r5, #16]
 800761c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007620:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8007622:	2000      	movs	r0, #0
      break;
 8007624:	e029      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007626:	6800      	ldr	r0, [r0, #0]
 8007628:	f7ff fe20 	bl	800726c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800762c:	6822      	ldr	r2, [r4, #0]
 800762e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007630:	f043 0308 	orr.w	r3, r3, #8
 8007634:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007636:	6822      	ldr	r2, [r4, #0]
 8007638:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800763a:	f023 0304 	bic.w	r3, r3, #4
 800763e:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007640:	6822      	ldr	r2, [r4, #0]
 8007642:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007644:	6929      	ldr	r1, [r5, #16]
 8007646:	430b      	orrs	r3, r1
 8007648:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800764a:	2000      	movs	r0, #0
      break;
 800764c:	e015      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800764e:	6800      	ldr	r0, [r0, #0]
 8007650:	f7ff fe46 	bl	80072e0 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007654:	6822      	ldr	r2, [r4, #0]
 8007656:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007658:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800765c:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800765e:	6822      	ldr	r2, [r4, #0]
 8007660:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007662:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007666:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007668:	6822      	ldr	r2, [r4, #0]
 800766a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800766c:	6929      	ldr	r1, [r5, #16]
 800766e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007672:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8007674:	2000      	movs	r0, #0
      break;
 8007676:	e000      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8007678:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800767a:	2300      	movs	r3, #0
 800767c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8007680:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8007682:	2002      	movs	r0, #2
 8007684:	e7fc      	b.n	8007680 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

08007688 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007688:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800768c:	2a01      	cmp	r2, #1
 800768e:	d045      	beq.n	800771c <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8007690:	b470      	push	{r4, r5, r6}
 8007692:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8007694:	2201      	movs	r2, #1
 8007696:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800769a:	2202      	movs	r2, #2
 800769c:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076a0:	6802      	ldr	r2, [r0, #0]
 80076a2:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076a4:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80076a6:	4e1e      	ldr	r6, [pc, #120]	@ (8007720 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80076a8:	4d1e      	ldr	r5, [pc, #120]	@ (8007724 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80076aa:	42aa      	cmp	r2, r5
 80076ac:	bf18      	it	ne
 80076ae:	42b2      	cmpne	r2, r6
 80076b0:	d103      	bne.n	80076ba <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80076b2:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80076b6:	684d      	ldr	r5, [r1, #4]
 80076b8:	4328      	orrs	r0, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80076ba:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076be:	680d      	ldr	r5, [r1, #0]
 80076c0:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80076c2:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	4816      	ldr	r0, [pc, #88]	@ (8007720 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80076c8:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80076cc:	bf18      	it	ne
 80076ce:	4282      	cmpne	r2, r0
 80076d0:	d017      	beq.n	8007702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80076d2:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 80076d6:	4282      	cmp	r2, r0
 80076d8:	d013      	beq.n	8007702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80076da:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80076de:	4282      	cmp	r2, r0
 80076e0:	d00f      	beq.n	8007702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80076e2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80076e6:	4282      	cmp	r2, r0
 80076e8:	d00b      	beq.n	8007702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80076ea:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 80076ee:	4282      	cmp	r2, r0
 80076f0:	d007      	beq.n	8007702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80076f2:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 80076f6:	4282      	cmp	r2, r0
 80076f8:	d003      	beq.n	8007702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80076fa:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 80076fe:	4282      	cmp	r2, r0
 8007700:	d104      	bne.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007702:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007706:	6889      	ldr	r1, [r1, #8]
 8007708:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800770a:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800770c:	2201      	movs	r2, #1
 800770e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007712:	2000      	movs	r0, #0
 8007714:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8007718:	bc70      	pop	{r4, r5, r6}
 800771a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800771c:	2002      	movs	r0, #2
}
 800771e:	4770      	bx	lr
 8007720:	40010000 	.word	0x40010000
 8007724:	40010400 	.word	0x40010400

08007728 <HAL_TIMEx_ConfigBreakDeadTime>:
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8007728:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800772c:	2b01      	cmp	r3, #1
 800772e:	d03c      	beq.n	80077aa <HAL_TIMEx_ConfigBreakDeadTime+0x82>
{
 8007730:	b430      	push	{r4, r5}
 8007732:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8007734:	2301      	movs	r3, #1
 8007736:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800773a:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800773c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007740:	6888      	ldr	r0, [r1, #8]
 8007742:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007744:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007748:	6848      	ldr	r0, [r1, #4]
 800774a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800774c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007750:	6808      	ldr	r0, [r1, #0]
 8007752:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007754:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007758:	6908      	ldr	r0, [r1, #16]
 800775a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800775c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007760:	6948      	ldr	r0, [r1, #20]
 8007762:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007764:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007768:	6a88      	ldr	r0, [r1, #40]	@ 0x28
 800776a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800776c:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8007770:	6988      	ldr	r0, [r1, #24]
 8007772:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007776:	6810      	ldr	r0, [r2, #0]
 8007778:	4d0d      	ldr	r5, [pc, #52]	@ (80077b0 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 800777a:	4c0e      	ldr	r4, [pc, #56]	@ (80077b4 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 800777c:	42a0      	cmp	r0, r4
 800777e:	bf18      	it	ne
 8007780:	42a8      	cmpne	r0, r5
 8007782:	d10c      	bne.n	800779e <HAL_TIMEx_ConfigBreakDeadTime+0x76>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007784:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007788:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800778a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800778e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007792:	69cc      	ldr	r4, [r1, #28]
 8007794:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007796:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800779a:	6a09      	ldr	r1, [r1, #32]
 800779c:	430b      	orrs	r3, r1
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800779e:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80077a0:	2000      	movs	r0, #0
 80077a2:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 80077a6:	bc30      	pop	{r4, r5}
 80077a8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80077aa:	2002      	movs	r0, #2
}
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	40010000 	.word	0x40010000
 80077b4:	40010400 	.word	0x40010400

080077b8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077b8:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	e852 3f00 	ldrex	r3, [r2]
 80077be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c2:	e842 3100 	strex	r1, r3, [r2]
 80077c6:	2900      	cmp	r1, #0
 80077c8:	d1f6      	bne.n	80077b8 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077ca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077cc:	f102 0308 	add.w	r3, r2, #8
 80077d0:	e853 1f00 	ldrex	r1, [r3]
 80077d4:	4b0d      	ldr	r3, [pc, #52]	@ (800780c <UART_EndRxTransfer+0x54>)
 80077d6:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d8:	3208      	adds	r2, #8
 80077da:	e842 3100 	strex	r1, r3, [r2]
 80077de:	2900      	cmp	r1, #0
 80077e0:	d1f3      	bne.n	80077ca <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077e2:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d006      	beq.n	80077f6 <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077e8:	2320      	movs	r3, #32
 80077ea:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ee:	2300      	movs	r3, #0
 80077f0:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077f2:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80077f4:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077f6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f8:	e852 3f00 	ldrex	r3, [r2]
 80077fc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007800:	e842 3100 	strex	r1, r3, [r2]
 8007804:	2900      	cmp	r1, #0
 8007806:	d1f6      	bne.n	80077f6 <UART_EndRxTransfer+0x3e>
 8007808:	e7ee      	b.n	80077e8 <UART_EndRxTransfer+0x30>
 800780a:	bf00      	nop
 800780c:	effffffe 	.word	0xeffffffe

08007810 <UART_SetConfig>:
{
 8007810:	b570      	push	{r4, r5, r6, lr}
 8007812:	b086      	sub	sp, #24
 8007814:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007816:	6883      	ldr	r3, [r0, #8]
 8007818:	6902      	ldr	r2, [r0, #16]
 800781a:	4313      	orrs	r3, r2
 800781c:	6942      	ldr	r2, [r0, #20]
 800781e:	4313      	orrs	r3, r2
 8007820:	69c2      	ldr	r2, [r0, #28]
 8007822:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007824:	6801      	ldr	r1, [r0, #0]
 8007826:	6808      	ldr	r0, [r1, #0]
 8007828:	4a88      	ldr	r2, [pc, #544]	@ (8007a4c <UART_SetConfig+0x23c>)
 800782a:	4002      	ands	r2, r0
 800782c:	431a      	orrs	r2, r3
 800782e:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007830:	6822      	ldr	r2, [r4, #0]
 8007832:	6853      	ldr	r3, [r2, #4]
 8007834:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007838:	68e1      	ldr	r1, [r4, #12]
 800783a:	430b      	orrs	r3, r1
 800783c:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800783e:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007840:	6822      	ldr	r2, [r4, #0]
 8007842:	4b83      	ldr	r3, [pc, #524]	@ (8007a50 <UART_SetConfig+0x240>)
 8007844:	429a      	cmp	r2, r3
 8007846:	d001      	beq.n	800784c <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8007848:	6a23      	ldr	r3, [r4, #32]
 800784a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800784c:	6890      	ldr	r0, [r2, #8]
 800784e:	4b81      	ldr	r3, [pc, #516]	@ (8007a54 <UART_SetConfig+0x244>)
 8007850:	4003      	ands	r3, r0
 8007852:	430b      	orrs	r3, r1
 8007854:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007856:	6822      	ldr	r2, [r4, #0]
 8007858:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800785a:	f023 030f 	bic.w	r3, r3, #15
 800785e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007860:	430b      	orrs	r3, r1
 8007862:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	4a7c      	ldr	r2, [pc, #496]	@ (8007a58 <UART_SetConfig+0x248>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d021      	beq.n	80078b0 <UART_SetConfig+0xa0>
 800786c:	4a7b      	ldr	r2, [pc, #492]	@ (8007a5c <UART_SetConfig+0x24c>)
 800786e:	4293      	cmp	r3, r2
 8007870:	f000 808c 	beq.w	800798c <UART_SetConfig+0x17c>
 8007874:	4a7a      	ldr	r2, [pc, #488]	@ (8007a60 <UART_SetConfig+0x250>)
 8007876:	4293      	cmp	r3, r2
 8007878:	f000 80a2 	beq.w	80079c0 <UART_SetConfig+0x1b0>
 800787c:	4a79      	ldr	r2, [pc, #484]	@ (8007a64 <UART_SetConfig+0x254>)
 800787e:	4293      	cmp	r3, r2
 8007880:	f000 80b5 	beq.w	80079ee <UART_SetConfig+0x1de>
 8007884:	4a78      	ldr	r2, [pc, #480]	@ (8007a68 <UART_SetConfig+0x258>)
 8007886:	4293      	cmp	r3, r2
 8007888:	f000 80c8 	beq.w	8007a1c <UART_SetConfig+0x20c>
 800788c:	4a77      	ldr	r2, [pc, #476]	@ (8007a6c <UART_SetConfig+0x25c>)
 800788e:	4293      	cmp	r3, r2
 8007890:	f000 80f4 	beq.w	8007a7c <UART_SetConfig+0x26c>
 8007894:	4a76      	ldr	r2, [pc, #472]	@ (8007a70 <UART_SetConfig+0x260>)
 8007896:	4293      	cmp	r3, r2
 8007898:	f000 8119 	beq.w	8007ace <UART_SetConfig+0x2be>
 800789c:	4a75      	ldr	r2, [pc, #468]	@ (8007a74 <UART_SetConfig+0x264>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	f000 812c 	beq.w	8007afc <UART_SetConfig+0x2ec>
 80078a4:	4a6a      	ldr	r2, [pc, #424]	@ (8007a50 <UART_SetConfig+0x240>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	f000 813f 	beq.w	8007b2a <UART_SetConfig+0x31a>
 80078ac:	2280      	movs	r2, #128	@ 0x80
 80078ae:	e03b      	b.n	8007928 <UART_SetConfig+0x118>
 80078b0:	4a71      	ldr	r2, [pc, #452]	@ (8007a78 <UART_SetConfig+0x268>)
 80078b2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80078b4:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 80078b8:	2a28      	cmp	r2, #40	@ 0x28
 80078ba:	d834      	bhi.n	8007926 <UART_SetConfig+0x116>
 80078bc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80078c0:	00330029 	.word	0x00330029
 80078c4:	00330033 	.word	0x00330033
 80078c8:	00330033 	.word	0x00330033
 80078cc:	00330033 	.word	0x00330033
 80078d0:	0033014d 	.word	0x0033014d
 80078d4:	00330033 	.word	0x00330033
 80078d8:	00330033 	.word	0x00330033
 80078dc:	00330033 	.word	0x00330033
 80078e0:	0033002b 	.word	0x0033002b
 80078e4:	00330033 	.word	0x00330033
 80078e8:	00330033 	.word	0x00330033
 80078ec:	00330033 	.word	0x00330033
 80078f0:	0033002d 	.word	0x0033002d
 80078f4:	00330033 	.word	0x00330033
 80078f8:	00330033 	.word	0x00330033
 80078fc:	00330033 	.word	0x00330033
 8007900:	0033002f 	.word	0x0033002f
 8007904:	00330033 	.word	0x00330033
 8007908:	00330033 	.word	0x00330033
 800790c:	00330033 	.word	0x00330033
 8007910:	0031      	.short	0x0031
 8007912:	2201      	movs	r2, #1
 8007914:	e008      	b.n	8007928 <UART_SetConfig+0x118>
 8007916:	2208      	movs	r2, #8
 8007918:	e006      	b.n	8007928 <UART_SetConfig+0x118>
 800791a:	2210      	movs	r2, #16
 800791c:	e004      	b.n	8007928 <UART_SetConfig+0x118>
 800791e:	2220      	movs	r2, #32
 8007920:	e002      	b.n	8007928 <UART_SetConfig+0x118>
 8007922:	2240      	movs	r2, #64	@ 0x40
 8007924:	e000      	b.n	8007928 <UART_SetConfig+0x118>
 8007926:	2280      	movs	r2, #128	@ 0x80
  if (UART_INSTANCE_LOWPOWER(huart))
 8007928:	4949      	ldr	r1, [pc, #292]	@ (8007a50 <UART_SetConfig+0x240>)
 800792a:	428b      	cmp	r3, r1
 800792c:	f000 8127 	beq.w	8007b7e <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007930:	69e0      	ldr	r0, [r4, #28]
 8007932:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007936:	f000 81a7 	beq.w	8007c88 <UART_SetConfig+0x478>
    switch (clocksource)
 800793a:	2a20      	cmp	r2, #32
 800793c:	f200 81ff 	bhi.w	8007d3e <UART_SetConfig+0x52e>
 8007940:	2a20      	cmp	r2, #32
 8007942:	f200 8249 	bhi.w	8007dd8 <UART_SetConfig+0x5c8>
 8007946:	e8df f012 	tbh	[pc, r2, lsl #1]
 800794a:	0216      	.short	0x0216
 800794c:	0247021c 	.word	0x0247021c
 8007950:	021f0247 	.word	0x021f0247
 8007954:	02470247 	.word	0x02470247
 8007958:	02240247 	.word	0x02240247
 800795c:	02470247 	.word	0x02470247
 8007960:	02470247 	.word	0x02470247
 8007964:	02470247 	.word	0x02470247
 8007968:	02290247 	.word	0x02290247
 800796c:	02470247 	.word	0x02470247
 8007970:	02470247 	.word	0x02470247
 8007974:	02470247 	.word	0x02470247
 8007978:	02470247 	.word	0x02470247
 800797c:	02470247 	.word	0x02470247
 8007980:	02470247 	.word	0x02470247
 8007984:	02470247 	.word	0x02470247
 8007988:	02350247 	.word	0x02350247
  UART_GETCLOCKSOURCE(huart, clocksource);
 800798c:	4a3a      	ldr	r2, [pc, #232]	@ (8007a78 <UART_SetConfig+0x268>)
 800798e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007990:	f002 0207 	and.w	r2, r2, #7
 8007994:	2a05      	cmp	r2, #5
 8007996:	d811      	bhi.n	80079bc <UART_SetConfig+0x1ac>
 8007998:	e8df f012 	tbh	[pc, r2, lsl #1]
 800799c:	00e10006 	.word	0x00e10006
 80079a0:	000a0008 	.word	0x000a0008
 80079a4:	000e000c 	.word	0x000e000c
 80079a8:	2200      	movs	r2, #0
 80079aa:	e7bd      	b.n	8007928 <UART_SetConfig+0x118>
 80079ac:	2208      	movs	r2, #8
 80079ae:	e7bb      	b.n	8007928 <UART_SetConfig+0x118>
 80079b0:	2210      	movs	r2, #16
 80079b2:	e7b9      	b.n	8007928 <UART_SetConfig+0x118>
 80079b4:	2220      	movs	r2, #32
 80079b6:	e7b7      	b.n	8007928 <UART_SetConfig+0x118>
 80079b8:	2240      	movs	r2, #64	@ 0x40
 80079ba:	e7b5      	b.n	8007928 <UART_SetConfig+0x118>
 80079bc:	2280      	movs	r2, #128	@ 0x80
 80079be:	e7b3      	b.n	8007928 <UART_SetConfig+0x118>
 80079c0:	4a2d      	ldr	r2, [pc, #180]	@ (8007a78 <UART_SetConfig+0x268>)
 80079c2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80079c4:	f002 0207 	and.w	r2, r2, #7
 80079c8:	2a05      	cmp	r2, #5
 80079ca:	d80e      	bhi.n	80079ea <UART_SetConfig+0x1da>
 80079cc:	e8df f002 	tbb	[pc, r2]
 80079d0:	0705c903 	.word	0x0705c903
 80079d4:	0b09      	.short	0x0b09
 80079d6:	2200      	movs	r2, #0
 80079d8:	e7a6      	b.n	8007928 <UART_SetConfig+0x118>
 80079da:	2208      	movs	r2, #8
 80079dc:	e7a4      	b.n	8007928 <UART_SetConfig+0x118>
 80079de:	2210      	movs	r2, #16
 80079e0:	e7a2      	b.n	8007928 <UART_SetConfig+0x118>
 80079e2:	2220      	movs	r2, #32
 80079e4:	e7a0      	b.n	8007928 <UART_SetConfig+0x118>
 80079e6:	2240      	movs	r2, #64	@ 0x40
 80079e8:	e79e      	b.n	8007928 <UART_SetConfig+0x118>
 80079ea:	2280      	movs	r2, #128	@ 0x80
 80079ec:	e79c      	b.n	8007928 <UART_SetConfig+0x118>
 80079ee:	4a22      	ldr	r2, [pc, #136]	@ (8007a78 <UART_SetConfig+0x268>)
 80079f0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80079f2:	f002 0207 	and.w	r2, r2, #7
 80079f6:	2a05      	cmp	r2, #5
 80079f8:	d80e      	bhi.n	8007a18 <UART_SetConfig+0x208>
 80079fa:	e8df f002 	tbb	[pc, r2]
 80079fe:	b403      	.short	0xb403
 8007a00:	0b090705 	.word	0x0b090705
 8007a04:	2200      	movs	r2, #0
 8007a06:	e78f      	b.n	8007928 <UART_SetConfig+0x118>
 8007a08:	2208      	movs	r2, #8
 8007a0a:	e78d      	b.n	8007928 <UART_SetConfig+0x118>
 8007a0c:	2210      	movs	r2, #16
 8007a0e:	e78b      	b.n	8007928 <UART_SetConfig+0x118>
 8007a10:	2220      	movs	r2, #32
 8007a12:	e789      	b.n	8007928 <UART_SetConfig+0x118>
 8007a14:	2240      	movs	r2, #64	@ 0x40
 8007a16:	e787      	b.n	8007928 <UART_SetConfig+0x118>
 8007a18:	2280      	movs	r2, #128	@ 0x80
 8007a1a:	e785      	b.n	8007928 <UART_SetConfig+0x118>
 8007a1c:	4a16      	ldr	r2, [pc, #88]	@ (8007a78 <UART_SetConfig+0x268>)
 8007a1e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007a20:	f002 0207 	and.w	r2, r2, #7
 8007a24:	2a05      	cmp	r2, #5
 8007a26:	d80e      	bhi.n	8007a46 <UART_SetConfig+0x236>
 8007a28:	e8df f002 	tbb	[pc, r2]
 8007a2c:	07059f03 	.word	0x07059f03
 8007a30:	0b09      	.short	0x0b09
 8007a32:	2200      	movs	r2, #0
 8007a34:	e778      	b.n	8007928 <UART_SetConfig+0x118>
 8007a36:	2208      	movs	r2, #8
 8007a38:	e776      	b.n	8007928 <UART_SetConfig+0x118>
 8007a3a:	2210      	movs	r2, #16
 8007a3c:	e774      	b.n	8007928 <UART_SetConfig+0x118>
 8007a3e:	2220      	movs	r2, #32
 8007a40:	e772      	b.n	8007928 <UART_SetConfig+0x118>
 8007a42:	2240      	movs	r2, #64	@ 0x40
 8007a44:	e770      	b.n	8007928 <UART_SetConfig+0x118>
 8007a46:	2280      	movs	r2, #128	@ 0x80
 8007a48:	e76e      	b.n	8007928 <UART_SetConfig+0x118>
 8007a4a:	bf00      	nop
 8007a4c:	cfff69f3 	.word	0xcfff69f3
 8007a50:	58000c00 	.word	0x58000c00
 8007a54:	11fff4ff 	.word	0x11fff4ff
 8007a58:	40011000 	.word	0x40011000
 8007a5c:	40004400 	.word	0x40004400
 8007a60:	40004800 	.word	0x40004800
 8007a64:	40004c00 	.word	0x40004c00
 8007a68:	40005000 	.word	0x40005000
 8007a6c:	40011400 	.word	0x40011400
 8007a70:	40007800 	.word	0x40007800
 8007a74:	40007c00 	.word	0x40007c00
 8007a78:	58024400 	.word	0x58024400
 8007a7c:	4a7d      	ldr	r2, [pc, #500]	@ (8007c74 <UART_SetConfig+0x464>)
 8007a7e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007a80:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8007a84:	2a28      	cmp	r2, #40	@ 0x28
 8007a86:	d820      	bhi.n	8007aca <UART_SetConfig+0x2ba>
 8007a88:	e8df f002 	tbb	[pc, r2]
 8007a8c:	1f1f1f15 	.word	0x1f1f1f15
 8007a90:	1f1f1f1f 	.word	0x1f1f1f1f
 8007a94:	1f1f1f71 	.word	0x1f1f1f71
 8007a98:	1f1f1f1f 	.word	0x1f1f1f1f
 8007a9c:	1f1f1f17 	.word	0x1f1f1f17
 8007aa0:	1f1f1f1f 	.word	0x1f1f1f1f
 8007aa4:	1f1f1f19 	.word	0x1f1f1f19
 8007aa8:	1f1f1f1f 	.word	0x1f1f1f1f
 8007aac:	1f1f1f1b 	.word	0x1f1f1f1b
 8007ab0:	1f1f1f1f 	.word	0x1f1f1f1f
 8007ab4:	1d          	.byte	0x1d
 8007ab5:	00          	.byte	0x00
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	e736      	b.n	8007928 <UART_SetConfig+0x118>
 8007aba:	2208      	movs	r2, #8
 8007abc:	e734      	b.n	8007928 <UART_SetConfig+0x118>
 8007abe:	2210      	movs	r2, #16
 8007ac0:	e732      	b.n	8007928 <UART_SetConfig+0x118>
 8007ac2:	2220      	movs	r2, #32
 8007ac4:	e730      	b.n	8007928 <UART_SetConfig+0x118>
 8007ac6:	2240      	movs	r2, #64	@ 0x40
 8007ac8:	e72e      	b.n	8007928 <UART_SetConfig+0x118>
 8007aca:	2280      	movs	r2, #128	@ 0x80
 8007acc:	e72c      	b.n	8007928 <UART_SetConfig+0x118>
 8007ace:	4a69      	ldr	r2, [pc, #420]	@ (8007c74 <UART_SetConfig+0x464>)
 8007ad0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007ad2:	f002 0207 	and.w	r2, r2, #7
 8007ad6:	2a05      	cmp	r2, #5
 8007ad8:	d80e      	bhi.n	8007af8 <UART_SetConfig+0x2e8>
 8007ada:	e8df f002 	tbb	[pc, r2]
 8007ade:	4a03      	.short	0x4a03
 8007ae0:	0b090705 	.word	0x0b090705
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	e71f      	b.n	8007928 <UART_SetConfig+0x118>
 8007ae8:	2208      	movs	r2, #8
 8007aea:	e71d      	b.n	8007928 <UART_SetConfig+0x118>
 8007aec:	2210      	movs	r2, #16
 8007aee:	e71b      	b.n	8007928 <UART_SetConfig+0x118>
 8007af0:	2220      	movs	r2, #32
 8007af2:	e719      	b.n	8007928 <UART_SetConfig+0x118>
 8007af4:	2240      	movs	r2, #64	@ 0x40
 8007af6:	e717      	b.n	8007928 <UART_SetConfig+0x118>
 8007af8:	2280      	movs	r2, #128	@ 0x80
 8007afa:	e715      	b.n	8007928 <UART_SetConfig+0x118>
 8007afc:	4a5d      	ldr	r2, [pc, #372]	@ (8007c74 <UART_SetConfig+0x464>)
 8007afe:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007b00:	f002 0207 	and.w	r2, r2, #7
 8007b04:	2a05      	cmp	r2, #5
 8007b06:	d80e      	bhi.n	8007b26 <UART_SetConfig+0x316>
 8007b08:	e8df f002 	tbb	[pc, r2]
 8007b0c:	07053503 	.word	0x07053503
 8007b10:	0b09      	.short	0x0b09
 8007b12:	2200      	movs	r2, #0
 8007b14:	e708      	b.n	8007928 <UART_SetConfig+0x118>
 8007b16:	2208      	movs	r2, #8
 8007b18:	e706      	b.n	8007928 <UART_SetConfig+0x118>
 8007b1a:	2210      	movs	r2, #16
 8007b1c:	e704      	b.n	8007928 <UART_SetConfig+0x118>
 8007b1e:	2220      	movs	r2, #32
 8007b20:	e702      	b.n	8007928 <UART_SetConfig+0x118>
 8007b22:	2240      	movs	r2, #64	@ 0x40
 8007b24:	e700      	b.n	8007928 <UART_SetConfig+0x118>
 8007b26:	2280      	movs	r2, #128	@ 0x80
 8007b28:	e6fe      	b.n	8007928 <UART_SetConfig+0x118>
 8007b2a:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 8007b2e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007b30:	f002 0207 	and.w	r2, r2, #7
 8007b34:	2a05      	cmp	r2, #5
 8007b36:	d80e      	bhi.n	8007b56 <UART_SetConfig+0x346>
 8007b38:	e8df f002 	tbb	[pc, r2]
 8007b3c:	07051f03 	.word	0x07051f03
 8007b40:	0b09      	.short	0x0b09
 8007b42:	2202      	movs	r2, #2
 8007b44:	e6f0      	b.n	8007928 <UART_SetConfig+0x118>
 8007b46:	2208      	movs	r2, #8
 8007b48:	e6ee      	b.n	8007928 <UART_SetConfig+0x118>
 8007b4a:	2210      	movs	r2, #16
 8007b4c:	e6ec      	b.n	8007928 <UART_SetConfig+0x118>
 8007b4e:	2220      	movs	r2, #32
 8007b50:	e6ea      	b.n	8007928 <UART_SetConfig+0x118>
 8007b52:	2240      	movs	r2, #64	@ 0x40
 8007b54:	e6e8      	b.n	8007928 <UART_SetConfig+0x118>
 8007b56:	2280      	movs	r2, #128	@ 0x80
 8007b58:	e6e6      	b.n	8007928 <UART_SetConfig+0x118>
 8007b5a:	2204      	movs	r2, #4
 8007b5c:	e6e4      	b.n	8007928 <UART_SetConfig+0x118>
 8007b5e:	2204      	movs	r2, #4
 8007b60:	e6e2      	b.n	8007928 <UART_SetConfig+0x118>
 8007b62:	2204      	movs	r2, #4
 8007b64:	e6e0      	b.n	8007928 <UART_SetConfig+0x118>
 8007b66:	2204      	movs	r2, #4
 8007b68:	e6de      	b.n	8007928 <UART_SetConfig+0x118>
 8007b6a:	2204      	movs	r2, #4
 8007b6c:	e6dc      	b.n	8007928 <UART_SetConfig+0x118>
 8007b6e:	2204      	movs	r2, #4
 8007b70:	e6da      	b.n	8007928 <UART_SetConfig+0x118>
 8007b72:	2204      	movs	r2, #4
 8007b74:	e6d8      	b.n	8007928 <UART_SetConfig+0x118>
 8007b76:	2204      	movs	r2, #4
 8007b78:	e6d6      	b.n	8007928 <UART_SetConfig+0x118>
 8007b7a:	2204      	movs	r2, #4
 8007b7c:	e6d4      	b.n	8007928 <UART_SetConfig+0x118>
    switch (clocksource)
 8007b7e:	2a20      	cmp	r2, #32
 8007b80:	d827      	bhi.n	8007bd2 <UART_SetConfig+0x3c2>
 8007b82:	2a02      	cmp	r2, #2
 8007b84:	f0c0 811a 	bcc.w	8007dbc <UART_SetConfig+0x5ac>
 8007b88:	3a02      	subs	r2, #2
 8007b8a:	2a1e      	cmp	r2, #30
 8007b8c:	f200 8118 	bhi.w	8007dc0 <UART_SetConfig+0x5b0>
 8007b90:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007b94:	01160050 	.word	0x01160050
 8007b98:	01160056 	.word	0x01160056
 8007b9c:	01160116 	.word	0x01160116
 8007ba0:	0116005b 	.word	0x0116005b
 8007ba4:	01160116 	.word	0x01160116
 8007ba8:	01160116 	.word	0x01160116
 8007bac:	01160116 	.word	0x01160116
 8007bb0:	01160060 	.word	0x01160060
 8007bb4:	01160116 	.word	0x01160116
 8007bb8:	01160116 	.word	0x01160116
 8007bbc:	01160116 	.word	0x01160116
 8007bc0:	01160116 	.word	0x01160116
 8007bc4:	01160116 	.word	0x01160116
 8007bc8:	01160116 	.word	0x01160116
 8007bcc:	01160116 	.word	0x01160116
 8007bd0:	006c      	.short	0x006c
 8007bd2:	2a40      	cmp	r2, #64	@ 0x40
 8007bd4:	d12c      	bne.n	8007c30 <UART_SetConfig+0x420>
        pclk = (uint32_t) LSE_VALUE;
 8007bd6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007bda:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007bdc:	4b26      	ldr	r3, [pc, #152]	@ (8007c78 <UART_SetConfig+0x468>)
 8007bde:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8007be2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007be6:	6865      	ldr	r5, [r4, #4]
 8007be8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8007bec:	4299      	cmp	r1, r3
 8007bee:	f200 80e9 	bhi.w	8007dc4 <UART_SetConfig+0x5b4>
 8007bf2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8007bf6:	f200 80e7 	bhi.w	8007dc8 <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bfa:	2600      	movs	r6, #0
 8007bfc:	4633      	mov	r3, r6
 8007bfe:	4631      	mov	r1, r6
 8007c00:	f7f8 fd62 	bl	80006c8 <__aeabi_uldivmod>
 8007c04:	0209      	lsls	r1, r1, #8
 8007c06:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8007c0a:	0200      	lsls	r0, r0, #8
 8007c0c:	086b      	lsrs	r3, r5, #1
 8007c0e:	18c0      	adds	r0, r0, r3
 8007c10:	462a      	mov	r2, r5
 8007c12:	4633      	mov	r3, r6
 8007c14:	f141 0100 	adc.w	r1, r1, #0
 8007c18:	f7f8 fd56 	bl	80006c8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c1c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8007c20:	4b16      	ldr	r3, [pc, #88]	@ (8007c7c <UART_SetConfig+0x46c>)
 8007c22:	429a      	cmp	r2, r3
 8007c24:	f200 80d2 	bhi.w	8007dcc <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	60d8      	str	r0, [r3, #12]
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	e0d4      	b.n	8007dda <UART_SetConfig+0x5ca>
    switch (clocksource)
 8007c30:	2001      	movs	r0, #1
 8007c32:	e0d2      	b.n	8007dda <UART_SetConfig+0x5ca>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007c34:	f7fe fbce 	bl	80063d4 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	d1ce      	bne.n	8007bda <UART_SetConfig+0x3ca>
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	e0cc      	b.n	8007dda <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c40:	a803      	add	r0, sp, #12
 8007c42:	f7fe fbd9 	bl	80063f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007c46:	9804      	ldr	r0, [sp, #16]
        break;
 8007c48:	e7f6      	b.n	8007c38 <UART_SetConfig+0x428>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c4a:	4668      	mov	r0, sp
 8007c4c:	f7fe fcd4 	bl	80065f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007c50:	9801      	ldr	r0, [sp, #4]
        break;
 8007c52:	e7f1      	b.n	8007c38 <UART_SetConfig+0x428>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c54:	4b07      	ldr	r3, [pc, #28]	@ (8007c74 <UART_SetConfig+0x464>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f013 0f20 	tst.w	r3, #32
 8007c5c:	d008      	beq.n	8007c70 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007c5e:	4b05      	ldr	r3, [pc, #20]	@ (8007c74 <UART_SetConfig+0x464>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007c66:	4806      	ldr	r0, [pc, #24]	@ (8007c80 <UART_SetConfig+0x470>)
 8007c68:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007c6a:	e7b6      	b.n	8007bda <UART_SetConfig+0x3ca>
    switch (clocksource)
 8007c6c:	4805      	ldr	r0, [pc, #20]	@ (8007c84 <UART_SetConfig+0x474>)
 8007c6e:	e7b4      	b.n	8007bda <UART_SetConfig+0x3ca>
          pclk = (uint32_t) HSI_VALUE;
 8007c70:	4803      	ldr	r0, [pc, #12]	@ (8007c80 <UART_SetConfig+0x470>)
 8007c72:	e7b2      	b.n	8007bda <UART_SetConfig+0x3ca>
 8007c74:	58024400 	.word	0x58024400
 8007c78:	0800e340 	.word	0x0800e340
 8007c7c:	000ffcff 	.word	0x000ffcff
 8007c80:	03d09000 	.word	0x03d09000
 8007c84:	003d0900 	.word	0x003d0900
    switch (clocksource)
 8007c88:	2a20      	cmp	r2, #32
 8007c8a:	d815      	bhi.n	8007cb8 <UART_SetConfig+0x4a8>
 8007c8c:	2a20      	cmp	r2, #32
 8007c8e:	f200 809f 	bhi.w	8007dd0 <UART_SetConfig+0x5c0>
 8007c92:	e8df f002 	tbb	[pc, r2]
 8007c96:	3731      	.short	0x3731
 8007c98:	9d3a9d9d 	.word	0x9d3a9d9d
 8007c9c:	9d3f9d9d 	.word	0x9d3f9d9d
 8007ca0:	9d9d9d9d 	.word	0x9d9d9d9d
 8007ca4:	9d449d9d 	.word	0x9d449d9d
 8007ca8:	9d9d9d9d 	.word	0x9d9d9d9d
 8007cac:	9d9d9d9d 	.word	0x9d9d9d9d
 8007cb0:	9d9d9d9d 	.word	0x9d9d9d9d
 8007cb4:	9d9d      	.short	0x9d9d
 8007cb6:	50          	.byte	0x50
 8007cb7:	00          	.byte	0x00
 8007cb8:	2a40      	cmp	r2, #64	@ 0x40
 8007cba:	d11b      	bne.n	8007cf4 <UART_SetConfig+0x4e4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cbc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007cbe:	4b4d      	ldr	r3, [pc, #308]	@ (8007df4 <UART_SetConfig+0x5e4>)
 8007cc0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007cc4:	fbb0 f0f3 	udiv	r0, r0, r3
 8007cc8:	6862      	ldr	r2, [r4, #4]
 8007cca:	0853      	lsrs	r3, r2, #1
 8007ccc:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007cd0:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cd4:	f1a3 0110 	sub.w	r1, r3, #16
 8007cd8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007cdc:	4291      	cmp	r1, r2
 8007cde:	d879      	bhi.n	8007dd4 <UART_SetConfig+0x5c4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ce0:	b29a      	uxth	r2, r3
 8007ce2:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ce6:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007cea:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8007cec:	6822      	ldr	r2, [r4, #0]
 8007cee:	60d3      	str	r3, [r2, #12]
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	e072      	b.n	8007dda <UART_SetConfig+0x5ca>
    switch (clocksource)
 8007cf4:	2001      	movs	r0, #1
 8007cf6:	e070      	b.n	8007dda <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cf8:	f7fd fce4 	bl	80056c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d1dd      	bne.n	8007cbc <UART_SetConfig+0x4ac>
 8007d00:	2000      	movs	r0, #0
 8007d02:	e06a      	b.n	8007dda <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d04:	f7fd fcf0 	bl	80056e8 <HAL_RCC_GetPCLK2Freq>
        break;
 8007d08:	e7f8      	b.n	8007cfc <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d0a:	a803      	add	r0, sp, #12
 8007d0c:	f7fe fb74 	bl	80063f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007d10:	9804      	ldr	r0, [sp, #16]
        break;
 8007d12:	e7f3      	b.n	8007cfc <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d14:	4668      	mov	r0, sp
 8007d16:	f7fe fc6f 	bl	80065f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007d1a:	9801      	ldr	r0, [sp, #4]
        break;
 8007d1c:	e7ee      	b.n	8007cfc <UART_SetConfig+0x4ec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d1e:	4b36      	ldr	r3, [pc, #216]	@ (8007df8 <UART_SetConfig+0x5e8>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f013 0f20 	tst.w	r3, #32
 8007d26:	d008      	beq.n	8007d3a <UART_SetConfig+0x52a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007d28:	4b33      	ldr	r3, [pc, #204]	@ (8007df8 <UART_SetConfig+0x5e8>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007d30:	4832      	ldr	r0, [pc, #200]	@ (8007dfc <UART_SetConfig+0x5ec>)
 8007d32:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007d34:	e7c2      	b.n	8007cbc <UART_SetConfig+0x4ac>
    switch (clocksource)
 8007d36:	4832      	ldr	r0, [pc, #200]	@ (8007e00 <UART_SetConfig+0x5f0>)
 8007d38:	e7c0      	b.n	8007cbc <UART_SetConfig+0x4ac>
          pclk = (uint32_t) HSI_VALUE;
 8007d3a:	4830      	ldr	r0, [pc, #192]	@ (8007dfc <UART_SetConfig+0x5ec>)
 8007d3c:	e7be      	b.n	8007cbc <UART_SetConfig+0x4ac>
    switch (clocksource)
 8007d3e:	2a40      	cmp	r2, #64	@ 0x40
 8007d40:	d117      	bne.n	8007d72 <UART_SetConfig+0x562>
        pclk = (uint32_t) LSE_VALUE;
 8007d42:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d46:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007d48:	4b2a      	ldr	r3, [pc, #168]	@ (8007df4 <UART_SetConfig+0x5e4>)
 8007d4a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007d4e:	fbb0 f0f3 	udiv	r0, r0, r3
 8007d52:	6863      	ldr	r3, [r4, #4]
 8007d54:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007d58:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d5c:	f1a0 0210 	sub.w	r2, r0, #16
 8007d60:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d842      	bhi.n	8007dee <UART_SetConfig+0x5de>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d68:	6823      	ldr	r3, [r4, #0]
 8007d6a:	b280      	uxth	r0, r0
 8007d6c:	60d8      	str	r0, [r3, #12]
 8007d6e:	2000      	movs	r0, #0
 8007d70:	e033      	b.n	8007dda <UART_SetConfig+0x5ca>
    switch (clocksource)
 8007d72:	2001      	movs	r0, #1
 8007d74:	e031      	b.n	8007dda <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d76:	f7fd fca5 	bl	80056c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	d1e3      	bne.n	8007d46 <UART_SetConfig+0x536>
 8007d7e:	2000      	movs	r0, #0
 8007d80:	e02b      	b.n	8007dda <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d82:	f7fd fcb1 	bl	80056e8 <HAL_RCC_GetPCLK2Freq>
        break;
 8007d86:	e7f8      	b.n	8007d7a <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d88:	a803      	add	r0, sp, #12
 8007d8a:	f7fe fb35 	bl	80063f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007d8e:	9804      	ldr	r0, [sp, #16]
        break;
 8007d90:	e7f3      	b.n	8007d7a <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d92:	4668      	mov	r0, sp
 8007d94:	f7fe fc30 	bl	80065f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007d98:	9801      	ldr	r0, [sp, #4]
        break;
 8007d9a:	e7ee      	b.n	8007d7a <UART_SetConfig+0x56a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d9c:	4b16      	ldr	r3, [pc, #88]	@ (8007df8 <UART_SetConfig+0x5e8>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f013 0f20 	tst.w	r3, #32
 8007da4:	d008      	beq.n	8007db8 <UART_SetConfig+0x5a8>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007da6:	4b14      	ldr	r3, [pc, #80]	@ (8007df8 <UART_SetConfig+0x5e8>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007dae:	4813      	ldr	r0, [pc, #76]	@ (8007dfc <UART_SetConfig+0x5ec>)
 8007db0:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007db2:	e7c8      	b.n	8007d46 <UART_SetConfig+0x536>
    switch (clocksource)
 8007db4:	4812      	ldr	r0, [pc, #72]	@ (8007e00 <UART_SetConfig+0x5f0>)
 8007db6:	e7c6      	b.n	8007d46 <UART_SetConfig+0x536>
          pclk = (uint32_t) HSI_VALUE;
 8007db8:	4810      	ldr	r0, [pc, #64]	@ (8007dfc <UART_SetConfig+0x5ec>)
 8007dba:	e7c4      	b.n	8007d46 <UART_SetConfig+0x536>
    switch (clocksource)
 8007dbc:	2001      	movs	r0, #1
 8007dbe:	e00c      	b.n	8007dda <UART_SetConfig+0x5ca>
 8007dc0:	2001      	movs	r0, #1
 8007dc2:	e00a      	b.n	8007dda <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8007dc4:	2001      	movs	r0, #1
 8007dc6:	e008      	b.n	8007dda <UART_SetConfig+0x5ca>
 8007dc8:	2001      	movs	r0, #1
 8007dca:	e006      	b.n	8007dda <UART_SetConfig+0x5ca>
          ret = HAL_ERROR;
 8007dcc:	2001      	movs	r0, #1
 8007dce:	e004      	b.n	8007dda <UART_SetConfig+0x5ca>
    switch (clocksource)
 8007dd0:	2001      	movs	r0, #1
 8007dd2:	e002      	b.n	8007dda <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8007dd4:	2001      	movs	r0, #1
 8007dd6:	e000      	b.n	8007dda <UART_SetConfig+0x5ca>
    switch (clocksource)
 8007dd8:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007de0:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8007de4:	2300      	movs	r3, #0
 8007de6:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8007de8:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8007dea:	b006      	add	sp, #24
 8007dec:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8007dee:	2001      	movs	r0, #1
 8007df0:	e7f3      	b.n	8007dda <UART_SetConfig+0x5ca>
 8007df2:	bf00      	nop
 8007df4:	0800e340 	.word	0x0800e340
 8007df8:	58024400 	.word	0x58024400
 8007dfc:	03d09000 	.word	0x03d09000
 8007e00:	003d0900 	.word	0x003d0900

08007e04 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e04:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007e06:	f013 0f08 	tst.w	r3, #8
 8007e0a:	d006      	beq.n	8007e1a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e0c:	6802      	ldr	r2, [r0, #0]
 8007e0e:	6853      	ldr	r3, [r2, #4]
 8007e10:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007e14:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8007e16:	430b      	orrs	r3, r1
 8007e18:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e1a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007e1c:	f013 0f01 	tst.w	r3, #1
 8007e20:	d006      	beq.n	8007e30 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e22:	6802      	ldr	r2, [r0, #0]
 8007e24:	6853      	ldr	r3, [r2, #4]
 8007e26:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007e2a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007e2c:	430b      	orrs	r3, r1
 8007e2e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e30:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007e32:	f013 0f02 	tst.w	r3, #2
 8007e36:	d006      	beq.n	8007e46 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e38:	6802      	ldr	r2, [r0, #0]
 8007e3a:	6853      	ldr	r3, [r2, #4]
 8007e3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e40:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8007e42:	430b      	orrs	r3, r1
 8007e44:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e46:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007e48:	f013 0f04 	tst.w	r3, #4
 8007e4c:	d006      	beq.n	8007e5c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e4e:	6802      	ldr	r2, [r0, #0]
 8007e50:	6853      	ldr	r3, [r2, #4]
 8007e52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e56:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8007e58:	430b      	orrs	r3, r1
 8007e5a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e5c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007e5e:	f013 0f10 	tst.w	r3, #16
 8007e62:	d006      	beq.n	8007e72 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e64:	6802      	ldr	r2, [r0, #0]
 8007e66:	6893      	ldr	r3, [r2, #8]
 8007e68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e6c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8007e6e:	430b      	orrs	r3, r1
 8007e70:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e72:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007e74:	f013 0f20 	tst.w	r3, #32
 8007e78:	d006      	beq.n	8007e88 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e7a:	6802      	ldr	r2, [r0, #0]
 8007e7c:	6893      	ldr	r3, [r2, #8]
 8007e7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e82:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8007e84:	430b      	orrs	r3, r1
 8007e86:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e88:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007e8a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007e8e:	d00a      	beq.n	8007ea6 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e90:	6802      	ldr	r2, [r0, #0]
 8007e92:	6853      	ldr	r3, [r2, #4]
 8007e94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e98:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8007e9a:	430b      	orrs	r3, r1
 8007e9c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e9e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8007ea0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ea4:	d00b      	beq.n	8007ebe <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ea6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007ea8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007eac:	d006      	beq.n	8007ebc <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eae:	6802      	ldr	r2, [r0, #0]
 8007eb0:	6853      	ldr	r3, [r2, #4]
 8007eb2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8007eb6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8007eb8:	430b      	orrs	r3, r1
 8007eba:	6053      	str	r3, [r2, #4]
}
 8007ebc:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ebe:	6802      	ldr	r2, [r0, #0]
 8007ec0:	6853      	ldr	r3, [r2, #4]
 8007ec2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007ec6:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8007ec8:	430b      	orrs	r3, r1
 8007eca:	6053      	str	r3, [r2, #4]
 8007ecc:	e7eb      	b.n	8007ea6 <UART_AdvFeatureConfig+0xa2>

08007ece <UART_WaitOnFlagUntilTimeout>:
{
 8007ece:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ed2:	4605      	mov	r5, r0
 8007ed4:	460e      	mov	r6, r1
 8007ed6:	4617      	mov	r7, r2
 8007ed8:	4699      	mov	r9, r3
 8007eda:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ede:	682b      	ldr	r3, [r5, #0]
 8007ee0:	69dc      	ldr	r4, [r3, #28]
 8007ee2:	ea36 0404 	bics.w	r4, r6, r4
 8007ee6:	bf0c      	ite	eq
 8007ee8:	2401      	moveq	r4, #1
 8007eea:	2400      	movne	r4, #0
 8007eec:	42bc      	cmp	r4, r7
 8007eee:	d13a      	bne.n	8007f66 <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8007ef0:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007ef4:	d0f3      	beq.n	8007ede <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ef6:	f7fb f895 	bl	8003024 <HAL_GetTick>
 8007efa:	eba0 0009 	sub.w	r0, r0, r9
 8007efe:	4540      	cmp	r0, r8
 8007f00:	d834      	bhi.n	8007f6c <UART_WaitOnFlagUntilTimeout+0x9e>
 8007f02:	f1b8 0f00 	cmp.w	r8, #0
 8007f06:	d033      	beq.n	8007f70 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f08:	682b      	ldr	r3, [r5, #0]
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	f012 0f04 	tst.w	r2, #4
 8007f10:	d0e5      	beq.n	8007ede <UART_WaitOnFlagUntilTimeout+0x10>
 8007f12:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 8007f16:	bf18      	it	ne
 8007f18:	2201      	movne	r2, #1
 8007f1a:	2e80      	cmp	r6, #128	@ 0x80
 8007f1c:	d0df      	beq.n	8007ede <UART_WaitOnFlagUntilTimeout+0x10>
 8007f1e:	2a00      	cmp	r2, #0
 8007f20:	d0dd      	beq.n	8007ede <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f22:	69da      	ldr	r2, [r3, #28]
 8007f24:	f012 0f08 	tst.w	r2, #8
 8007f28:	d111      	bne.n	8007f4e <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f2a:	69da      	ldr	r2, [r3, #28]
 8007f2c:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8007f30:	d0d5      	beq.n	8007ede <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f36:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8007f38:	4628      	mov	r0, r5
 8007f3a:	f7ff fc3d 	bl	80077b8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f3e:	2320      	movs	r3, #32
 8007f40:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8007f44:	2300      	movs	r3, #0
 8007f46:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8007f4a:	2003      	movs	r0, #3
 8007f4c:	e00c      	b.n	8007f68 <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f4e:	2408      	movs	r4, #8
 8007f50:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8007f52:	4628      	mov	r0, r5
 8007f54:	f7ff fc30 	bl	80077b8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f58:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8007f62:	2001      	movs	r0, #1
 8007f64:	e000      	b.n	8007f68 <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 8007f66:	2000      	movs	r0, #0
}
 8007f68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8007f6c:	2003      	movs	r0, #3
 8007f6e:	e7fb      	b.n	8007f68 <UART_WaitOnFlagUntilTimeout+0x9a>
 8007f70:	2003      	movs	r0, #3
 8007f72:	e7f9      	b.n	8007f68 <UART_WaitOnFlagUntilTimeout+0x9a>

08007f74 <UART_CheckIdleState>:
{
 8007f74:	b530      	push	{r4, r5, lr}
 8007f76:	b083      	sub	sp, #12
 8007f78:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8007f80:	f7fb f850 	bl	8003024 <HAL_GetTick>
 8007f84:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f86:	6822      	ldr	r2, [r4, #0]
 8007f88:	6812      	ldr	r2, [r2, #0]
 8007f8a:	f012 0f08 	tst.w	r2, #8
 8007f8e:	d110      	bne.n	8007fb2 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f90:	6823      	ldr	r3, [r4, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f013 0f04 	tst.w	r3, #4
 8007f98:	d128      	bne.n	8007fec <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8007f9a:	2320      	movs	r3, #32
 8007f9c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007fa0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fa8:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8007faa:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007fae:	b003      	add	sp, #12
 8007fb0:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007fb6:	9300      	str	r3, [sp, #0]
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007fc0:	4620      	mov	r0, r4
 8007fc2:	f7ff ff84 	bl	8007ece <UART_WaitOnFlagUntilTimeout>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	d0e2      	beq.n	8007f90 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007fca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fcc:	e852 3f00 	ldrex	r3, [r2]
 8007fd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd4:	e842 3100 	strex	r1, r3, [r2]
 8007fd8:	2900      	cmp	r1, #0
 8007fda:	d1f6      	bne.n	8007fca <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8007fdc:	2320      	movs	r3, #32
 8007fde:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8007fe8:	2003      	movs	r0, #3
 8007fea:	e7e0      	b.n	8007fae <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ff0:	9300      	str	r3, [sp, #0]
 8007ff2:	462b      	mov	r3, r5
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f7ff ff67 	bl	8007ece <UART_WaitOnFlagUntilTimeout>
 8008000:	2800      	cmp	r0, #0
 8008002:	d0ca      	beq.n	8007f9a <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008004:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008006:	e852 3f00 	ldrex	r3, [r2]
 800800a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800e:	e842 3100 	strex	r1, r3, [r2]
 8008012:	2900      	cmp	r1, #0
 8008014:	d1f6      	bne.n	8008004 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008016:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008018:	f102 0308 	add.w	r3, r2, #8
 800801c:	e853 3f00 	ldrex	r3, [r3]
 8008020:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008024:	3208      	adds	r2, #8
 8008026:	e842 3100 	strex	r1, r3, [r2]
 800802a:	2900      	cmp	r1, #0
 800802c:	d1f3      	bne.n	8008016 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 800802e:	2320      	movs	r3, #32
 8008030:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8008034:	2300      	movs	r3, #0
 8008036:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800803a:	2003      	movs	r0, #3
 800803c:	e7b7      	b.n	8007fae <UART_CheckIdleState+0x3a>

0800803e <HAL_UART_Init>:
  if (huart == NULL)
 800803e:	b378      	cbz	r0, 80080a0 <HAL_UART_Init+0x62>
{
 8008040:	b510      	push	{r4, lr}
 8008042:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8008044:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8008048:	b30b      	cbz	r3, 800808e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800804a:	2324      	movs	r3, #36	@ 0x24
 800804c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8008050:	6822      	ldr	r2, [r4, #0]
 8008052:	6813      	ldr	r3, [r2, #0]
 8008054:	f023 0301 	bic.w	r3, r3, #1
 8008058:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800805a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800805c:	b9e3      	cbnz	r3, 8008098 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800805e:	4620      	mov	r0, r4
 8008060:	f7ff fbd6 	bl	8007810 <UART_SetConfig>
 8008064:	2801      	cmp	r0, #1
 8008066:	d011      	beq.n	800808c <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008068:	6822      	ldr	r2, [r4, #0]
 800806a:	6853      	ldr	r3, [r2, #4]
 800806c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8008070:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008072:	6822      	ldr	r2, [r4, #0]
 8008074:	6893      	ldr	r3, [r2, #8]
 8008076:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800807a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800807c:	6822      	ldr	r2, [r4, #0]
 800807e:	6813      	ldr	r3, [r2, #0]
 8008080:	f043 0301 	orr.w	r3, r3, #1
 8008084:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8008086:	4620      	mov	r0, r4
 8008088:	f7ff ff74 	bl	8007f74 <UART_CheckIdleState>
}
 800808c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800808e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8008092:	f7fb fdf7 	bl	8003c84 <HAL_UART_MspInit>
 8008096:	e7d8      	b.n	800804a <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8008098:	4620      	mov	r0, r4
 800809a:	f7ff feb3 	bl	8007e04 <UART_AdvFeatureConfig>
 800809e:	e7de      	b.n	800805e <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80080a0:	2001      	movs	r0, #1
}
 80080a2:	4770      	bx	lr

080080a4 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 80080a4:	2800      	cmp	r0, #0
 80080a6:	d042      	beq.n	800812e <HAL_MultiProcessor_Init+0x8a>
{
 80080a8:	b570      	push	{r4, r5, r6, lr}
 80080aa:	460e      	mov	r6, r1
 80080ac:	4615      	mov	r5, r2
 80080ae:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80080b0:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80080b4:	b353      	cbz	r3, 800810c <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 80080b6:	2324      	movs	r3, #36	@ 0x24
 80080b8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80080bc:	6822      	ldr	r2, [r4, #0]
 80080be:	6813      	ldr	r3, [r2, #0]
 80080c0:	f023 0301 	bic.w	r3, r3, #1
 80080c4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80080c8:	bb2b      	cbnz	r3, 8008116 <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080ca:	4620      	mov	r0, r4
 80080cc:	f7ff fba0 	bl	8007810 <UART_SetConfig>
 80080d0:	2801      	cmp	r0, #1
 80080d2:	d01a      	beq.n	800810a <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080d4:	6822      	ldr	r2, [r4, #0]
 80080d6:	6853      	ldr	r3, [r2, #4]
 80080d8:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80080dc:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080de:	6822      	ldr	r2, [r4, #0]
 80080e0:	6893      	ldr	r3, [r2, #8]
 80080e2:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80080e6:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80080e8:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80080ec:	d017      	beq.n	800811e <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80080ee:	6822      	ldr	r2, [r4, #0]
 80080f0:	6813      	ldr	r3, [r2, #0]
 80080f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80080f6:	432b      	orrs	r3, r5
 80080f8:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 80080fa:	6822      	ldr	r2, [r4, #0]
 80080fc:	6813      	ldr	r3, [r2, #0]
 80080fe:	f043 0301 	orr.w	r3, r3, #1
 8008102:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8008104:	4620      	mov	r0, r4
 8008106:	f7ff ff35 	bl	8007f74 <UART_CheckIdleState>
}
 800810a:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800810c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8008110:	f7fb fdb8 	bl	8003c84 <HAL_UART_MspInit>
 8008114:	e7cf      	b.n	80080b6 <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 8008116:	4620      	mov	r0, r4
 8008118:	f7ff fe74 	bl	8007e04 <UART_AdvFeatureConfig>
 800811c:	e7d5      	b.n	80080ca <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 800811e:	6822      	ldr	r2, [r4, #0]
 8008120:	6853      	ldr	r3, [r2, #4]
 8008122:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008126:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800812a:	6053      	str	r3, [r2, #4]
 800812c:	e7df      	b.n	80080ee <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 800812e:	2001      	movs	r0, #1
}
 8008130:	4770      	bx	lr
	...

08008134 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008134:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8008136:	b92b      	cbnz	r3, 8008144 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8008138:	2301      	movs	r3, #1
 800813a:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800813e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8008142:	4770      	bx	lr
{
 8008144:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008146:	6803      	ldr	r3, [r0, #0]
 8008148:	689a      	ldr	r2, [r3, #8]
 800814a:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800814e:	6899      	ldr	r1, [r3, #8]
 8008150:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008152:	4d09      	ldr	r5, [pc, #36]	@ (8008178 <UARTEx_SetNbDataToProcess+0x44>)
 8008154:	5c6b      	ldrb	r3, [r5, r1]
 8008156:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 8008158:	4c08      	ldr	r4, [pc, #32]	@ (800817c <UARTEx_SetNbDataToProcess+0x48>)
 800815a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800815c:	fb93 f3f1 	sdiv	r3, r3, r1
 8008160:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008164:	5cab      	ldrb	r3, [r5, r2]
 8008166:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8008168:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800816a:	fb93 f3f2 	sdiv	r3, r3, r2
 800816e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8008172:	bc30      	pop	{r4, r5}
 8008174:	4770      	bx	lr
 8008176:	bf00      	nop
 8008178:	0800e360 	.word	0x0800e360
 800817c:	0800e358 	.word	0x0800e358

08008180 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8008180:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008184:	2b01      	cmp	r3, #1
 8008186:	d018      	beq.n	80081ba <HAL_UARTEx_DisableFifoMode+0x3a>
 8008188:	2301      	movs	r3, #1
 800818a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800818e:	2324      	movs	r3, #36	@ 0x24
 8008190:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008194:	6803      	ldr	r3, [r0, #0]
 8008196:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008198:	6819      	ldr	r1, [r3, #0]
 800819a:	f021 0101 	bic.w	r1, r1, #1
 800819e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80081a0:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80081a4:	2300      	movs	r3, #0
 80081a6:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081a8:	6801      	ldr	r1, [r0, #0]
 80081aa:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80081ac:	2220      	movs	r2, #32
 80081ae:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80081b2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 80081b6:	4618      	mov	r0, r3
 80081b8:	4770      	bx	lr
  __HAL_LOCK(huart);
 80081ba:	2002      	movs	r0, #2
}
 80081bc:	4770      	bx	lr

080081be <HAL_UARTEx_SetTxFifoThreshold>:
{
 80081be:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80081c0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d01d      	beq.n	8008204 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80081c8:	4604      	mov	r4, r0
 80081ca:	2301      	movs	r3, #1
 80081cc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80081d0:	2324      	movs	r3, #36	@ 0x24
 80081d2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081d6:	6803      	ldr	r3, [r0, #0]
 80081d8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	f022 0201 	bic.w	r2, r2, #1
 80081e0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80081e2:	6802      	ldr	r2, [r0, #0]
 80081e4:	6893      	ldr	r3, [r2, #8]
 80081e6:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80081ea:	4319      	orrs	r1, r3
 80081ec:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80081ee:	f7ff ffa1 	bl	8008134 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081f2:	6823      	ldr	r3, [r4, #0]
 80081f4:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80081f6:	2320      	movs	r3, #32
 80081f8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80081fc:	2000      	movs	r0, #0
 80081fe:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008202:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008204:	2002      	movs	r0, #2
 8008206:	e7fc      	b.n	8008202 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08008208 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8008208:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800820a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800820e:	2b01      	cmp	r3, #1
 8008210:	d01d      	beq.n	800824e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8008212:	4604      	mov	r4, r0
 8008214:	2301      	movs	r3, #1
 8008216:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800821a:	2324      	movs	r3, #36	@ 0x24
 800821c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008220:	6803      	ldr	r3, [r0, #0]
 8008222:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	f022 0201 	bic.w	r2, r2, #1
 800822a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800822c:	6802      	ldr	r2, [r0, #0]
 800822e:	6893      	ldr	r3, [r2, #8]
 8008230:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8008234:	4319      	orrs	r1, r3
 8008236:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8008238:	f7ff ff7c 	bl	8008134 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008240:	2320      	movs	r3, #32
 8008242:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008246:	2000      	movs	r0, #0
 8008248:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800824c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800824e:	2002      	movs	r0, #2
 8008250:	e7fc      	b.n	800824c <HAL_UARTEx_SetRxFifoThreshold+0x44>

08008252 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008252:	e7fe      	b.n	8008252 <NMI_Handler>

08008254 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008254:	e7fe      	b.n	8008254 <HardFault_Handler>

08008256 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008256:	e7fe      	b.n	8008256 <MemManage_Handler>

08008258 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008258:	e7fe      	b.n	8008258 <BusFault_Handler>

0800825a <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800825a:	e7fe      	b.n	800825a <UsageFault_Handler>

0800825c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800825c:	4770      	bx	lr

0800825e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800825e:	4770      	bx	lr

08008260 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008260:	4770      	bx	lr

08008262 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008262:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008264:	f7fa fed2 	bl	800300c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008268:	bd08      	pop	{r3, pc}

0800826a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800826a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BMP_INT_Pin);
 800826c:	2010      	movs	r0, #16
 800826e:	f7fb fb08 	bl	8003882 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  bmp388_fifo_irq_handler();
 8008272:	f7f9 fe79 	bl	8001f68 <bmp388_fifo_irq_handler>
  /* USER CODE END EXTI4_IRQn 1 */
}
 8008276:	bd08      	pop	{r3, pc}

08008278 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8008278:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800827a:	4802      	ldr	r0, [pc, #8]	@ (8008284 <OTG_FS_IRQHandler+0xc>)
 800827c:	f7fc f8ef 	bl	800445e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8008280:	bd08      	pop	{r3, pc}
 8008282:	bf00      	nop
 8008284:	20002d38 	.word	0x20002d38

08008288 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008288:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800828a:	2300      	movs	r3, #0
 800828c:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800828e:	9b01      	ldr	r3, [sp, #4]
 8008290:	3301      	adds	r3, #1
 8008292:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8008294:	9b01      	ldr	r3, [sp, #4]
 8008296:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800829a:	d815      	bhi.n	80082c8 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800829c:	6903      	ldr	r3, [r0, #16]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	daf5      	bge.n	800828e <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 80082a2:	2300      	movs	r3, #0
 80082a4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80082a6:	6903      	ldr	r3, [r0, #16]
 80082a8:	f043 0301 	orr.w	r3, r3, #1
 80082ac:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 80082ae:	9b01      	ldr	r3, [sp, #4]
 80082b0:	3301      	adds	r3, #1
 80082b2:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 80082b4:	9b01      	ldr	r3, [sp, #4]
 80082b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082ba:	d808      	bhi.n	80082ce <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80082bc:	6903      	ldr	r3, [r0, #16]
 80082be:	f013 0f01 	tst.w	r3, #1
 80082c2:	d1f4      	bne.n	80082ae <USB_CoreReset+0x26>

  return HAL_OK;
 80082c4:	2000      	movs	r0, #0
 80082c6:	e000      	b.n	80082ca <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 80082c8:	2003      	movs	r0, #3
}
 80082ca:	b002      	add	sp, #8
 80082cc:	4770      	bx	lr
      return HAL_TIMEOUT;
 80082ce:	2003      	movs	r0, #3
 80082d0:	e7fb      	b.n	80082ca <USB_CoreReset+0x42>
	...

080082d4 <USB_CoreInit>:
{
 80082d4:	b084      	sub	sp, #16
 80082d6:	b510      	push	{r4, lr}
 80082d8:	4604      	mov	r4, r0
 80082da:	a803      	add	r0, sp, #12
 80082dc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80082e0:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d11f      	bne.n	8008328 <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80082e8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80082ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082ee:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80082f0:	68e2      	ldr	r2, [r4, #12]
 80082f2:	4b1f      	ldr	r3, [pc, #124]	@ (8008370 <USB_CoreInit+0x9c>)
 80082f4:	4013      	ands	r3, r2
 80082f6:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80082f8:	68e3      	ldr	r3, [r4, #12]
 80082fa:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80082fe:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8008300:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d00a      	beq.n	800831e <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 8008308:	4620      	mov	r0, r4
 800830a:	f7ff ffbd 	bl	8008288 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800830e:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8008312:	2b01      	cmp	r3, #1
 8008314:	d01c      	beq.n	8008350 <USB_CoreInit+0x7c>
}
 8008316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800831a:	b004      	add	sp, #16
 800831c:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800831e:	68e3      	ldr	r3, [r4, #12]
 8008320:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008324:	60e3      	str	r3, [r4, #12]
 8008326:	e7ef      	b.n	8008308 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008328:	68e3      	ldr	r3, [r4, #12]
 800832a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800832e:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8008330:	4620      	mov	r0, r4
 8008332:	f7ff ffa9 	bl	8008288 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8008336:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800833a:	b923      	cbnz	r3, 8008346 <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800833c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800833e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008342:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008344:	e7e3      	b.n	800830e <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008346:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800834c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800834e:	e7de      	b.n	800830e <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8008350:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008352:	b29b      	uxth	r3, r3
 8008354:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8008356:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8008358:	4b06      	ldr	r3, [pc, #24]	@ (8008374 <USB_CoreInit+0xa0>)
 800835a:	4313      	orrs	r3, r2
 800835c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800835e:	68a3      	ldr	r3, [r4, #8]
 8008360:	f043 0306 	orr.w	r3, r3, #6
 8008364:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008366:	68a3      	ldr	r3, [r4, #8]
 8008368:	f043 0320 	orr.w	r3, r3, #32
 800836c:	60a3      	str	r3, [r4, #8]
 800836e:	e7d2      	b.n	8008316 <USB_CoreInit+0x42>
 8008370:	ffbdffbf 	.word	0xffbdffbf
 8008374:	03ee0000 	.word	0x03ee0000

08008378 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8008378:	2a02      	cmp	r2, #2
 800837a:	d00a      	beq.n	8008392 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 800837c:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800837e:	68c3      	ldr	r3, [r0, #12]
 8008380:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8008384:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008386:	68c3      	ldr	r3, [r0, #12]
 8008388:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 800838c:	60c3      	str	r3, [r0, #12]
}
 800838e:	2000      	movs	r0, #0
 8008390:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008392:	4b20      	ldr	r3, [pc, #128]	@ (8008414 <USB_SetTurnaroundTime+0x9c>)
 8008394:	440b      	add	r3, r1
 8008396:	4a20      	ldr	r2, [pc, #128]	@ (8008418 <USB_SetTurnaroundTime+0xa0>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d929      	bls.n	80083f0 <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800839c:	4b1f      	ldr	r3, [pc, #124]	@ (800841c <USB_SetTurnaroundTime+0xa4>)
 800839e:	440b      	add	r3, r1
 80083a0:	4a1f      	ldr	r2, [pc, #124]	@ (8008420 <USB_SetTurnaroundTime+0xa8>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d926      	bls.n	80083f4 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80083a6:	4b1f      	ldr	r3, [pc, #124]	@ (8008424 <USB_SetTurnaroundTime+0xac>)
 80083a8:	440b      	add	r3, r1
 80083aa:	4a1f      	ldr	r2, [pc, #124]	@ (8008428 <USB_SetTurnaroundTime+0xb0>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d923      	bls.n	80083f8 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80083b0:	4b1e      	ldr	r3, [pc, #120]	@ (800842c <USB_SetTurnaroundTime+0xb4>)
 80083b2:	440b      	add	r3, r1
 80083b4:	4a1e      	ldr	r2, [pc, #120]	@ (8008430 <USB_SetTurnaroundTime+0xb8>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d320      	bcc.n	80083fc <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80083ba:	4b1e      	ldr	r3, [pc, #120]	@ (8008434 <USB_SetTurnaroundTime+0xbc>)
 80083bc:	440b      	add	r3, r1
 80083be:	4a1e      	ldr	r2, [pc, #120]	@ (8008438 <USB_SetTurnaroundTime+0xc0>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d91d      	bls.n	8008400 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80083c4:	4b1d      	ldr	r3, [pc, #116]	@ (800843c <USB_SetTurnaroundTime+0xc4>)
 80083c6:	440b      	add	r3, r1
 80083c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008440 <USB_SetTurnaroundTime+0xc8>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d31a      	bcc.n	8008404 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80083ce:	4b1d      	ldr	r3, [pc, #116]	@ (8008444 <USB_SetTurnaroundTime+0xcc>)
 80083d0:	440b      	add	r3, r1
 80083d2:	4a1d      	ldr	r2, [pc, #116]	@ (8008448 <USB_SetTurnaroundTime+0xd0>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d317      	bcc.n	8008408 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80083d8:	4b1c      	ldr	r3, [pc, #112]	@ (800844c <USB_SetTurnaroundTime+0xd4>)
 80083da:	440b      	add	r3, r1
 80083dc:	4a1c      	ldr	r2, [pc, #112]	@ (8008450 <USB_SetTurnaroundTime+0xd8>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d314      	bcc.n	800840c <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80083e2:	4b1c      	ldr	r3, [pc, #112]	@ (8008454 <USB_SetTurnaroundTime+0xdc>)
 80083e4:	440b      	add	r3, r1
 80083e6:	4a1c      	ldr	r2, [pc, #112]	@ (8008458 <USB_SetTurnaroundTime+0xe0>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d211      	bcs.n	8008410 <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 80083ec:	2207      	movs	r2, #7
 80083ee:	e7c6      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 80083f0:	220f      	movs	r2, #15
 80083f2:	e7c4      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 80083f4:	220e      	movs	r2, #14
 80083f6:	e7c2      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 80083f8:	220d      	movs	r2, #13
 80083fa:	e7c0      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 80083fc:	220c      	movs	r2, #12
 80083fe:	e7be      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8008400:	220b      	movs	r2, #11
 8008402:	e7bc      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8008404:	220a      	movs	r2, #10
 8008406:	e7ba      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8008408:	2209      	movs	r2, #9
 800840a:	e7b8      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 800840c:	2208      	movs	r2, #8
 800840e:	e7b6      	b.n	800837e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8008410:	2206      	movs	r2, #6
 8008412:	e7b4      	b.n	800837e <USB_SetTurnaroundTime+0x6>
 8008414:	ff275340 	.word	0xff275340
 8008418:	000c34ff 	.word	0x000c34ff
 800841c:	ff1b1e40 	.word	0xff1b1e40
 8008420:	000f423f 	.word	0x000f423f
 8008424:	ff0bdc00 	.word	0xff0bdc00
 8008428:	00124f7f 	.word	0x00124f7f
 800842c:	fef98c80 	.word	0xfef98c80
 8008430:	0013d620 	.word	0x0013d620
 8008434:	fee5b660 	.word	0xfee5b660
 8008438:	0016e35f 	.word	0x0016e35f
 800843c:	feced300 	.word	0xfeced300
 8008440:	001b7740 	.word	0x001b7740
 8008444:	feb35bc0 	.word	0xfeb35bc0
 8008448:	002191c0 	.word	0x002191c0
 800844c:	fe91ca00 	.word	0xfe91ca00
 8008450:	00387520 	.word	0x00387520
 8008454:	fe5954e0 	.word	0xfe5954e0
 8008458:	00419ce0 	.word	0x00419ce0

0800845c <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800845c:	6883      	ldr	r3, [r0, #8]
 800845e:	f043 0301 	orr.w	r3, r3, #1
 8008462:	6083      	str	r3, [r0, #8]
}
 8008464:	2000      	movs	r0, #0
 8008466:	4770      	bx	lr

08008468 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008468:	6883      	ldr	r3, [r0, #8]
 800846a:	f023 0301 	bic.w	r3, r3, #1
 800846e:	6083      	str	r3, [r0, #8]
}
 8008470:	2000      	movs	r0, #0
 8008472:	4770      	bx	lr

08008474 <USB_FlushTxFifo>:
{
 8008474:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8008476:	2300      	movs	r3, #0
 8008478:	9301      	str	r3, [sp, #4]
    count++;
 800847a:	9b01      	ldr	r3, [sp, #4]
 800847c:	3301      	adds	r3, #1
 800847e:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8008480:	9b01      	ldr	r3, [sp, #4]
 8008482:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008486:	d815      	bhi.n	80084b4 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008488:	6903      	ldr	r3, [r0, #16]
 800848a:	2b00      	cmp	r3, #0
 800848c:	daf5      	bge.n	800847a <USB_FlushTxFifo+0x6>
  count = 0U;
 800848e:	2300      	movs	r3, #0
 8008490:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008492:	0189      	lsls	r1, r1, #6
 8008494:	f041 0120 	orr.w	r1, r1, #32
 8008498:	6101      	str	r1, [r0, #16]
    count++;
 800849a:	9b01      	ldr	r3, [sp, #4]
 800849c:	3301      	adds	r3, #1
 800849e:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80084a0:	9b01      	ldr	r3, [sp, #4]
 80084a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084a6:	d808      	bhi.n	80084ba <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80084a8:	6903      	ldr	r3, [r0, #16]
 80084aa:	f013 0f20 	tst.w	r3, #32
 80084ae:	d1f4      	bne.n	800849a <USB_FlushTxFifo+0x26>
  return HAL_OK;
 80084b0:	2000      	movs	r0, #0
 80084b2:	e000      	b.n	80084b6 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 80084b4:	2003      	movs	r0, #3
}
 80084b6:	b002      	add	sp, #8
 80084b8:	4770      	bx	lr
      return HAL_TIMEOUT;
 80084ba:	2003      	movs	r0, #3
 80084bc:	e7fb      	b.n	80084b6 <USB_FlushTxFifo+0x42>

080084be <USB_FlushRxFifo>:
{
 80084be:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80084c0:	2300      	movs	r3, #0
 80084c2:	9301      	str	r3, [sp, #4]
    count++;
 80084c4:	9b01      	ldr	r3, [sp, #4]
 80084c6:	3301      	adds	r3, #1
 80084c8:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80084ca:	9b01      	ldr	r3, [sp, #4]
 80084cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084d0:	d813      	bhi.n	80084fa <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084d2:	6903      	ldr	r3, [r0, #16]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	daf5      	bge.n	80084c4 <USB_FlushRxFifo+0x6>
  count = 0U;
 80084d8:	2300      	movs	r3, #0
 80084da:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80084dc:	2310      	movs	r3, #16
 80084de:	6103      	str	r3, [r0, #16]
    count++;
 80084e0:	9b01      	ldr	r3, [sp, #4]
 80084e2:	3301      	adds	r3, #1
 80084e4:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80084e6:	9b01      	ldr	r3, [sp, #4]
 80084e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084ec:	d808      	bhi.n	8008500 <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80084ee:	6903      	ldr	r3, [r0, #16]
 80084f0:	f013 0f10 	tst.w	r3, #16
 80084f4:	d1f4      	bne.n	80084e0 <USB_FlushRxFifo+0x22>
  return HAL_OK;
 80084f6:	2000      	movs	r0, #0
 80084f8:	e000      	b.n	80084fc <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 80084fa:	2003      	movs	r0, #3
}
 80084fc:	b002      	add	sp, #8
 80084fe:	4770      	bx	lr
      return HAL_TIMEOUT;
 8008500:	2003      	movs	r0, #3
 8008502:	e7fb      	b.n	80084fc <USB_FlushRxFifo+0x3e>

08008504 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8008504:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8008508:	4319      	orrs	r1, r3
 800850a:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 800850e:	2000      	movs	r0, #0
 8008510:	4770      	bx	lr
	...

08008514 <USB_DevInit>:
{
 8008514:	b084      	sub	sp, #16
 8008516:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008518:	4604      	mov	r4, r0
 800851a:	a807      	add	r0, sp, #28
 800851c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8008520:	2300      	movs	r3, #0
 8008522:	e006      	b.n	8008532 <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8008524:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8008528:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800852c:	2100      	movs	r1, #0
 800852e:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8008530:	3301      	adds	r3, #1
 8008532:	2b0e      	cmp	r3, #14
 8008534:	d9f6      	bls.n	8008524 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8008536:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 800853a:	bb06      	cbnz	r6, 800857e <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800853c:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 8008540:	f043 0302 	orr.w	r3, r3, #2
 8008544:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008548:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800854a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800854e:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008556:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008558:	6823      	ldr	r3, [r4, #0]
 800855a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800855e:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 8008560:	2300      	movs	r3, #0
 8008562:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008566:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 800856a:	2b01      	cmp	r3, #1
 800856c:	d111      	bne.n	8008592 <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 800856e:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8008572:	b94b      	cbnz	r3, 8008588 <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008574:	2100      	movs	r1, #0
 8008576:	4620      	mov	r0, r4
 8008578:	f7ff ffc4 	bl	8008504 <USB_SetDevSpeed>
 800857c:	e00d      	b.n	800859a <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800857e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008580:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008584:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008586:	e7eb      	b.n	8008560 <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008588:	2101      	movs	r1, #1
 800858a:	4620      	mov	r0, r4
 800858c:	f7ff ffba 	bl	8008504 <USB_SetDevSpeed>
 8008590:	e003      	b.n	800859a <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008592:	2103      	movs	r1, #3
 8008594:	4620      	mov	r0, r4
 8008596:	f7ff ffb5 	bl	8008504 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800859a:	2110      	movs	r1, #16
 800859c:	4620      	mov	r0, r4
 800859e:	f7ff ff69 	bl	8008474 <USB_FlushTxFifo>
 80085a2:	4605      	mov	r5, r0
 80085a4:	b100      	cbz	r0, 80085a8 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 80085a6:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80085a8:	4620      	mov	r0, r4
 80085aa:	f7ff ff88 	bl	80084be <USB_FlushRxFifo>
 80085ae:	b100      	cbz	r0, 80085b2 <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 80085b0:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 80085b2:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 80085b6:	2300      	movs	r3, #0
 80085b8:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80085bc:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80085c0:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085c4:	e00d      	b.n	80085e2 <USB_DevInit+0xce>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80085c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80085ca:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80085ce:	e002      	b.n	80085d6 <USB_DevInit+0xc2>
      USBx_INEP(i)->DIEPCTL = 0U;
 80085d0:	2000      	movs	r0, #0
 80085d2:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80085d6:	2200      	movs	r2, #0
 80085d8:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80085da:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80085de:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085e0:	3301      	adds	r3, #1
 80085e2:	f89d 101c 	ldrb.w	r1, [sp, #28]
 80085e6:	4299      	cmp	r1, r3
 80085e8:	d90e      	bls.n	8008608 <USB_DevInit+0xf4>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80085ea:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80085ee:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 80085f2:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 80085f6:	2800      	cmp	r0, #0
 80085f8:	daea      	bge.n	80085d0 <USB_DevInit+0xbc>
      if (i == 0U)
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1e3      	bne.n	80085c6 <USB_DevInit+0xb2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80085fe:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8008602:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8008606:	e7e6      	b.n	80085d6 <USB_DevInit+0xc2>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008608:	2300      	movs	r3, #0
 800860a:	e00a      	b.n	8008622 <USB_DevInit+0x10e>
      if (i == 0U)
 800860c:	b1bb      	cbz	r3, 800863e <USB_DevInit+0x12a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800860e:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 8008612:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008616:	2200      	movs	r2, #0
 8008618:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800861a:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 800861e:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008620:	3301      	adds	r3, #1
 8008622:	4299      	cmp	r1, r3
 8008624:	d910      	bls.n	8008648 <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008626:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 800862a:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 800862e:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8008632:	2f00      	cmp	r7, #0
 8008634:	dbea      	blt.n	800860c <USB_DevInit+0xf8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008636:	2700      	movs	r7, #0
 8008638:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 800863c:	e7eb      	b.n	8008616 <USB_DevInit+0x102>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800863e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8008642:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8008646:	e7e6      	b.n	8008616 <USB_DevInit+0x102>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008648:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800864c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008650:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8008654:	2300      	movs	r3, #0
 8008656:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008658:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 800865c:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800865e:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8008662:	b91b      	cbnz	r3, 800866c <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008664:	69a3      	ldr	r3, [r4, #24]
 8008666:	f043 0310 	orr.w	r3, r3, #16
 800866a:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800866c:	69a2      	ldr	r2, [r4, #24]
 800866e:	4b0b      	ldr	r3, [pc, #44]	@ (800869c <USB_DevInit+0x188>)
 8008670:	4313      	orrs	r3, r2
 8008672:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8008674:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8008678:	b11b      	cbz	r3, 8008682 <USB_DevInit+0x16e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800867a:	69a3      	ldr	r3, [r4, #24]
 800867c:	f043 0308 	orr.w	r3, r3, #8
 8008680:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8008682:	2e01      	cmp	r6, #1
 8008684:	d004      	beq.n	8008690 <USB_DevInit+0x17c>
}
 8008686:	4628      	mov	r0, r5
 8008688:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800868c:	b004      	add	sp, #16
 800868e:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008690:	69a2      	ldr	r2, [r4, #24]
 8008692:	4b03      	ldr	r3, [pc, #12]	@ (80086a0 <USB_DevInit+0x18c>)
 8008694:	4313      	orrs	r3, r2
 8008696:	61a3      	str	r3, [r4, #24]
 8008698:	e7f5      	b.n	8008686 <USB_DevInit+0x172>
 800869a:	bf00      	nop
 800869c:	803c3800 	.word	0x803c3800
 80086a0:	40000004 	.word	0x40000004

080086a4 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80086a4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80086a8:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d004      	beq.n	80086ba <USB_GetDevSpeed+0x16>
 80086b0:	2b06      	cmp	r3, #6
 80086b2:	d004      	beq.n	80086be <USB_GetDevSpeed+0x1a>
 80086b4:	b92b      	cbnz	r3, 80086c2 <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80086b6:	2000      	movs	r0, #0
 80086b8:	4770      	bx	lr
 80086ba:	2002      	movs	r0, #2
 80086bc:	4770      	bx	lr
 80086be:	2002      	movs	r0, #2
 80086c0:	4770      	bx	lr
 80086c2:	200f      	movs	r0, #15
}
 80086c4:	4770      	bx	lr
	...

080086c8 <USB_ActivateEndpoint>:
{
 80086c8:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 80086ca:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 80086ce:	784b      	ldrb	r3, [r1, #1]
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d021      	beq.n	8008718 <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80086d4:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 80086d8:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 80086dc:	f00c 040f 	and.w	r4, ip, #15
 80086e0:	2201      	movs	r2, #1
 80086e2:	40a2      	lsls	r2, r4
 80086e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086e8:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80086ec:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 80086f0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80086f4:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80086f8:	d10c      	bne.n	8008714 <USB_ActivateEndpoint+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80086fa:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80086fe:	688b      	ldr	r3, [r1, #8]
 8008700:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008704:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008706:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800870a:	431a      	orrs	r2, r3
 800870c:	4b13      	ldr	r3, [pc, #76]	@ (800875c <USB_ActivateEndpoint+0x94>)
 800870e:	4313      	orrs	r3, r2
 8008710:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8008714:	2000      	movs	r0, #0
 8008716:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008718:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 800871c:	f00c 0e0f 	and.w	lr, ip, #15
 8008720:	fa03 f30e 	lsl.w	r3, r3, lr
 8008724:	b29b      	uxth	r3, r3
 8008726:	4313      	orrs	r3, r2
 8008728:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800872c:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8008730:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008734:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8008738:	d1ec      	bne.n	8008714 <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800873a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 800873e:	688b      	ldr	r3, [r1, #8]
 8008740:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008744:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008746:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800874a:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800874e:	431a      	orrs	r2, r3
 8008750:	4b02      	ldr	r3, [pc, #8]	@ (800875c <USB_ActivateEndpoint+0x94>)
 8008752:	4313      	orrs	r3, r2
 8008754:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8008758:	e7dc      	b.n	8008714 <USB_ActivateEndpoint+0x4c>
 800875a:	bf00      	nop
 800875c:	10008000 	.word	0x10008000

08008760 <USB_DeactivateEndpoint>:
{
 8008760:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8008762:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8008764:	784a      	ldrb	r2, [r1, #1]
 8008766:	2a01      	cmp	r2, #1
 8008768:	d026      	beq.n	80087b8 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800876a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800876e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008772:	2a00      	cmp	r2, #0
 8008774:	db52      	blt.n	800881c <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008776:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 800877a:	780a      	ldrb	r2, [r1, #0]
 800877c:	f002 020f 	and.w	r2, r2, #15
 8008780:	f04f 0c01 	mov.w	ip, #1
 8008784:	fa0c f202 	lsl.w	r2, ip, r2
 8008788:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 800878c:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008790:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8008794:	7809      	ldrb	r1, [r1, #0]
 8008796:	f001 010f 	and.w	r1, r1, #15
 800879a:	fa0c fc01 	lsl.w	ip, ip, r1
 800879e:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 80087a2:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80087a6:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 80087aa:	4a23      	ldr	r2, [pc, #140]	@ (8008838 <USB_DeactivateEndpoint+0xd8>)
 80087ac:	400a      	ands	r2, r1
 80087ae:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 80087b2:	2000      	movs	r0, #0
 80087b4:	bc30      	pop	{r4, r5}
 80087b6:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80087b8:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80087bc:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80087c0:	2a00      	cmp	r2, #0
 80087c2:	db1e      	blt.n	8008802 <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80087c4:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 80087c8:	780a      	ldrb	r2, [r1, #0]
 80087ca:	f002 020f 	and.w	r2, r2, #15
 80087ce:	2401      	movs	r4, #1
 80087d0:	fa04 f202 	lsl.w	r2, r4, r2
 80087d4:	b292      	uxth	r2, r2
 80087d6:	ea25 0202 	bic.w	r2, r5, r2
 80087da:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80087de:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80087e2:	7809      	ldrb	r1, [r1, #0]
 80087e4:	f001 010f 	and.w	r1, r1, #15
 80087e8:	408c      	lsls	r4, r1
 80087ea:	b2a4      	uxth	r4, r4
 80087ec:	ea22 0204 	bic.w	r2, r2, r4
 80087f0:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80087f4:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 80087f8:	4a10      	ldr	r2, [pc, #64]	@ (800883c <USB_DeactivateEndpoint+0xdc>)
 80087fa:	400a      	ands	r2, r1
 80087fc:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8008800:	e7d7      	b.n	80087b2 <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008802:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008806:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800880a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800880e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008812:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008816:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 800881a:	e7d3      	b.n	80087c4 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800881c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008820:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008824:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008828:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800882c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008830:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8008834:	e79f      	b.n	8008776 <USB_DeactivateEndpoint+0x16>
 8008836:	bf00      	nop
 8008838:	eff37800 	.word	0xeff37800
 800883c:	ec337800 	.word	0xec337800

08008840 <USB_EPStopXfer>:
{
 8008840:	b410      	push	{r4}
 8008842:	b083      	sub	sp, #12
 8008844:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8008846:	2300      	movs	r3, #0
 8008848:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 800884a:	7848      	ldrb	r0, [r1, #1]
 800884c:	2801      	cmp	r0, #1
 800884e:	d00b      	beq.n	8008868 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008850:	780b      	ldrb	r3, [r1, #0]
 8008852:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8008856:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800885a:	2800      	cmp	r0, #0
 800885c:	db2d      	blt.n	80088ba <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 800885e:	2000      	movs	r0, #0
}
 8008860:	b003      	add	sp, #12
 8008862:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008866:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008868:	780b      	ldrb	r3, [r1, #0]
 800886a:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800886e:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8008872:	2c00      	cmp	r4, #0
 8008874:	db01      	blt.n	800887a <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8008876:	2000      	movs	r0, #0
 8008878:	e7f2      	b.n	8008860 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800887a:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 800887e:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8008882:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008886:	780b      	ldrb	r3, [r1, #0]
 8008888:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800888c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8008890:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8008894:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8008898:	9b01      	ldr	r3, [sp, #4]
 800889a:	3301      	adds	r3, #1
 800889c:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800889e:	9c01      	ldr	r4, [sp, #4]
 80088a0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80088a4:	429c      	cmp	r4, r3
 80088a6:	d8db      	bhi.n	8008860 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80088a8:	780b      	ldrb	r3, [r1, #0]
 80088aa:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80088ae:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	dbf0      	blt.n	8008898 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 80088b6:	2000      	movs	r0, #0
 80088b8:	e7d2      	b.n	8008860 <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80088ba:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80088be:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 80088c2:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80088c6:	780b      	ldrb	r3, [r1, #0]
 80088c8:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80088cc:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80088d0:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 80088d4:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 80088d8:	9b01      	ldr	r3, [sp, #4]
 80088da:	3301      	adds	r3, #1
 80088dc:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 80088de:	9801      	ldr	r0, [sp, #4]
 80088e0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80088e4:	4298      	cmp	r0, r3
 80088e6:	d808      	bhi.n	80088fa <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80088e8:	780b      	ldrb	r3, [r1, #0]
 80088ea:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80088ee:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	dbf0      	blt.n	80088d8 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 80088f6:	2000      	movs	r0, #0
 80088f8:	e7b2      	b.n	8008860 <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 80088fa:	2001      	movs	r0, #1
 80088fc:	e7b0      	b.n	8008860 <USB_EPStopXfer+0x20>

080088fe <USB_WritePacket>:
{
 80088fe:	b510      	push	{r4, lr}
 8008900:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8008904:	b984      	cbnz	r4, 8008928 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 8008906:	3303      	adds	r3, #3
 8008908:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 800890c:	f04f 0c00 	mov.w	ip, #0
 8008910:	e008      	b.n	8008924 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008912:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8008916:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800891a:	f851 4b04 	ldr.w	r4, [r1], #4
 800891e:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8008920:	f10c 0c01 	add.w	ip, ip, #1
 8008924:	45f4      	cmp	ip, lr
 8008926:	d3f4      	bcc.n	8008912 <USB_WritePacket+0x14>
}
 8008928:	2000      	movs	r0, #0
 800892a:	bd10      	pop	{r4, pc}

0800892c <USB_EPStartXfer>:
{
 800892c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800892e:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8008930:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8008932:	784b      	ldrb	r3, [r1, #1]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d02d      	beq.n	8008994 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008938:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 800893c:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8008940:	691d      	ldr	r5, [r3, #16]
 8008942:	f36f 0512 	bfc	r5, #0, #19
 8008946:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008948:	691d      	ldr	r5, [r3, #16]
 800894a:	f36f 45dc 	bfc	r5, #19, #10
 800894e:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8008950:	2c00      	cmp	r4, #0
 8008952:	f040 80ce 	bne.w	8008af2 <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8008956:	690c      	ldr	r4, [r1, #16]
 8008958:	b10c      	cbz	r4, 800895e <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 800895a:	688c      	ldr	r4, [r1, #8]
 800895c:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 800895e:	688c      	ldr	r4, [r1, #8]
 8008960:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008962:	691d      	ldr	r5, [r3, #16]
 8008964:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8008968:	432c      	orrs	r4, r5
 800896a:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800896c:	691c      	ldr	r4, [r3, #16]
 800896e:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8008972:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8008974:	2a01      	cmp	r2, #1
 8008976:	f000 80df 	beq.w	8008b38 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 800897a:	790b      	ldrb	r3, [r1, #4]
 800897c:	2b01      	cmp	r3, #1
 800897e:	f000 80e1 	beq.w	8008b44 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008982:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8008986:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800898a:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 800898e:	2000      	movs	r0, #0
 8008990:	b003      	add	sp, #12
 8008992:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8008994:	690b      	ldr	r3, [r1, #16]
 8008996:	bb73      	cbnz	r3, 80089f6 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008998:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800899c:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80089a0:	f36f 45dc 	bfc	r5, #19, #10
 80089a4:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80089a8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80089ac:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 80089b0:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80089b4:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80089b8:	f36f 0512 	bfc	r5, #0, #19
 80089bc:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 80089c0:	2a01      	cmp	r2, #1
 80089c2:	d054      	beq.n	8008a6e <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80089c4:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80089c8:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80089cc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80089d0:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 80089d4:	790b      	ldrb	r3, [r1, #4]
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d072      	beq.n	8008ac0 <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 80089da:	690b      	ldr	r3, [r1, #16]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d0d6      	beq.n	800898e <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80089e0:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 80089e4:	7809      	ldrb	r1, [r1, #0]
 80089e6:	f001 010f 	and.w	r1, r1, #15
 80089ea:	2201      	movs	r2, #1
 80089ec:	408a      	lsls	r2, r1
 80089ee:	4313      	orrs	r3, r2
 80089f0:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 80089f4:	e7cb      	b.n	800898e <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80089f6:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80089fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089fe:	691d      	ldr	r5, [r3, #16]
 8008a00:	f36f 0512 	bfc	r5, #0, #19
 8008a04:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a06:	691d      	ldr	r5, [r3, #16]
 8008a08:	f36f 45dc 	bfc	r5, #19, #10
 8008a0c:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 8008a0e:	b984      	cbnz	r4, 8008a32 <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 8008a10:	690e      	ldr	r6, [r1, #16]
 8008a12:	688d      	ldr	r5, [r1, #8]
 8008a14:	42ae      	cmp	r6, r5
 8008a16:	d900      	bls.n	8008a1a <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8008a18:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008a1a:	691d      	ldr	r5, [r3, #16]
 8008a1c:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8008a20:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008a22:	691d      	ldr	r5, [r3, #16]
 8008a24:	690e      	ldr	r6, [r1, #16]
 8008a26:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8008a2a:	ea45 050c 	orr.w	r5, r5, ip
 8008a2e:	611d      	str	r5, [r3, #16]
 8008a30:	e7c6      	b.n	80089c0 <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008a32:	690d      	ldr	r5, [r1, #16]
 8008a34:	688e      	ldr	r6, [r1, #8]
 8008a36:	4435      	add	r5, r6
 8008a38:	3d01      	subs	r5, #1
 8008a3a:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008a3e:	691e      	ldr	r6, [r3, #16]
 8008a40:	fa1f fc85 	uxth.w	ip, r5
 8008a44:	4f49      	ldr	r7, [pc, #292]	@ (8008b6c <USB_EPStartXfer+0x240>)
 8008a46:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8008a4a:	4335      	orrs	r5, r6
 8008a4c:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 8008a4e:	790d      	ldrb	r5, [r1, #4]
 8008a50:	2d01      	cmp	r5, #1
 8008a52:	d1e6      	bne.n	8008a22 <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008a54:	691d      	ldr	r5, [r3, #16]
 8008a56:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8008a5a:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008a5c:	691d      	ldr	r5, [r3, #16]
 8008a5e:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8008a62:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8008a66:	ea45 050c 	orr.w	r5, r5, ip
 8008a6a:	611d      	str	r5, [r3, #16]
 8008a6c:	e7d9      	b.n	8008a22 <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 8008a6e:	69cb      	ldr	r3, [r1, #28]
 8008a70:	b11b      	cbz	r3, 8008a7a <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008a72:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8008a76:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 8008a7a:	790b      	ldrb	r3, [r1, #4]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d008      	beq.n	8008a92 <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a80:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8008a84:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8008a88:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008a8c:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8008a90:	e77d      	b.n	800898e <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a92:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8008a96:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008a9a:	d108      	bne.n	8008aae <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a9c:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8008aa0:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8008aa4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008aa8:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8008aac:	e7e8      	b.n	8008a80 <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008aae:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8008ab2:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8008ab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008aba:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8008abe:	e7df      	b.n	8008a80 <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008ac0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8008ac4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008ac8:	d10c      	bne.n	8008ae4 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008aca:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8008ace:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008ad2:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008ad6:	9200      	str	r2, [sp, #0]
 8008ad8:	8a0b      	ldrh	r3, [r1, #16]
 8008ada:	780a      	ldrb	r2, [r1, #0]
 8008adc:	68c9      	ldr	r1, [r1, #12]
 8008ade:	f7ff ff0e 	bl	80088fe <USB_WritePacket>
 8008ae2:	e754      	b.n	800898e <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008ae4:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8008ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008aec:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8008af0:	e7f1      	b.n	8008ad6 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 8008af2:	690c      	ldr	r4, [r1, #16]
 8008af4:	b954      	cbnz	r4, 8008b0c <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008af6:	691c      	ldr	r4, [r3, #16]
 8008af8:	688d      	ldr	r5, [r1, #8]
 8008afa:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8008afe:	432c      	orrs	r4, r5
 8008b00:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b02:	691c      	ldr	r4, [r3, #16]
 8008b04:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8008b08:	611c      	str	r4, [r3, #16]
 8008b0a:	e733      	b.n	8008974 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008b0c:	688d      	ldr	r5, [r1, #8]
 8008b0e:	442c      	add	r4, r5
 8008b10:	3c01      	subs	r4, #1
 8008b12:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008b16:	b2a4      	uxth	r4, r4
 8008b18:	fb04 f505 	mul.w	r5, r4, r5
 8008b1c:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008b1e:	691d      	ldr	r5, [r3, #16]
 8008b20:	4e12      	ldr	r6, [pc, #72]	@ (8008b6c <USB_EPStartXfer+0x240>)
 8008b22:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8008b26:	432c      	orrs	r4, r5
 8008b28:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008b2a:	691c      	ldr	r4, [r3, #16]
 8008b2c:	6a0d      	ldr	r5, [r1, #32]
 8008b2e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8008b32:	432c      	orrs	r4, r5
 8008b34:	611c      	str	r4, [r3, #16]
 8008b36:	e71d      	b.n	8008974 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8008b38:	68ca      	ldr	r2, [r1, #12]
 8008b3a:	2a00      	cmp	r2, #0
 8008b3c:	f43f af1d 	beq.w	800897a <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008b40:	615a      	str	r2, [r3, #20]
 8008b42:	e71a      	b.n	800897a <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b44:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8008b48:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008b4c:	d106      	bne.n	8008b5c <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008b4e:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8008b52:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b56:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8008b5a:	e712      	b.n	8008982 <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008b5c:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8008b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b64:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8008b68:	e70b      	b.n	8008982 <USB_EPStartXfer+0x56>
 8008b6a:	bf00      	nop
 8008b6c:	1ff80000 	.word	0x1ff80000

08008b70 <USB_ReadPacket>:
{
 8008b70:	b510      	push	{r4, lr}
 8008b72:	4684      	mov	ip, r0
 8008b74:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b76:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 8008b7a:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8008b7e:	2300      	movs	r3, #0
 8008b80:	e005      	b.n	8008b8e <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b82:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8008b86:	6809      	ldr	r1, [r1, #0]
 8008b88:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	4573      	cmp	r3, lr
 8008b90:	d3f7      	bcc.n	8008b82 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8008b92:	b17a      	cbz	r2, 8008bb4 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008b94:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8008b98:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8008b9c:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008b9e:	b2cb      	uxtb	r3, r1
 8008ba0:	00db      	lsls	r3, r3, #3
 8008ba2:	fa24 f303 	lsr.w	r3, r4, r3
 8008ba6:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8008baa:	3101      	adds	r1, #1
      remaining_bytes--;
 8008bac:	3a01      	subs	r2, #1
 8008bae:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8008bb0:	2a00      	cmp	r2, #0
 8008bb2:	d1f4      	bne.n	8008b9e <USB_ReadPacket+0x2e>
}
 8008bb4:	bd10      	pop	{r4, pc}

08008bb6 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8008bb6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8008bb8:	784a      	ldrb	r2, [r1, #1]
 8008bba:	2a01      	cmp	r2, #1
 8008bbc:	d014      	beq.n	8008be8 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008bbe:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008bc2:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	db06      	blt.n	8008bd8 <USB_EPSetStall+0x22>
 8008bca:	b12b      	cbz	r3, 8008bd8 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008bcc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008bd0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bd4:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008bd8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008bdc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008be0:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8008be4:	2000      	movs	r0, #0
 8008be6:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008be8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008bec:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8008bf0:	2a00      	cmp	r2, #0
 8008bf2:	db06      	blt.n	8008c02 <USB_EPSetStall+0x4c>
 8008bf4:	b12b      	cbz	r3, 8008c02 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008bf6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008bfa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bfe:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c02:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008c06:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c0a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8008c0e:	e7e9      	b.n	8008be4 <USB_EPSetStall+0x2e>

08008c10 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8008c10:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8008c12:	784a      	ldrb	r2, [r1, #1]
 8008c14:	2a01      	cmp	r2, #1
 8008c16:	d00e      	beq.n	8008c36 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008c18:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008c1c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008c20:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008c24:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008c28:	790b      	ldrb	r3, [r1, #4]
 8008c2a:	3b02      	subs	r3, #2
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d915      	bls.n	8008c5e <USB_EPClearStall+0x4e>
}
 8008c32:	2000      	movs	r0, #0
 8008c34:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008c36:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008c3a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008c3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008c42:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008c46:	790b      	ldrb	r3, [r1, #4]
 8008c48:	3b02      	subs	r3, #2
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d8f0      	bhi.n	8008c32 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008c50:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008c54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c58:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8008c5c:	e7e9      	b.n	8008c32 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008c5e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008c62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c66:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8008c6a:	e7e2      	b.n	8008c32 <USB_EPClearStall+0x22>

08008c6c <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008c6c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8008c70:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008c74:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008c78:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8008c7c:	0109      	lsls	r1, r1, #4
 8008c7e:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8008c82:	430b      	orrs	r3, r1
 8008c84:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8008c88:	2000      	movs	r0, #0
 8008c8a:	4770      	bx	lr

08008c8c <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c8c:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8008c90:	f023 0303 	bic.w	r3, r3, #3
 8008c94:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008c98:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8008c9c:	f023 0302 	bic.w	r3, r3, #2
 8008ca0:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	4770      	bx	lr

08008ca8 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008ca8:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8008cac:	f023 0303 	bic.w	r3, r3, #3
 8008cb0:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008cb4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8008cb8:	f043 0302 	orr.w	r3, r3, #2
 8008cbc:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	4770      	bx	lr

08008cc4 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8008cc4:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8008cc6:	6980      	ldr	r0, [r0, #24]
}
 8008cc8:	4010      	ands	r0, r2
 8008cca:	4770      	bx	lr

08008ccc <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8008ccc:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8008cd0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008cd4:	69c0      	ldr	r0, [r0, #28]
 8008cd6:	4018      	ands	r0, r3
}
 8008cd8:	0c00      	lsrs	r0, r0, #16
 8008cda:	4770      	bx	lr

08008cdc <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8008cdc:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8008ce0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ce4:	69c0      	ldr	r0, [r0, #28]
 8008ce6:	4018      	ands	r0, r3
}
 8008ce8:	b280      	uxth	r0, r0
 8008cea:	4770      	bx	lr

08008cec <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008cec:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8008cf0:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008cf4:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 8008cf8:	6940      	ldr	r0, [r0, #20]
}
 8008cfa:	4010      	ands	r0, r2
 8008cfc:	4770      	bx	lr

08008cfe <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8008cfe:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008d02:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008d06:	f001 0c0f 	and.w	ip, r1, #15
 8008d0a:	fa23 f30c 	lsr.w	r3, r3, ip
 8008d0e:	01db      	lsls	r3, r3, #7
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008d14:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8008d18:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8008d1c:	6880      	ldr	r0, [r0, #8]
}
 8008d1e:	4018      	ands	r0, r3
 8008d20:	4770      	bx	lr

08008d22 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8008d22:	6940      	ldr	r0, [r0, #20]
}
 8008d24:	f000 0001 	and.w	r0, r0, #1
 8008d28:	4770      	bx	lr

08008d2a <USB_SetCurrentMode>:
{
 8008d2a:	b538      	push	{r3, r4, r5, lr}
 8008d2c:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008d2e:	68c3      	ldr	r3, [r0, #12]
 8008d30:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008d34:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8008d36:	2901      	cmp	r1, #1
 8008d38:	d013      	beq.n	8008d62 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8008d3a:	bb19      	cbnz	r1, 8008d84 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008d3c:	68c3      	ldr	r3, [r0, #12]
 8008d3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d42:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8008d44:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8008d46:	200a      	movs	r0, #10
 8008d48:	f7fa f972 	bl	8003030 <HAL_Delay>
      ms += 10U;
 8008d4c:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008d4e:	4628      	mov	r0, r5
 8008d50:	f7ff ffe7 	bl	8008d22 <USB_GetMode>
 8008d54:	b108      	cbz	r0, 8008d5a <USB_SetCurrentMode+0x30>
 8008d56:	2cc7      	cmp	r4, #199	@ 0xc7
 8008d58:	d9f5      	bls.n	8008d46 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008d5a:	2cc8      	cmp	r4, #200	@ 0xc8
 8008d5c:	d014      	beq.n	8008d88 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8008d5e:	2000      	movs	r0, #0
}
 8008d60:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008d62:	68c3      	ldr	r3, [r0, #12]
 8008d64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d68:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8008d6a:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8008d6c:	200a      	movs	r0, #10
 8008d6e:	f7fa f95f 	bl	8003030 <HAL_Delay>
      ms += 10U;
 8008d72:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008d74:	4628      	mov	r0, r5
 8008d76:	f7ff ffd4 	bl	8008d22 <USB_GetMode>
 8008d7a:	2801      	cmp	r0, #1
 8008d7c:	d0ed      	beq.n	8008d5a <USB_SetCurrentMode+0x30>
 8008d7e:	2cc7      	cmp	r4, #199	@ 0xc7
 8008d80:	d9f4      	bls.n	8008d6c <USB_SetCurrentMode+0x42>
 8008d82:	e7ea      	b.n	8008d5a <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8008d84:	2001      	movs	r0, #1
 8008d86:	e7eb      	b.n	8008d60 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8008d88:	2001      	movs	r0, #1
 8008d8a:	e7e9      	b.n	8008d60 <USB_SetCurrentMode+0x36>

08008d8c <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008d8c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008d90:	f36f 030a 	bfc	r3, #0, #11
 8008d94:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d98:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8008d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008da0:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8008da4:	2000      	movs	r0, #0
 8008da6:	4770      	bx	lr

08008da8 <USB_EP0_OutStart>:
{
 8008da8:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008daa:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008dac:	4b15      	ldr	r3, [pc, #84]	@ (8008e04 <USB_EP0_OutStart+0x5c>)
 8008dae:	429c      	cmp	r4, r3
 8008db0:	d903      	bls.n	8008dba <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008db2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	db16      	blt.n	8008de8 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008dba:	2400      	movs	r4, #0
 8008dbc:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008dc0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8008dc4:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8008dc8:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008dcc:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8008dd0:	f044 0418 	orr.w	r4, r4, #24
 8008dd4:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008dd8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8008ddc:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 8008de0:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 8008de4:	2901      	cmp	r1, #1
 8008de6:	d003      	beq.n	8008df0 <USB_EP0_OutStart+0x48>
}
 8008de8:	2000      	movs	r0, #0
 8008dea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dee:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008df0:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008df4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008df8:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008dfc:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8008e00:	e7f2      	b.n	8008de8 <USB_EP0_OutStart+0x40>
 8008e02:	bf00      	nop
 8008e04:	4f54300a 	.word	0x4f54300a

08008e08 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8008e08:	2001      	movs	r0, #1
 8008e0a:	4770      	bx	lr

08008e0c <_kill>:

int _kill(int pid, int sig)
{
 8008e0c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008e0e:	f002 fa15 	bl	800b23c <__errno>
 8008e12:	2316      	movs	r3, #22
 8008e14:	6003      	str	r3, [r0, #0]
  return -1;
}
 8008e16:	f04f 30ff 	mov.w	r0, #4294967295
 8008e1a:	bd08      	pop	{r3, pc}

08008e1c <_exit>:

void _exit (int status)
{
 8008e1c:	b508      	push	{r3, lr}
  _kill(status, -1);
 8008e1e:	f04f 31ff 	mov.w	r1, #4294967295
 8008e22:	f7ff fff3 	bl	8008e0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8008e26:	e7fe      	b.n	8008e26 <_exit+0xa>

08008e28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008e28:	b570      	push	{r4, r5, r6, lr}
 8008e2a:	460c      	mov	r4, r1
 8008e2c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e2e:	2500      	movs	r5, #0
 8008e30:	e006      	b.n	8008e40 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8008e32:	f3af 8000 	nop.w
 8008e36:	4621      	mov	r1, r4
 8008e38:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e3c:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8008e3e:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e40:	42b5      	cmp	r5, r6
 8008e42:	dbf6      	blt.n	8008e32 <_read+0xa>
  }

  return len;
}
 8008e44:	4630      	mov	r0, r6
 8008e46:	bd70      	pop	{r4, r5, r6, pc}

08008e48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008e48:	b570      	push	{r4, r5, r6, lr}
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e4e:	2500      	movs	r5, #0
 8008e50:	e004      	b.n	8008e5c <_write+0x14>
  {
    __io_putchar(*ptr++);
 8008e52:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008e56:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e5a:	3501      	adds	r5, #1
 8008e5c:	42b5      	cmp	r5, r6
 8008e5e:	dbf8      	blt.n	8008e52 <_write+0xa>
  }
  return len;
}
 8008e60:	4630      	mov	r0, r6
 8008e62:	bd70      	pop	{r4, r5, r6, pc}

08008e64 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8008e64:	f04f 30ff 	mov.w	r0, #4294967295
 8008e68:	4770      	bx	lr

08008e6a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8008e6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008e6e:	604b      	str	r3, [r1, #4]
  return 0;
}
 8008e70:	2000      	movs	r0, #0
 8008e72:	4770      	bx	lr

08008e74 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8008e74:	2001      	movs	r0, #1
 8008e76:	4770      	bx	lr

08008e78 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8008e78:	2000      	movs	r0, #0
 8008e7a:	4770      	bx	lr

08008e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008e7c:	b510      	push	{r4, lr}
 8008e7e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008e80:	4a0c      	ldr	r2, [pc, #48]	@ (8008eb4 <_sbrk+0x38>)
 8008e82:	490d      	ldr	r1, [pc, #52]	@ (8008eb8 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008e84:	480d      	ldr	r0, [pc, #52]	@ (8008ebc <_sbrk+0x40>)
 8008e86:	6800      	ldr	r0, [r0, #0]
 8008e88:	b140      	cbz	r0, 8008e9c <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008e8a:	480c      	ldr	r0, [pc, #48]	@ (8008ebc <_sbrk+0x40>)
 8008e8c:	6800      	ldr	r0, [r0, #0]
 8008e8e:	4403      	add	r3, r0
 8008e90:	1a52      	subs	r2, r2, r1
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d806      	bhi.n	8008ea4 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8008e96:	4a09      	ldr	r2, [pc, #36]	@ (8008ebc <_sbrk+0x40>)
 8008e98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8008e9a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8008e9c:	4807      	ldr	r0, [pc, #28]	@ (8008ebc <_sbrk+0x40>)
 8008e9e:	4c08      	ldr	r4, [pc, #32]	@ (8008ec0 <_sbrk+0x44>)
 8008ea0:	6004      	str	r4, [r0, #0]
 8008ea2:	e7f2      	b.n	8008e8a <_sbrk+0xe>
    errno = ENOMEM;
 8008ea4:	f002 f9ca 	bl	800b23c <__errno>
 8008ea8:	230c      	movs	r3, #12
 8008eaa:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8008eac:	f04f 30ff 	mov.w	r0, #4294967295
 8008eb0:	e7f3      	b.n	8008e9a <_sbrk+0x1e>
 8008eb2:	bf00      	nop
 8008eb4:	20020000 	.word	0x20020000
 8008eb8:	00006000 	.word	0x00006000
 8008ebc:	20001838 	.word	0x20001838
 8008ec0:	20003570 	.word	0x20003570

08008ec4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008ec4:	4a31      	ldr	r2, [pc, #196]	@ (8008f8c <SystemInit+0xc8>)
 8008ec6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8008eca:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008ece:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8008ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8008f90 <SystemInit+0xcc>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f003 030f 	and.w	r3, r3, #15
 8008eda:	2b06      	cmp	r3, #6
 8008edc:	d806      	bhi.n	8008eec <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8008ede:	4a2c      	ldr	r2, [pc, #176]	@ (8008f90 <SystemInit+0xcc>)
 8008ee0:	6813      	ldr	r3, [r2, #0]
 8008ee2:	f023 030f 	bic.w	r3, r3, #15
 8008ee6:	f043 0307 	orr.w	r3, r3, #7
 8008eea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8008eec:	4b29      	ldr	r3, [pc, #164]	@ (8008f94 <SystemInit+0xd0>)
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	f042 0201 	orr.w	r2, r2, #1
 8008ef4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8008efa:	6819      	ldr	r1, [r3, #0]
 8008efc:	4a26      	ldr	r2, [pc, #152]	@ (8008f98 <SystemInit+0xd4>)
 8008efe:	400a      	ands	r2, r1
 8008f00:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8008f02:	4b23      	ldr	r3, [pc, #140]	@ (8008f90 <SystemInit+0xcc>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f013 0f08 	tst.w	r3, #8
 8008f0a:	d006      	beq.n	8008f1a <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8008f0c:	4a20      	ldr	r2, [pc, #128]	@ (8008f90 <SystemInit+0xcc>)
 8008f0e:	6813      	ldr	r3, [r2, #0]
 8008f10:	f023 030f 	bic.w	r3, r3, #15
 8008f14:	f043 0307 	orr.w	r3, r3, #7
 8008f18:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8008f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8008f94 <SystemInit+0xd0>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8008f20:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8008f22:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8008f24:	491d      	ldr	r1, [pc, #116]	@ (8008f9c <SystemInit+0xd8>)
 8008f26:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8008f28:	491d      	ldr	r1, [pc, #116]	@ (8008fa0 <SystemInit+0xdc>)
 8008f2a:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8008f2c:	491d      	ldr	r1, [pc, #116]	@ (8008fa4 <SystemInit+0xe0>)
 8008f2e:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8008f30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8008f32:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8008f34:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8008f36:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8008f38:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008f3a:	6819      	ldr	r1, [r3, #0]
 8008f3c:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8008f40:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8008f42:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8008f44:	4b18      	ldr	r3, [pc, #96]	@ (8008fa8 <SystemInit+0xe4>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f36f 030f 	bfc	r3, #0, #16
 8008f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f50:	d203      	bcs.n	8008f5a <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8008f52:	4b16      	ldr	r3, [pc, #88]	@ (8008fac <SystemInit+0xe8>)
 8008f54:	2201      	movs	r2, #1
 8008f56:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8008f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8008f94 <SystemInit+0xd0>)
 8008f5c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008f60:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8008f64:	d110      	bne.n	8008f88 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8008f66:	4b0b      	ldr	r3, [pc, #44]	@ (8008f94 <SystemInit+0xd0>)
 8008f68:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8008f6c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f70:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8008f74:	4a0e      	ldr	r2, [pc, #56]	@ (8008fb0 <SystemInit+0xec>)
 8008f76:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8008f7a:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8008f7c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8008f80:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008f84:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8008f88:	4770      	bx	lr
 8008f8a:	bf00      	nop
 8008f8c:	e000ed00 	.word	0xe000ed00
 8008f90:	52002000 	.word	0x52002000
 8008f94:	58024400 	.word	0x58024400
 8008f98:	eaf6ed7f 	.word	0xeaf6ed7f
 8008f9c:	02020200 	.word	0x02020200
 8008fa0:	01ff0000 	.word	0x01ff0000
 8008fa4:	01010280 	.word	0x01010280
 8008fa8:	5c001000 	.word	0x5c001000
 8008fac:	51008000 	.word	0x51008000
 8008fb0:	52004000 	.word	0x52004000

08008fb4 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8008fb4:	4a05      	ldr	r2, [pc, #20]	@ (8008fcc <ExitRun0Mode+0x18>)
 8008fb6:	68d3      	ldr	r3, [r2, #12]
 8008fb8:	f043 0302 	orr.w	r3, r3, #2
 8008fbc:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8008fbe:	4b03      	ldr	r3, [pc, #12]	@ (8008fcc <ExitRun0Mode+0x18>)
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8008fc6:	d0fa      	beq.n	8008fbe <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8008fc8:	4770      	bx	lr
 8008fca:	bf00      	nop
 8008fcc:	58024800 	.word	0x58024800

08008fd0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008fd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	4910      	ldr	r1, [pc, #64]	@ (8009018 <MX_USB_DEVICE_Init+0x48>)
 8008fd6:	4811      	ldr	r0, [pc, #68]	@ (800901c <MX_USB_DEVICE_Init+0x4c>)
 8008fd8:	f000 fc4e 	bl	8009878 <USBD_Init>
 8008fdc:	b980      	cbnz	r0, 8009000 <MX_USB_DEVICE_Init+0x30>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008fde:	4910      	ldr	r1, [pc, #64]	@ (8009020 <MX_USB_DEVICE_Init+0x50>)
 8008fe0:	480e      	ldr	r0, [pc, #56]	@ (800901c <MX_USB_DEVICE_Init+0x4c>)
 8008fe2:	f000 fc6d 	bl	80098c0 <USBD_RegisterClass>
 8008fe6:	b970      	cbnz	r0, 8009006 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008fe8:	490e      	ldr	r1, [pc, #56]	@ (8009024 <MX_USB_DEVICE_Init+0x54>)
 8008fea:	480c      	ldr	r0, [pc, #48]	@ (800901c <MX_USB_DEVICE_Init+0x4c>)
 8008fec:	f000 fa3b 	bl	8009466 <USBD_CDC_RegisterInterface>
 8008ff0:	b960      	cbnz	r0, 800900c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008ff2:	480a      	ldr	r0, [pc, #40]	@ (800901c <MX_USB_DEVICE_Init+0x4c>)
 8008ff4:	f000 fc92 	bl	800991c <USBD_Start>
 8008ff8:	b958      	cbnz	r0, 8009012 <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8008ffa:	f7fb fd9b 	bl	8004b34 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008ffe:	bd08      	pop	{r3, pc}
    Error_Handler();
 8009000:	f7f9 fca8 	bl	8002954 <Error_Handler>
 8009004:	e7eb      	b.n	8008fde <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 8009006:	f7f9 fca5 	bl	8002954 <Error_Handler>
 800900a:	e7ed      	b.n	8008fe8 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800900c:	f7f9 fca2 	bl	8002954 <Error_Handler>
 8009010:	e7ef      	b.n	8008ff2 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8009012:	f7f9 fc9f 	bl	8002954 <Error_Handler>
 8009016:	e7f0      	b.n	8008ffa <MX_USB_DEVICE_Init+0x2a>
 8009018:	200000f8 	.word	0x200000f8
 800901c:	2000183c 	.word	0x2000183c
 8009020:	2000006c 	.word	0x2000006c
 8009024:	200000b0 	.word	0x200000b0

08009028 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009028:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800902a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800902e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8009032:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

  if (hcdc == NULL)
 8009036:	b18c      	cbz	r4, 800905c <USBD_CDC_EP0_RxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009038:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800903c:	6843      	ldr	r3, [r0, #4]
 800903e:	b17b      	cbz	r3, 8009060 <USBD_CDC_EP0_RxReady+0x38>
 8009040:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8009044:	28ff      	cmp	r0, #255	@ 0xff
 8009046:	d00d      	beq.n	8009064 <USBD_CDC_EP0_RxReady+0x3c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 800904e:	4621      	mov	r1, r4
 8009050:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8009052:	23ff      	movs	r3, #255	@ 0xff
 8009054:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009058:	2000      	movs	r0, #0
}
 800905a:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800905c:	2003      	movs	r0, #3
 800905e:	e7fc      	b.n	800905a <USBD_CDC_EP0_RxReady+0x32>
  return (uint8_t)USBD_OK;
 8009060:	2000      	movs	r0, #0
 8009062:	e7fa      	b.n	800905a <USBD_CDC_EP0_RxReady+0x32>
 8009064:	2000      	movs	r0, #0
 8009066:	e7f8      	b.n	800905a <USBD_CDC_EP0_RxReady+0x32>

08009068 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009068:	230a      	movs	r3, #10
 800906a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800906c:	4800      	ldr	r0, [pc, #0]	@ (8009070 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800906e:	4770      	bx	lr
 8009070:	200000a4 	.word	0x200000a4

08009074 <USBD_CDC_GetOtherSpeedCfgDesc>:
{
 8009074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009076:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009078:	4f0f      	ldr	r7, [pc, #60]	@ (80090b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800907a:	2182      	movs	r1, #130	@ 0x82
 800907c:	4638      	mov	r0, r7
 800907e:	f000 fe00 	bl	8009c82 <USBD_GetEpDesc>
 8009082:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009084:	2101      	movs	r1, #1
 8009086:	4638      	mov	r0, r7
 8009088:	f000 fdfb 	bl	8009c82 <USBD_GetEpDesc>
 800908c:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800908e:	2181      	movs	r1, #129	@ 0x81
 8009090:	4638      	mov	r0, r7
 8009092:	f000 fdf6 	bl	8009c82 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8009096:	b10d      	cbz	r5, 800909c <USBD_CDC_GetOtherSpeedCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009098:	2210      	movs	r2, #16
 800909a:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800909c:	b11c      	cbz	r4, 80090a6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800909e:	2240      	movs	r2, #64	@ 0x40
 80090a0:	7122      	strb	r2, [r4, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 80090a6:	b118      	cbz	r0, 80090b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80090a8:	2240      	movs	r2, #64	@ 0x40
 80090aa:	7102      	strb	r2, [r0, #4]
 80090ac:	2200      	movs	r2, #0
 80090ae:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80090b0:	2343      	movs	r3, #67	@ 0x43
 80090b2:	8033      	strh	r3, [r6, #0]
}
 80090b4:	4800      	ldr	r0, [pc, #0]	@ (80090b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 80090b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090b8:	20000028 	.word	0x20000028

080090bc <USBD_CDC_GetFSCfgDesc>:
{
 80090bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090be:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80090c0:	4f0f      	ldr	r7, [pc, #60]	@ (8009100 <USBD_CDC_GetFSCfgDesc+0x44>)
 80090c2:	2182      	movs	r1, #130	@ 0x82
 80090c4:	4638      	mov	r0, r7
 80090c6:	f000 fddc 	bl	8009c82 <USBD_GetEpDesc>
 80090ca:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80090cc:	2101      	movs	r1, #1
 80090ce:	4638      	mov	r0, r7
 80090d0:	f000 fdd7 	bl	8009c82 <USBD_GetEpDesc>
 80090d4:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80090d6:	2181      	movs	r1, #129	@ 0x81
 80090d8:	4638      	mov	r0, r7
 80090da:	f000 fdd2 	bl	8009c82 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 80090de:	b10d      	cbz	r5, 80090e4 <USBD_CDC_GetFSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80090e0:	2210      	movs	r2, #16
 80090e2:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 80090e4:	b11c      	cbz	r4, 80090ee <USBD_CDC_GetFSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80090e6:	2240      	movs	r2, #64	@ 0x40
 80090e8:	7122      	strb	r2, [r4, #4]
 80090ea:	2200      	movs	r2, #0
 80090ec:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 80090ee:	b118      	cbz	r0, 80090f8 <USBD_CDC_GetFSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80090f0:	2240      	movs	r2, #64	@ 0x40
 80090f2:	7102      	strb	r2, [r0, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80090f8:	2343      	movs	r3, #67	@ 0x43
 80090fa:	8033      	strh	r3, [r6, #0]
}
 80090fc:	4800      	ldr	r0, [pc, #0]	@ (8009100 <USBD_CDC_GetFSCfgDesc+0x44>)
 80090fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009100:	20000028 	.word	0x20000028

08009104 <USBD_CDC_GetHSCfgDesc>:
{
 8009104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009106:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009108:	4f0f      	ldr	r7, [pc, #60]	@ (8009148 <USBD_CDC_GetHSCfgDesc+0x44>)
 800910a:	2182      	movs	r1, #130	@ 0x82
 800910c:	4638      	mov	r0, r7
 800910e:	f000 fdb8 	bl	8009c82 <USBD_GetEpDesc>
 8009112:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009114:	2101      	movs	r1, #1
 8009116:	4638      	mov	r0, r7
 8009118:	f000 fdb3 	bl	8009c82 <USBD_GetEpDesc>
 800911c:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800911e:	2181      	movs	r1, #129	@ 0x81
 8009120:	4638      	mov	r0, r7
 8009122:	f000 fdae 	bl	8009c82 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8009126:	b10d      	cbz	r5, 800912c <USBD_CDC_GetHSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009128:	2210      	movs	r2, #16
 800912a:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800912c:	b11c      	cbz	r4, 8009136 <USBD_CDC_GetHSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800912e:	2200      	movs	r2, #0
 8009130:	7122      	strb	r2, [r4, #4]
 8009132:	2202      	movs	r2, #2
 8009134:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8009136:	b118      	cbz	r0, 8009140 <USBD_CDC_GetHSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009138:	2200      	movs	r2, #0
 800913a:	7102      	strb	r2, [r0, #4]
 800913c:	2202      	movs	r2, #2
 800913e:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009140:	2343      	movs	r3, #67	@ 0x43
 8009142:	8033      	strh	r3, [r6, #0]
}
 8009144:	4800      	ldr	r0, [pc, #0]	@ (8009148 <USBD_CDC_GetHSCfgDesc+0x44>)
 8009146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009148:	20000028 	.word	0x20000028

0800914c <USBD_CDC_DataOut>:
{
 800914c:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800914e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009152:	33b0      	adds	r3, #176	@ 0xb0
 8009154:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009158:	b195      	cbz	r5, 8009180 <USBD_CDC_DataOut+0x34>
 800915a:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800915c:	f000 fb34 	bl	80097c8 <USBD_LL_GetRxDataSize>
 8009160:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009164:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009168:	33b0      	adds	r3, #176	@ 0xb0
 800916a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800916e:	6863      	ldr	r3, [r4, #4]
 8009170:	68db      	ldr	r3, [r3, #12]
 8009172:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8009176:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 800917a:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800917c:	2000      	movs	r0, #0
}
 800917e:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8009180:	2003      	movs	r0, #3
 8009182:	e7fc      	b.n	800917e <USBD_CDC_DataOut+0x32>

08009184 <USBD_CDC_DataIn>:
{
 8009184:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009186:	f8d0 52c8 	ldr.w	r5, [r0, #712]	@ 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800918a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800918e:	33b0      	adds	r3, #176	@ 0xb0
 8009190:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8009194:	b384      	cbz	r4, 80091f8 <USBD_CDC_DataIn+0x74>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009196:	f001 030f 	and.w	r3, r1, #15
 800919a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800919e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80091a2:	6992      	ldr	r2, [r2, #24]
 80091a4:	b14a      	cbz	r2, 80091ba <USBD_CDC_DataIn+0x36>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80091a6:	eb03 0cc3 	add.w	ip, r3, r3, lsl #3
 80091aa:	eb05 058c 	add.w	r5, r5, ip, lsl #2
 80091ae:	69ed      	ldr	r5, [r5, #28]
 80091b0:	fbb2 fcf5 	udiv	ip, r2, r5
 80091b4:	fb05 221c 	mls	r2, r5, ip, r2
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80091b8:	b192      	cbz	r2, 80091e0 <USBD_CDC_DataIn+0x5c>
    hcdc->TxState = 0U;
 80091ba:	2300      	movs	r3, #0
 80091bc:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80091c0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80091c4:	33b0      	adds	r3, #176	@ 0xb0
 80091c6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80091ca:	6843      	ldr	r3, [r0, #4]
 80091cc:	691b      	ldr	r3, [r3, #16]
 80091ce:	b1ab      	cbz	r3, 80091fc <USBD_CDC_DataIn+0x78>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80091d0:	460a      	mov	r2, r1
 80091d2:	f504 7104 	add.w	r1, r4, #528	@ 0x210
 80091d6:	f8d4 0208 	ldr.w	r0, [r4, #520]	@ 0x208
 80091da:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80091dc:	2000      	movs	r0, #0
}
 80091de:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80091e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80091e4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80091e8:	2400      	movs	r4, #0
 80091ea:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80091ec:	4623      	mov	r3, r4
 80091ee:	4622      	mov	r2, r4
 80091f0:	f000 fb32 	bl	8009858 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 80091f4:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80091f6:	e7f2      	b.n	80091de <USBD_CDC_DataIn+0x5a>
    return (uint8_t)USBD_FAIL;
 80091f8:	2003      	movs	r0, #3
 80091fa:	e7f0      	b.n	80091de <USBD_CDC_DataIn+0x5a>
  return (uint8_t)USBD_OK;
 80091fc:	2000      	movs	r0, #0
 80091fe:	e7ee      	b.n	80091de <USBD_CDC_DataIn+0x5a>

08009200 <USBD_CDC_Setup>:
{
 8009200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009202:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009204:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009208:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800920c:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
  uint8_t ifalt = 0U;
 8009210:	2200      	movs	r2, #0
 8009212:	f88d 2007 	strb.w	r2, [sp, #7]
  uint16_t status_info = 0U;
 8009216:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (hcdc == NULL)
 800921a:	2f00      	cmp	r7, #0
 800921c:	d078      	beq.n	8009310 <USBD_CDC_Setup+0x110>
 800921e:	4604      	mov	r4, r0
 8009220:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009222:	7809      	ldrb	r1, [r1, #0]
 8009224:	f011 0660 	ands.w	r6, r1, #96	@ 0x60
 8009228:	d034      	beq.n	8009294 <USBD_CDC_Setup+0x94>
 800922a:	2e20      	cmp	r6, #32
 800922c:	d169      	bne.n	8009302 <USBD_CDC_Setup+0x102>
      if (req->wLength != 0U)
 800922e:	88ea      	ldrh	r2, [r5, #6]
 8009230:	b32a      	cbz	r2, 800927e <USBD_CDC_Setup+0x7e>
        if ((req->bmRequest & 0x80U) != 0U)
 8009232:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8009236:	d10e      	bne.n	8009256 <USBD_CDC_Setup+0x56>
          hcdc->CmdOpCode = req->bRequest;
 8009238:	786b      	ldrb	r3, [r5, #1]
 800923a:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800923e:	88ea      	ldrh	r2, [r5, #6]
 8009240:	2a3f      	cmp	r2, #63	@ 0x3f
 8009242:	d81a      	bhi.n	800927a <USBD_CDC_Setup+0x7a>
 8009244:	b2d2      	uxtb	r2, r2
 8009246:	f887 2201 	strb.w	r2, [r7, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800924a:	4639      	mov	r1, r7
 800924c:	4620      	mov	r0, r4
 800924e:	f001 f994 	bl	800a57a <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8009252:	2600      	movs	r6, #0
 8009254:	e059      	b.n	800930a <USBD_CDC_Setup+0x10a>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009256:	33b0      	adds	r3, #176	@ 0xb0
 8009258:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	4639      	mov	r1, r7
 8009262:	7868      	ldrb	r0, [r5, #1]
 8009264:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009266:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009268:	2a07      	cmp	r2, #7
 800926a:	bf28      	it	cs
 800926c:	2207      	movcs	r2, #7
 800926e:	4639      	mov	r1, r7
 8009270:	4620      	mov	r0, r4
 8009272:	f001 f96d 	bl	800a550 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8009276:	2600      	movs	r6, #0
 8009278:	e047      	b.n	800930a <USBD_CDC_Setup+0x10a>
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800927a:	2240      	movs	r2, #64	@ 0x40
 800927c:	e7e3      	b.n	8009246 <USBD_CDC_Setup+0x46>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800927e:	33b0      	adds	r3, #176	@ 0xb0
 8009280:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	2200      	movs	r2, #0
 800928a:	4629      	mov	r1, r5
 800928c:	7868      	ldrb	r0, [r5, #1]
 800928e:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8009290:	2600      	movs	r6, #0
 8009292:	e03a      	b.n	800930a <USBD_CDC_Setup+0x10a>
      switch (req->bRequest)
 8009294:	786f      	ldrb	r7, [r5, #1]
 8009296:	2f0b      	cmp	r7, #11
 8009298:	d82e      	bhi.n	80092f8 <USBD_CDC_Setup+0xf8>
 800929a:	e8df f007 	tbb	[pc, r7]
 800929e:	3606      	.short	0x3606
 80092a0:	2d2d2d2d 	.word	0x2d2d2d2d
 80092a4:	2d2d2d2d 	.word	0x2d2d2d2d
 80092a8:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092aa:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80092ae:	2b03      	cmp	r3, #3
 80092b0:	d004      	beq.n	80092bc <USBD_CDC_Setup+0xbc>
            USBD_CtlError(pdev, req);
 80092b2:	4629      	mov	r1, r5
 80092b4:	f000 fd22 	bl	8009cfc <USBD_CtlError>
            ret = USBD_FAIL;
 80092b8:	2603      	movs	r6, #3
 80092ba:	e026      	b.n	800930a <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80092bc:	2202      	movs	r2, #2
 80092be:	a901      	add	r1, sp, #4
 80092c0:	f001 f946 	bl	800a550 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80092c4:	463e      	mov	r6, r7
 80092c6:	e020      	b.n	800930a <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092c8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80092cc:	2b03      	cmp	r3, #3
 80092ce:	d004      	beq.n	80092da <USBD_CDC_Setup+0xda>
            USBD_CtlError(pdev, req);
 80092d0:	4629      	mov	r1, r5
 80092d2:	f000 fd13 	bl	8009cfc <USBD_CtlError>
            ret = USBD_FAIL;
 80092d6:	2603      	movs	r6, #3
 80092d8:	e017      	b.n	800930a <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80092da:	2201      	movs	r2, #1
 80092dc:	f10d 0107 	add.w	r1, sp, #7
 80092e0:	f001 f936 	bl	800a550 <USBD_CtlSendData>
 80092e4:	e011      	b.n	800930a <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80092e6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80092ea:	2b03      	cmp	r3, #3
 80092ec:	d00d      	beq.n	800930a <USBD_CDC_Setup+0x10a>
            USBD_CtlError(pdev, req);
 80092ee:	4629      	mov	r1, r5
 80092f0:	f000 fd04 	bl	8009cfc <USBD_CtlError>
            ret = USBD_FAIL;
 80092f4:	2603      	movs	r6, #3
 80092f6:	e008      	b.n	800930a <USBD_CDC_Setup+0x10a>
          USBD_CtlError(pdev, req);
 80092f8:	4629      	mov	r1, r5
 80092fa:	f000 fcff 	bl	8009cfc <USBD_CtlError>
          ret = USBD_FAIL;
 80092fe:	2603      	movs	r6, #3
          break;
 8009300:	e003      	b.n	800930a <USBD_CDC_Setup+0x10a>
      USBD_CtlError(pdev, req);
 8009302:	4629      	mov	r1, r5
 8009304:	f000 fcfa 	bl	8009cfc <USBD_CtlError>
      ret = USBD_FAIL;
 8009308:	2603      	movs	r6, #3
}
 800930a:	4630      	mov	r0, r6
 800930c:	b003      	add	sp, #12
 800930e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8009310:	2603      	movs	r6, #3
 8009312:	e7fa      	b.n	800930a <USBD_CDC_Setup+0x10a>

08009314 <USBD_CDC_DeInit>:
{
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009318:	2181      	movs	r1, #129	@ 0x81
 800931a:	f000 fa7d 	bl	8009818 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800931e:	2500      	movs	r5, #0
 8009320:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009322:	2101      	movs	r1, #1
 8009324:	4620      	mov	r0, r4
 8009326:	f000 fa77 	bl	8009818 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800932a:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800932e:	2182      	movs	r1, #130	@ 0x82
 8009330:	4620      	mov	r0, r4
 8009332:	f000 fa71 	bl	8009818 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009336:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800933a:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800933e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009342:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8009346:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800934a:	b19a      	cbz	r2, 8009374 <USBD_CDC_DeInit+0x60>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800934c:	33b0      	adds	r3, #176	@ 0xb0
 800934e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009358:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800935c:	33b0      	adds	r3, #176	@ 0xb0
 800935e:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8009362:	f000 fa3b 	bl	80097dc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009366:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800936a:	33b0      	adds	r3, #176	@ 0xb0
 800936c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 8009370:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8009374:	2000      	movs	r0, #0
 8009376:	bd38      	pop	{r3, r4, r5, pc}

08009378 <USBD_CDC_Init>:
{
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800937c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009380:	f000 fa28 	bl	80097d4 <USBD_static_malloc>
  if (hcdc == NULL)
 8009384:	2800      	cmp	r0, #0
 8009386:	d049      	beq.n	800941c <USBD_CDC_Init+0xa4>
 8009388:	4605      	mov	r5, r0
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800938a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800938e:	2100      	movs	r1, #0
 8009390:	f001 ff02 	bl	800b198 <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009394:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009398:	33b0      	adds	r3, #176	@ 0xb0
 800939a:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800939e:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093a2:	7c23      	ldrb	r3, [r4, #16]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d141      	bne.n	800942c <USBD_CDC_Init+0xb4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80093a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093ac:	2202      	movs	r2, #2
 80093ae:	2181      	movs	r1, #129	@ 0x81
 80093b0:	4620      	mov	r0, r4
 80093b2:	f000 fa26 	bl	8009802 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80093b6:	2601      	movs	r6, #1
 80093b8:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80093ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093be:	2202      	movs	r2, #2
 80093c0:	4631      	mov	r1, r6
 80093c2:	4620      	mov	r0, r4
 80093c4:	f000 fa1d 	bl	8009802 <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80093c8:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80093cc:	2310      	movs	r3, #16
 80093ce:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80093d2:	2308      	movs	r3, #8
 80093d4:	2203      	movs	r2, #3
 80093d6:	2182      	movs	r1, #130	@ 0x82
 80093d8:	4620      	mov	r0, r4
 80093da:	f000 fa12 	bl	8009802 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80093de:	2301      	movs	r3, #1
 80093e0:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  hcdc->RxBuffer = NULL;
 80093e4:	2600      	movs	r6, #0
 80093e6:	f8c5 6204 	str.w	r6, [r5, #516]	@ 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80093ea:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80093ee:	33b0      	adds	r3, #176	@ 0xb0
 80093f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4798      	blx	r3
  hcdc->TxState = 0U;
 80093fa:	f8c5 6214 	str.w	r6, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 80093fe:	f8c5 6218 	str.w	r6, [r5, #536]	@ 0x218
  if (hcdc->RxBuffer == NULL)
 8009402:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 8009406:	b362      	cbz	r2, 8009462 <USBD_CDC_Init+0xea>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009408:	7c25      	ldrb	r5, [r4, #16]
 800940a:	bb1d      	cbnz	r5, 8009454 <USBD_CDC_Init+0xdc>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800940c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009410:	2101      	movs	r1, #1
 8009412:	4620      	mov	r0, r4
 8009414:	f000 fa28 	bl	8009868 <USBD_LL_PrepareReceive>
}
 8009418:	4628      	mov	r0, r5
 800941a:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800941c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009420:	33b0      	adds	r3, #176	@ 0xb0
 8009422:	2200      	movs	r2, #0
 8009424:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009428:	2502      	movs	r5, #2
 800942a:	e7f5      	b.n	8009418 <USBD_CDC_Init+0xa0>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800942c:	2340      	movs	r3, #64	@ 0x40
 800942e:	2202      	movs	r2, #2
 8009430:	2181      	movs	r1, #129	@ 0x81
 8009432:	4620      	mov	r0, r4
 8009434:	f000 f9e5 	bl	8009802 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009438:	2601      	movs	r6, #1
 800943a:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800943c:	2340      	movs	r3, #64	@ 0x40
 800943e:	2202      	movs	r2, #2
 8009440:	4631      	mov	r1, r6
 8009442:	4620      	mov	r0, r4
 8009444:	f000 f9dd 	bl	8009802 <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009448:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800944c:	2310      	movs	r3, #16
 800944e:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 8009452:	e7be      	b.n	80093d2 <USBD_CDC_Init+0x5a>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009454:	2340      	movs	r3, #64	@ 0x40
 8009456:	2101      	movs	r1, #1
 8009458:	4620      	mov	r0, r4
 800945a:	f000 fa05 	bl	8009868 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800945e:	2500      	movs	r5, #0
 8009460:	e7da      	b.n	8009418 <USBD_CDC_Init+0xa0>
    return (uint8_t)USBD_EMEM;
 8009462:	2502      	movs	r5, #2
 8009464:	e7d8      	b.n	8009418 <USBD_CDC_Init+0xa0>

08009466 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8009466:	b139      	cbz	r1, 8009478 <USBD_CDC_RegisterInterface+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 8009468:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800946c:	33b0      	adds	r3, #176	@ 0xb0
 800946e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009472:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 8009474:	2000      	movs	r0, #0
 8009476:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009478:	2003      	movs	r0, #3
}
 800947a:	4770      	bx	lr

0800947c <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800947c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009480:	33b0      	adds	r3, #176	@ 0xb0
 8009482:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009486:	b12b      	cbz	r3, 8009494 <USBD_CDC_SetTxBuffer+0x18>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8009488:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800948c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009490:	2000      	movs	r0, #0
 8009492:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009494:	2003      	movs	r0, #3
}
 8009496:	4770      	bx	lr

08009498 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009498:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800949c:	33b0      	adds	r3, #176	@ 0xb0
 800949e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 80094a2:	b11b      	cbz	r3, 80094ac <USBD_CDC_SetRxBuffer+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 80094a4:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80094a8:	2000      	movs	r0, #0
 80094aa:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80094ac:	2003      	movs	r0, #3
}
 80094ae:	4770      	bx	lr

080094b0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80094b0:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094b2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80094b6:	33b0      	adds	r3, #176	@ 0xb0
 80094b8:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80094bc:	b18a      	cbz	r2, 80094e2 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 80094be:	f8d2 3214 	ldr.w	r3, [r2, #532]	@ 0x214
 80094c2:	b10b      	cbz	r3, 80094c8 <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 80094c4:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 80094c6:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 80094c8:	2301      	movs	r3, #1
 80094ca:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80094ce:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210
 80094d2:	62c3      	str	r3, [r0, #44]	@ 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80094d4:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 80094d8:	2181      	movs	r1, #129	@ 0x81
 80094da:	f000 f9bd 	bl	8009858 <USBD_LL_Transmit>
    ret = USBD_OK;
 80094de:	2000      	movs	r0, #0
 80094e0:	e7f1      	b.n	80094c6 <USBD_CDC_TransmitPacket+0x16>
    return (uint8_t)USBD_FAIL;
 80094e2:	2003      	movs	r0, #3
 80094e4:	e7ef      	b.n	80094c6 <USBD_CDC_TransmitPacket+0x16>

080094e6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80094e6:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094e8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80094ec:	33b0      	adds	r3, #176	@ 0xb0
 80094ee:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80094f2:	b192      	cbz	r2, 800951a <USBD_CDC_ReceivePacket+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094f4:	7c04      	ldrb	r4, [r0, #16]
 80094f6:	b944      	cbnz	r4, 800950a <USBD_CDC_ReceivePacket+0x24>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80094f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80094fc:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8009500:	2101      	movs	r1, #1
 8009502:	f000 f9b1 	bl	8009868 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8009506:	4620      	mov	r0, r4
 8009508:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800950a:	2340      	movs	r3, #64	@ 0x40
 800950c:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8009510:	2101      	movs	r1, #1
 8009512:	f000 f9a9 	bl	8009868 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8009516:	2400      	movs	r4, #0
 8009518:	e7f5      	b.n	8009506 <USBD_CDC_ReceivePacket+0x20>
    return (uint8_t)USBD_FAIL;
 800951a:	2403      	movs	r4, #3
 800951c:	e7f3      	b.n	8009506 <USBD_CDC_ReceivePacket+0x20>

0800951e <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800951e:	2000      	movs	r0, #0
 8009520:	4770      	bx	lr

08009522 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8009522:	2000      	movs	r0, #0
 8009524:	4770      	bx	lr

08009526 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8009526:	2000      	movs	r0, #0
 8009528:	4770      	bx	lr
	...

0800952c <CDC_Receive_FS>:
{
 800952c:	b510      	push	{r4, lr}
 800952e:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009530:	4c04      	ldr	r4, [pc, #16]	@ (8009544 <CDC_Receive_FS+0x18>)
 8009532:	4620      	mov	r0, r4
 8009534:	f7ff ffb0 	bl	8009498 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009538:	4620      	mov	r0, r4
 800953a:	f7ff ffd4 	bl	80094e6 <USBD_CDC_ReceivePacket>
}
 800953e:	2000      	movs	r0, #0
 8009540:	bd10      	pop	{r4, pc}
 8009542:	bf00      	nop
 8009544:	2000183c 	.word	0x2000183c

08009548 <CDC_Init_FS>:
{
 8009548:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800954a:	4c06      	ldr	r4, [pc, #24]	@ (8009564 <CDC_Init_FS+0x1c>)
 800954c:	2200      	movs	r2, #0
 800954e:	4906      	ldr	r1, [pc, #24]	@ (8009568 <CDC_Init_FS+0x20>)
 8009550:	4620      	mov	r0, r4
 8009552:	f7ff ff93 	bl	800947c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009556:	4905      	ldr	r1, [pc, #20]	@ (800956c <CDC_Init_FS+0x24>)
 8009558:	4620      	mov	r0, r4
 800955a:	f7ff ff9d 	bl	8009498 <USBD_CDC_SetRxBuffer>
}
 800955e:	2000      	movs	r0, #0
 8009560:	bd10      	pop	{r4, pc}
 8009562:	bf00      	nop
 8009564:	2000183c 	.word	0x2000183c
 8009568:	20001b18 	.word	0x20001b18
 800956c:	20002318 	.word	0x20002318

08009570 <CDC_Transmit_FS>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009570:	4b09      	ldr	r3, [pc, #36]	@ (8009598 <CDC_Transmit_FS+0x28>)
 8009572:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
  if (hcdc->TxState != 0){
 8009576:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800957a:	b10b      	cbz	r3, 8009580 <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 800957c:	2001      	movs	r0, #1
}
 800957e:	4770      	bx	lr
{
 8009580:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009582:	4c05      	ldr	r4, [pc, #20]	@ (8009598 <CDC_Transmit_FS+0x28>)
 8009584:	460a      	mov	r2, r1
 8009586:	4601      	mov	r1, r0
 8009588:	4620      	mov	r0, r4
 800958a:	f7ff ff77 	bl	800947c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800958e:	4620      	mov	r0, r4
 8009590:	f7ff ff8e 	bl	80094b0 <USBD_CDC_TransmitPacket>
}
 8009594:	bd10      	pop	{r4, pc}
 8009596:	bf00      	nop
 8009598:	2000183c 	.word	0x2000183c

0800959c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800959c:	b530      	push	{r4, r5, lr}
 800959e:	b0b9      	sub	sp, #228	@ 0xe4
 80095a0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095a2:	2100      	movs	r1, #0
 80095a4:	9133      	str	r1, [sp, #204]	@ 0xcc
 80095a6:	9134      	str	r1, [sp, #208]	@ 0xd0
 80095a8:	9135      	str	r1, [sp, #212]	@ 0xd4
 80095aa:	9136      	str	r1, [sp, #216]	@ 0xd8
 80095ac:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80095ae:	22c0      	movs	r2, #192	@ 0xc0
 80095b0:	a802      	add	r0, sp, #8
 80095b2:	f001 fdf1 	bl	800b198 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80095b6:	6822      	ldr	r2, [r4, #0]
 80095b8:	4b22      	ldr	r3, [pc, #136]	@ (8009644 <HAL_PCD_MspInit+0xa8>)
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d001      	beq.n	80095c2 <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80095be:	b039      	add	sp, #228	@ 0xe4
 80095c0:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80095c2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80095c6:	2300      	movs	r3, #0
 80095c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80095cc:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80095d0:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80095d2:	a802      	add	r0, sp, #8
 80095d4:	f7fc f9a2 	bl	800591c <HAL_RCCEx_PeriphCLKConfig>
 80095d8:	bb88      	cbnz	r0, 800963e <HAL_PCD_MspInit+0xa2>
    HAL_PWREx_EnableUSBVoltageDetector();
 80095da:	f7fb faab 	bl	8004b34 <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80095de:	4c1a      	ldr	r4, [pc, #104]	@ (8009648 <HAL_PCD_MspInit+0xac>)
 80095e0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 80095e4:	f043 0301 	orr.w	r3, r3, #1
 80095e8:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 80095ec:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 80095f0:	f003 0301 	and.w	r3, r3, #1
 80095f4:	9300      	str	r3, [sp, #0]
 80095f6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80095f8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80095fc:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095fe:	2302      	movs	r3, #2
 8009600:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009602:	2500      	movs	r5, #0
 8009604:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009606:	9536      	str	r5, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8009608:	230a      	movs	r3, #10
 800960a:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800960c:	a933      	add	r1, sp, #204	@ 0xcc
 800960e:	480f      	ldr	r0, [pc, #60]	@ (800964c <HAL_PCD_MspInit+0xb0>)
 8009610:	f7fa f820 	bl	8003654 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009614:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8009618:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800961c:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8009620:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8009624:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009628:	9301      	str	r3, [sp, #4]
 800962a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800962c:	462a      	mov	r2, r5
 800962e:	4629      	mov	r1, r5
 8009630:	2065      	movs	r0, #101	@ 0x65
 8009632:	f7f9 fd69 	bl	8003108 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009636:	2065      	movs	r0, #101	@ 0x65
 8009638:	f7f9 fd76 	bl	8003128 <HAL_NVIC_EnableIRQ>
}
 800963c:	e7bf      	b.n	80095be <HAL_PCD_MspInit+0x22>
      Error_Handler();
 800963e:	f7f9 f989 	bl	8002954 <Error_Handler>
 8009642:	e7ca      	b.n	80095da <HAL_PCD_MspInit+0x3e>
 8009644:	40080000 	.word	0x40080000
 8009648:	58024400 	.word	0x58024400
 800964c:	58020000 	.word	0x58020000

08009650 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009650:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009652:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 8009656:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800965a:	f000 f975 	bl	8009948 <USBD_LL_SetupStage>
}
 800965e:	bd08      	pop	{r3, pc}

08009660 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009660:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009662:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8009666:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800966a:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 800966e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8009672:	f000 fa36 	bl	8009ae2 <USBD_LL_DataOutStage>
}
 8009676:	bd08      	pop	{r3, pc}

08009678 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009678:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800967a:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800967e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8009682:	6a1a      	ldr	r2, [r3, #32]
 8009684:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8009688:	f000 fa8b 	bl	8009ba2 <USBD_LL_DataInStage>
}
 800968c:	bd08      	pop	{r3, pc}

0800968e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800968e:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009690:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8009694:	f000 f9d3 	bl	8009a3e <USBD_LL_SOF>
}
 8009698:	bd08      	pop	{r3, pc}

0800969a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800969a:	b510      	push	{r4, lr}
 800969c:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800969e:	79c1      	ldrb	r1, [r0, #7]
 80096a0:	b111      	cbz	r1, 80096a8 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80096a2:	2902      	cmp	r1, #2
 80096a4:	d109      	bne.n	80096ba <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 80096a6:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80096a8:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80096ac:	f000 f9aa 	bl	8009a04 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80096b0:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80096b4:	f000 f974 	bl	80099a0 <USBD_LL_Reset>
}
 80096b8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80096ba:	f7f9 f94b 	bl	8002954 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80096be:	2101      	movs	r1, #1
 80096c0:	e7f2      	b.n	80096a8 <HAL_PCD_ResetCallback+0xe>
	...

080096c4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096c4:	b510      	push	{r4, lr}
 80096c6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80096c8:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80096cc:	f000 f99d 	bl	8009a0a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80096d0:	6822      	ldr	r2, [r4, #0]
 80096d2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 80096d6:	f043 0301 	orr.w	r3, r3, #1
 80096da:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80096de:	7ae3      	ldrb	r3, [r4, #11]
 80096e0:	b123      	cbz	r3, 80096ec <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80096e2:	4a03      	ldr	r2, [pc, #12]	@ (80096f0 <HAL_PCD_SuspendCallback+0x2c>)
 80096e4:	6913      	ldr	r3, [r2, #16]
 80096e6:	f043 0306 	orr.w	r3, r3, #6
 80096ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80096ec:	bd10      	pop	{r4, pc}
 80096ee:	bf00      	nop
 80096f0:	e000ed00 	.word	0xe000ed00

080096f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80096f6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80096fa:	f000 f994 	bl	8009a26 <USBD_LL_Resume>
}
 80096fe:	bd08      	pop	{r3, pc}

08009700 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009700:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009702:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8009706:	f000 f9c0 	bl	8009a8a <USBD_LL_IsoOUTIncomplete>
}
 800970a:	bd08      	pop	{r3, pc}

0800970c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800970c:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800970e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8009712:	f000 f9a4 	bl	8009a5e <USBD_LL_IsoINIncomplete>
}
 8009716:	bd08      	pop	{r3, pc}

08009718 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009718:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800971a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800971e:	f000 f9ca 	bl	8009ab6 <USBD_LL_DevConnected>
}
 8009722:	bd08      	pop	{r3, pc}

08009724 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009724:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009726:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800972a:	f000 f9c6 	bl	8009aba <USBD_LL_DevDisconnected>
}
 800972e:	bd08      	pop	{r3, pc}

08009730 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009730:	7802      	ldrb	r2, [r0, #0]
 8009732:	b10a      	cbz	r2, 8009738 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 8009734:	2000      	movs	r0, #0
 8009736:	4770      	bx	lr
{
 8009738:	b510      	push	{r4, lr}
 800973a:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 800973c:	4815      	ldr	r0, [pc, #84]	@ (8009794 <USBD_LL_Init+0x64>)
 800973e:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009742:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009746:	4b14      	ldr	r3, [pc, #80]	@ (8009798 <USBD_LL_Init+0x68>)
 8009748:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800974a:	2309      	movs	r3, #9
 800974c:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800974e:	2202      	movs	r2, #2
 8009750:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009752:	2300      	movs	r3, #0
 8009754:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009756:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009758:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800975a:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800975c:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800975e:	7343      	strb	r3, [r0, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009760:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009762:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009764:	f7fa fbb2 	bl	8003ecc <HAL_PCD_Init>
 8009768:	b980      	cbnz	r0, 800978c <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800976a:	4c0a      	ldr	r4, [pc, #40]	@ (8009794 <USBD_LL_Init+0x64>)
 800976c:	2180      	movs	r1, #128	@ 0x80
 800976e:	4620      	mov	r0, r4
 8009770:	f7fb f99b 	bl	8004aaa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009774:	2240      	movs	r2, #64	@ 0x40
 8009776:	2100      	movs	r1, #0
 8009778:	4620      	mov	r0, r4
 800977a:	f7fb f970 	bl	8004a5e <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800977e:	2280      	movs	r2, #128	@ 0x80
 8009780:	2101      	movs	r1, #1
 8009782:	4620      	mov	r0, r4
 8009784:	f7fb f96b 	bl	8004a5e <HAL_PCDEx_SetTxFiFo>
}
 8009788:	2000      	movs	r0, #0
 800978a:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800978c:	f7f9 f8e2 	bl	8002954 <Error_Handler>
 8009790:	e7eb      	b.n	800976a <USBD_LL_Init+0x3a>
 8009792:	bf00      	nop
 8009794:	20002d38 	.word	0x20002d38
 8009798:	40080000 	.word	0x40080000

0800979c <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800979c:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 80097a0:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80097a4:	d108      	bne.n	80097b8 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80097a6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80097aa:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80097ae:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80097b2:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 80097b6:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80097b8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80097bc:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80097c0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80097c4:	7d98      	ldrb	r0, [r3, #22]
 80097c6:	4770      	bx	lr

080097c8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097c8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80097ca:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80097ce:	f7fa fd81 	bl	80042d4 <HAL_PCD_EP_GetRxCount>
}
 80097d2:	bd08      	pop	{r3, pc}

080097d4 <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 80097d4:	4800      	ldr	r0, [pc, #0]	@ (80097d8 <USBD_static_malloc+0x4>)
 80097d6:	4770      	bx	lr
 80097d8:	20002b18 	.word	0x20002b18

080097dc <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 80097dc:	4770      	bx	lr

080097de <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 80097de:	2803      	cmp	r0, #3
 80097e0:	d805      	bhi.n	80097ee <USBD_Get_USB_Status+0x10>
 80097e2:	e8df f000 	tbb	[pc, r0]
 80097e6:	0405      	.short	0x0405
 80097e8:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80097ea:	2001      	movs	r0, #1
    break;
 80097ec:	4770      	bx	lr
      usb_status = USBD_FAIL;
 80097ee:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80097f0:	4770      	bx	lr

080097f2 <USBD_LL_Start>:
{
 80097f2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 80097f4:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80097f8:	f7fa fbe9 	bl	8003fce <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80097fc:	f7ff ffef 	bl	80097de <USBD_Get_USB_Status>
}
 8009800:	bd08      	pop	{r3, pc}

08009802 <USBD_LL_OpenEP>:
{
 8009802:	b508      	push	{r3, lr}
 8009804:	4694      	mov	ip, r2
 8009806:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009808:	4663      	mov	r3, ip
 800980a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800980e:	f7fa fcbe 	bl	800418e <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009812:	f7ff ffe4 	bl	80097de <USBD_Get_USB_Status>
}
 8009816:	bd08      	pop	{r3, pc}

08009818 <USBD_LL_CloseEP>:
{
 8009818:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800981a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800981e:	f7fa fcfc 	bl	800421a <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009822:	f7ff ffdc 	bl	80097de <USBD_Get_USB_Status>
}
 8009826:	bd08      	pop	{r3, pc}

08009828 <USBD_LL_StallEP>:
{
 8009828:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800982a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800982e:	f7fa fd7f 	bl	8004330 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009832:	f7ff ffd4 	bl	80097de <USBD_Get_USB_Status>
}
 8009836:	bd08      	pop	{r3, pc}

08009838 <USBD_LL_ClearStallEP>:
{
 8009838:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800983a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800983e:	f7fa fdba 	bl	80043b6 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009842:	f7ff ffcc 	bl	80097de <USBD_Get_USB_Status>
}
 8009846:	bd08      	pop	{r3, pc}

08009848 <USBD_LL_SetUSBAddress>:
{
 8009848:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800984a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800984e:	f7fa fc8b 	bl	8004168 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009852:	f7ff ffc4 	bl	80097de <USBD_Get_USB_Status>
}
 8009856:	bd08      	pop	{r3, pc}

08009858 <USBD_LL_Transmit>:
{
 8009858:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800985a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800985e:	f7fa fd42 	bl	80042e6 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009862:	f7ff ffbc 	bl	80097de <USBD_Get_USB_Status>
}
 8009866:	bd08      	pop	{r3, pc}

08009868 <USBD_LL_PrepareReceive>:
{
 8009868:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800986a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800986e:	f7fa fd0c 	bl	800428a <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009872:	f7ff ffb4 	bl	80097de <USBD_Get_USB_Status>
}
 8009876:	bd08      	pop	{r3, pc}

08009878 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009878:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800987a:	b190      	cbz	r0, 80098a2 <USBD_Init+0x2a>
 800987c:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800987e:	2000      	movs	r0, #0
 8009880:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009884:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009888:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800988c:	b109      	cbz	r1, 8009892 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 800988e:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009892:	2101      	movs	r1, #1
 8009894:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009898:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800989a:	4618      	mov	r0, r3
 800989c:	f7ff ff48 	bl	8009730 <USBD_LL_Init>

  return ret;
}
 80098a0:	bd08      	pop	{r3, pc}
    USBD_ErrLog("Invalid Device handle");
 80098a2:	4805      	ldr	r0, [pc, #20]	@ (80098b8 <USBD_Init+0x40>)
 80098a4:	f001 fbbc 	bl	800b020 <iprintf>
 80098a8:	4804      	ldr	r0, [pc, #16]	@ (80098bc <USBD_Init+0x44>)
 80098aa:	f001 fbb9 	bl	800b020 <iprintf>
 80098ae:	200a      	movs	r0, #10
 80098b0:	f001 fbc8 	bl	800b044 <putchar>
    return USBD_FAIL;
 80098b4:	2003      	movs	r0, #3
 80098b6:	e7f3      	b.n	80098a0 <USBD_Init+0x28>
 80098b8:	0800e2c0 	.word	0x0800e2c0
 80098bc:	0800e2c8 	.word	0x0800e2c8

080098c0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80098c0:	b510      	push	{r4, lr}
 80098c2:	b082      	sub	sp, #8
  uint16_t len = 0U;
 80098c4:	2300      	movs	r3, #0
 80098c6:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 80098ca:	b1b9      	cbz	r1, 80098fc <USBD_RegisterClass+0x3c>
 80098cc:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80098ce:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80098d2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80098d6:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80098d8:	b142      	cbz	r2, 80098ec <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80098da:	33ae      	adds	r3, #174	@ 0xae
 80098dc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80098e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e2:	f10d 0006 	add.w	r0, sp, #6
 80098e6:	4798      	blx	r3
 80098e8:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80098ec:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 80098f0:	3301      	adds	r3, #1
 80098f2:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 80098f6:	2000      	movs	r0, #0
}
 80098f8:	b002      	add	sp, #8
 80098fa:	bd10      	pop	{r4, pc}
    USBD_ErrLog("Invalid Class handle");
 80098fc:	4805      	ldr	r0, [pc, #20]	@ (8009914 <USBD_RegisterClass+0x54>)
 80098fe:	f001 fb8f 	bl	800b020 <iprintf>
 8009902:	4805      	ldr	r0, [pc, #20]	@ (8009918 <USBD_RegisterClass+0x58>)
 8009904:	f001 fb8c 	bl	800b020 <iprintf>
 8009908:	200a      	movs	r0, #10
 800990a:	f001 fb9b 	bl	800b044 <putchar>
    return USBD_FAIL;
 800990e:	2003      	movs	r0, #3
 8009910:	e7f2      	b.n	80098f8 <USBD_RegisterClass+0x38>
 8009912:	bf00      	nop
 8009914:	0800e2c0 	.word	0x0800e2c0
 8009918:	0800e2e0 	.word	0x0800e2e0

0800991c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800991c:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800991e:	f7ff ff68 	bl	80097f2 <USBD_LL_Start>
}
 8009922:	bd08      	pop	{r3, pc}

08009924 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009924:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009926:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800992a:	b113      	cbz	r3, 8009932 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8009930:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8009932:	2000      	movs	r0, #0
 8009934:	e7fc      	b.n	8009930 <USBD_SetClassConfig+0xc>

08009936 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009936:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009938:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800993c:	685b      	ldr	r3, [r3, #4]
 800993e:	4798      	blx	r3
 8009940:	b900      	cbnz	r0, 8009944 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8009942:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 8009944:	2003      	movs	r0, #3
 8009946:	e7fc      	b.n	8009942 <USBD_ClrClassConfig+0xc>

08009948 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800994c:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 8009950:	4628      	mov	r0, r5
 8009952:	f000 f9bf 	bl	8009cd4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009956:	2301      	movs	r3, #1
 8009958:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800995c:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 8009960:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009964:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8009968:	f001 031f 	and.w	r3, r1, #31
 800996c:	2b01      	cmp	r3, #1
 800996e:	d007      	beq.n	8009980 <USBD_LL_SetupStage+0x38>
 8009970:	2b02      	cmp	r3, #2
 8009972:	d00a      	beq.n	800998a <USBD_LL_SetupStage+0x42>
 8009974:	b973      	cbnz	r3, 8009994 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009976:	4629      	mov	r1, r5
 8009978:	4620      	mov	r0, r4
 800997a:	f000 fb91 	bl	800a0a0 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800997e:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009980:	4629      	mov	r1, r5
 8009982:	4620      	mov	r0, r4
 8009984:	f000 fbc7 	bl	800a116 <USBD_StdItfReq>
      break;
 8009988:	e7f9      	b.n	800997e <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800998a:	4629      	mov	r1, r5
 800998c:	4620      	mov	r0, r4
 800998e:	f000 fc04 	bl	800a19a <USBD_StdEPReq>
      break;
 8009992:	e7f4      	b.n	800997e <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009994:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8009998:	4620      	mov	r0, r4
 800999a:	f7ff ff45 	bl	8009828 <USBD_LL_StallEP>
      break;
 800999e:	e7ee      	b.n	800997e <USBD_LL_SetupStage+0x36>

080099a0 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80099a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a2:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80099a4:	2301      	movs	r3, #1
 80099a6:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80099aa:	2300      	movs	r3, #0
 80099ac:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 80099b0:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 80099b2:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80099b6:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80099ba:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80099be:	b1db      	cbz	r3, 80099f8 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	b1db      	cbz	r3, 80099fc <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80099c4:	2100      	movs	r1, #0
 80099c6:	4798      	blx	r3
 80099c8:	4607      	mov	r7, r0
 80099ca:	b9c8      	cbnz	r0, 8009a00 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80099cc:	2340      	movs	r3, #64	@ 0x40
 80099ce:	2200      	movs	r2, #0
 80099d0:	4611      	mov	r1, r2
 80099d2:	4620      	mov	r0, r4
 80099d4:	f7ff ff15 	bl	8009802 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80099d8:	2601      	movs	r6, #1
 80099da:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80099de:	2540      	movs	r5, #64	@ 0x40
 80099e0:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80099e4:	462b      	mov	r3, r5
 80099e6:	2200      	movs	r2, #0
 80099e8:	2180      	movs	r1, #128	@ 0x80
 80099ea:	4620      	mov	r0, r4
 80099ec:	f7ff ff09 	bl	8009802 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80099f0:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80099f2:	6225      	str	r5, [r4, #32]

  return ret;
}
 80099f4:	4638      	mov	r0, r7
 80099f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 80099f8:	2700      	movs	r7, #0
 80099fa:	e7e7      	b.n	80099cc <USBD_LL_Reset+0x2c>
 80099fc:	2700      	movs	r7, #0
 80099fe:	e7e5      	b.n	80099cc <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8009a00:	2703      	movs	r7, #3
 8009a02:	e7e3      	b.n	80099cc <USBD_LL_Reset+0x2c>

08009a04 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8009a04:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8009a06:	2000      	movs	r0, #0
 8009a08:	4770      	bx	lr

08009a0a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009a0a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009a0e:	2b04      	cmp	r3, #4
 8009a10:	d004      	beq.n	8009a1c <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009a12:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009a1c:	2304      	movs	r3, #4
 8009a1e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8009a22:	2000      	movs	r0, #0
 8009a24:	4770      	bx	lr

08009a26 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009a26:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009a2a:	2b04      	cmp	r3, #4
 8009a2c:	d001      	beq.n	8009a32 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8009a2e:	2000      	movs	r0, #0
 8009a30:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8009a32:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8009a3c:	e7f7      	b.n	8009a2e <USBD_LL_Resume+0x8>

08009a3e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009a3e:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a40:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009a44:	2b03      	cmp	r3, #3
 8009a46:	d001      	beq.n	8009a4c <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8009a48:	2000      	movs	r0, #0
 8009a4a:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8009a4c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d0f9      	beq.n	8009a48 <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 8009a54:	69db      	ldr	r3, [r3, #28]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d0f6      	beq.n	8009a48 <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 8009a5a:	4798      	blx	r3
 8009a5c:	e7f4      	b.n	8009a48 <USBD_LL_SOF+0xa>

08009a5e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009a5e:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8009a60:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009a64:	33ae      	adds	r3, #174	@ 0xae
 8009a66:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8009a6a:	b153      	cbz	r3, 8009a82 <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a6c:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8009a70:	2a03      	cmp	r2, #3
 8009a72:	d001      	beq.n	8009a78 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8009a74:	2000      	movs	r0, #0
}
 8009a76:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009a78:	6a1b      	ldr	r3, [r3, #32]
 8009a7a:	b123      	cbz	r3, 8009a86 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009a7c:	4798      	blx	r3
  return USBD_OK;
 8009a7e:	2000      	movs	r0, #0
 8009a80:	e7f9      	b.n	8009a76 <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 8009a82:	2003      	movs	r0, #3
 8009a84:	e7f7      	b.n	8009a76 <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 8009a86:	2000      	movs	r0, #0
 8009a88:	e7f5      	b.n	8009a76 <USBD_LL_IsoINIncomplete+0x18>

08009a8a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009a8a:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8009a8c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009a90:	33ae      	adds	r3, #174	@ 0xae
 8009a92:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8009a96:	b153      	cbz	r3, 8009aae <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a98:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8009a9c:	2a03      	cmp	r2, #3
 8009a9e:	d001      	beq.n	8009aa4 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8009aa0:	2000      	movs	r0, #0
}
 8009aa2:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aa6:	b123      	cbz	r3, 8009ab2 <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009aa8:	4798      	blx	r3
  return USBD_OK;
 8009aaa:	2000      	movs	r0, #0
 8009aac:	e7f9      	b.n	8009aa2 <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 8009aae:	2003      	movs	r0, #3
 8009ab0:	e7f7      	b.n	8009aa2 <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 8009ab2:	2000      	movs	r0, #0
 8009ab4:	e7f5      	b.n	8009aa2 <USBD_LL_IsoOUTIncomplete+0x18>

08009ab6 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8009ab6:	2000      	movs	r0, #0
 8009ab8:	4770      	bx	lr

08009aba <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009aba:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009abc:	2301      	movs	r3, #1
 8009abe:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ac2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009ac6:	b123      	cbz	r3, 8009ad2 <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	7901      	ldrb	r1, [r0, #4]
 8009acc:	4798      	blx	r3
 8009ace:	b910      	cbnz	r0, 8009ad6 <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8009ad0:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8009ad2:	2000      	movs	r0, #0
 8009ad4:	e7fc      	b.n	8009ad0 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8009ad6:	2003      	movs	r0, #3
 8009ad8:	e7fa      	b.n	8009ad0 <USBD_LL_DevDisconnected+0x16>

08009ada <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8009ada:	2000      	movs	r0, #0
 8009adc:	4770      	bx	lr

08009ade <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8009ade:	2000      	movs	r0, #0
 8009ae0:	4770      	bx	lr

08009ae2 <USBD_LL_DataOutStage>:
{
 8009ae2:	b538      	push	{r3, r4, r5, lr}
 8009ae4:	4604      	mov	r4, r0
  if (epnum == 0U)
 8009ae6:	460d      	mov	r5, r1
 8009ae8:	2900      	cmp	r1, #0
 8009aea:	d141      	bne.n	8009b70 <USBD_LL_DataOutStage+0x8e>
 8009aec:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009aee:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8009af2:	2a03      	cmp	r2, #3
 8009af4:	d001      	beq.n	8009afa <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8009af6:	4608      	mov	r0, r1
}
 8009af8:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009afa:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8009afe:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 8009b02:	4291      	cmp	r1, r2
 8009b04:	d809      	bhi.n	8009b1a <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8009b06:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8009b0a:	f003 031f 	and.w	r3, r3, #31
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d00e      	beq.n	8009b30 <USBD_LL_DataOutStage+0x4e>
 8009b12:	2b02      	cmp	r3, #2
 8009b14:	d01a      	beq.n	8009b4c <USBD_LL_DataOutStage+0x6a>
 8009b16:	4628      	mov	r0, r5
 8009b18:	e00f      	b.n	8009b3a <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8009b1a:	1a89      	subs	r1, r1, r2
 8009b1c:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009b20:	428a      	cmp	r2, r1
 8009b22:	bf28      	it	cs
 8009b24:	460a      	movcs	r2, r1
 8009b26:	4619      	mov	r1, r3
 8009b28:	f000 fd36 	bl	800a598 <USBD_CtlContinueRx>
  return USBD_OK;
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	e7e3      	b.n	8009af8 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009b30:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8009b34:	f7ff ffd1 	bl	8009ada <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009b38:	b918      	cbnz	r0, 8009b42 <USBD_LL_DataOutStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b3a:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009b3e:	2b03      	cmp	r3, #3
 8009b40:	d009      	beq.n	8009b56 <USBD_LL_DataOutStage+0x74>
        (void)USBD_CtlSendStatus(pdev);
 8009b42:	4620      	mov	r0, r4
 8009b44:	f000 fd30 	bl	800a5a8 <USBD_CtlSendStatus>
  return USBD_OK;
 8009b48:	4628      	mov	r0, r5
 8009b4a:	e7d5      	b.n	8009af8 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009b4c:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8009b50:	f7ff ffc5 	bl	8009ade <USBD_CoreFindEP>
            break;
 8009b54:	e7f0      	b.n	8009b38 <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009b56:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009b5a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009b5e:	691a      	ldr	r2, [r3, #16]
 8009b60:	2a00      	cmp	r2, #0
 8009b62:	d0ee      	beq.n	8009b42 <USBD_LL_DataOutStage+0x60>
              pdev->classId = idx;
 8009b64:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009b68:	691b      	ldr	r3, [r3, #16]
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	4798      	blx	r3
 8009b6e:	e7e8      	b.n	8009b42 <USBD_LL_DataOutStage+0x60>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009b70:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8009b74:	f7ff ffb3 	bl	8009ade <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b78:	b988      	cbnz	r0, 8009b9e <USBD_LL_DataOutStage+0xbc>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b7a:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009b7e:	2b03      	cmp	r3, #3
 8009b80:	d1ba      	bne.n	8009af8 <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 8009b82:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009b86:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009b8a:	699a      	ldr	r2, [r3, #24]
 8009b8c:	2a00      	cmp	r2, #0
 8009b8e:	d0b3      	beq.n	8009af8 <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 8009b90:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009b94:	699b      	ldr	r3, [r3, #24]
 8009b96:	4629      	mov	r1, r5
 8009b98:	4620      	mov	r0, r4
 8009b9a:	4798      	blx	r3
      if (ret != USBD_OK)
 8009b9c:	e7ac      	b.n	8009af8 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8009b9e:	2000      	movs	r0, #0
 8009ba0:	e7aa      	b.n	8009af8 <USBD_LL_DataOutStage+0x16>

08009ba2 <USBD_LL_DataInStage>:
{
 8009ba2:	b538      	push	{r3, r4, r5, lr}
 8009ba4:	4604      	mov	r4, r0
  if (epnum == 0U)
 8009ba6:	460d      	mov	r5, r1
 8009ba8:	2900      	cmp	r1, #0
 8009baa:	d14a      	bne.n	8009c42 <USBD_LL_DataInStage+0xa0>
 8009bac:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009bae:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8009bb2:	2a02      	cmp	r2, #2
 8009bb4:	d007      	beq.n	8009bc6 <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 8009bb6:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8009bba:	b118      	cbz	r0, 8009bc4 <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8009bc2:	4628      	mov	r0, r5
}
 8009bc4:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009bc6:	69c2      	ldr	r2, [r0, #28]
 8009bc8:	6a01      	ldr	r1, [r0, #32]
 8009bca:	428a      	cmp	r2, r1
 8009bcc:	d80d      	bhi.n	8009bea <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 8009bce:	428a      	cmp	r2, r1
 8009bd0:	d017      	beq.n	8009c02 <USBD_LL_DataInStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bd2:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009bd6:	2b03      	cmp	r3, #3
 8009bd8:	d027      	beq.n	8009c2a <USBD_LL_DataInStage+0x88>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bda:	2180      	movs	r1, #128	@ 0x80
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f7ff fe23 	bl	8009828 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009be2:	4620      	mov	r0, r4
 8009be4:	f000 fceb 	bl	800a5be <USBD_CtlReceiveStatus>
 8009be8:	e7e5      	b.n	8009bb6 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8009bea:	1a52      	subs	r2, r2, r1
 8009bec:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009bee:	4619      	mov	r1, r3
 8009bf0:	f000 fcbb 	bl	800a56a <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	f7ff fe34 	bl	8009868 <USBD_LL_PrepareReceive>
 8009c00:	e7d9      	b.n	8009bb6 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8009c02:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8009c04:	4299      	cmp	r1, r3
 8009c06:	d8e4      	bhi.n	8009bd2 <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8009c08:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d2e0      	bcs.n	8009bd2 <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009c10:	2200      	movs	r2, #0
 8009c12:	4611      	mov	r1, r2
 8009c14:	f000 fca9 	bl	800a56a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009c18:	2100      	movs	r1, #0
 8009c1a:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c1e:	460b      	mov	r3, r1
 8009c20:	460a      	mov	r2, r1
 8009c22:	4620      	mov	r0, r4
 8009c24:	f7ff fe20 	bl	8009868 <USBD_LL_PrepareReceive>
 8009c28:	e7c5      	b.n	8009bb6 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009c2a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8009c2e:	68da      	ldr	r2, [r3, #12]
 8009c30:	2a00      	cmp	r2, #0
 8009c32:	d0d2      	beq.n	8009bda <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 8009c34:	2200      	movs	r2, #0
 8009c36:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009c3a:	68db      	ldr	r3, [r3, #12]
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	4798      	blx	r3
 8009c40:	e7cb      	b.n	8009bda <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009c42:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8009c46:	f7ff ff4a 	bl	8009ade <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c4a:	b988      	cbnz	r0, 8009c70 <USBD_LL_DataInStage+0xce>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c4c:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009c50:	2b03      	cmp	r3, #3
 8009c52:	d1b7      	bne.n	8009bc4 <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 8009c54:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009c58:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009c5c:	695a      	ldr	r2, [r3, #20]
 8009c5e:	2a00      	cmp	r2, #0
 8009c60:	d0b0      	beq.n	8009bc4 <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 8009c62:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009c66:	695b      	ldr	r3, [r3, #20]
 8009c68:	4629      	mov	r1, r5
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	4798      	blx	r3
          if (ret != USBD_OK)
 8009c6e:	e7a9      	b.n	8009bc4 <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 8009c70:	2000      	movs	r0, #0
 8009c72:	e7a7      	b.n	8009bc4 <USBD_LL_DataInStage+0x22>

08009c74 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8009c74:	880b      	ldrh	r3, [r1, #0]
 8009c76:	7802      	ldrb	r2, [r0, #0]
 8009c78:	4413      	add	r3, r2
 8009c7a:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009c7c:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 8009c7e:	4418      	add	r0, r3
 8009c80:	4770      	bx	lr

08009c82 <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 8009c82:	8842      	ldrh	r2, [r0, #2]
 8009c84:	7803      	ldrb	r3, [r0, #0]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d918      	bls.n	8009cbc <USBD_GetEpDesc+0x3a>
{
 8009c8a:	b530      	push	{r4, r5, lr}
 8009c8c:	b083      	sub	sp, #12
 8009c8e:	4604      	mov	r4, r0
 8009c90:	460d      	mov	r5, r1
    ptr = desc->bLength;
 8009c92:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 8009c96:	8863      	ldrh	r3, [r4, #2]
 8009c98:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d20a      	bcs.n	8009cb6 <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009ca0:	f10d 0106 	add.w	r1, sp, #6
 8009ca4:	f7ff ffe6 	bl	8009c74 <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009ca8:	7843      	ldrb	r3, [r0, #1]
 8009caa:	2b05      	cmp	r3, #5
 8009cac:	d1f3      	bne.n	8009c96 <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8009cae:	7883      	ldrb	r3, [r0, #2]
 8009cb0:	42ab      	cmp	r3, r5
 8009cb2:	d1f0      	bne.n	8009c96 <USBD_GetEpDesc+0x14>
 8009cb4:	e000      	b.n	8009cb8 <USBD_GetEpDesc+0x36>
 8009cb6:	2000      	movs	r0, #0
}
 8009cb8:	b003      	add	sp, #12
 8009cba:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009cbc:	2000      	movs	r0, #0
}
 8009cbe:	4770      	bx	lr

08009cc0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009cc0:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8009cc2:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8009cc4:	e002      	b.n	8009ccc <USBD_GetLen+0xc>
  {
    len++;
 8009cc6:	3001      	adds	r0, #1
 8009cc8:	b2c0      	uxtb	r0, r0
    pbuff++;
 8009cca:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8009ccc:	781a      	ldrb	r2, [r3, #0]
 8009cce:	2a00      	cmp	r2, #0
 8009cd0:	d1f9      	bne.n	8009cc6 <USBD_GetLen+0x6>
  }

  return len;
}
 8009cd2:	4770      	bx	lr

08009cd4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8009cd4:	780b      	ldrb	r3, [r1, #0]
 8009cd6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8009cd8:	784b      	ldrb	r3, [r1, #1]
 8009cda:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8009cdc:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8009cde:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009ce0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8009ce4:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8009ce6:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8009ce8:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009cea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8009cee:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8009cf0:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8009cf2:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009cf4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8009cf8:	80c3      	strh	r3, [r0, #6]
}
 8009cfa:	4770      	bx	lr

08009cfc <USBD_CtlError>:
{
 8009cfc:	b510      	push	{r4, lr}
 8009cfe:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d00:	2180      	movs	r1, #128	@ 0x80
 8009d02:	f7ff fd91 	bl	8009828 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009d06:	2100      	movs	r1, #0
 8009d08:	4620      	mov	r0, r4
 8009d0a:	f7ff fd8d 	bl	8009828 <USBD_LL_StallEP>
}
 8009d0e:	bd10      	pop	{r4, pc}

08009d10 <USBD_GetDescriptor>:
{
 8009d10:	b530      	push	{r4, r5, lr}
 8009d12:	b083      	sub	sp, #12
 8009d14:	4605      	mov	r5, r0
 8009d16:	460c      	mov	r4, r1
  uint16_t len = 0U;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8009d1e:	884a      	ldrh	r2, [r1, #2]
 8009d20:	0a13      	lsrs	r3, r2, #8
 8009d22:	3b01      	subs	r3, #1
 8009d24:	2b0e      	cmp	r3, #14
 8009d26:	f200 80bb 	bhi.w	8009ea0 <USBD_GetDescriptor+0x190>
 8009d2a:	e8df f003 	tbb	[pc, r3]
 8009d2e:	2f15      	.short	0x2f15
 8009d30:	9db9b943 	.word	0x9db9b943
 8009d34:	b9b9b9aa 	.word	0xb9b9b9aa
 8009d38:	b9b9b9b9 	.word	0xb9b9b9b9
 8009d3c:	08          	.byte	0x08
 8009d3d:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009d3e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009d42:	69db      	ldr	r3, [r3, #28]
 8009d44:	b123      	cbz	r3, 8009d50 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009d46:	f10d 0106 	add.w	r1, sp, #6
 8009d4a:	7c00      	ldrb	r0, [r0, #16]
 8009d4c:	4798      	blx	r3
  if (err != 0U)
 8009d4e:	e00a      	b.n	8009d66 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8009d50:	4621      	mov	r1, r4
 8009d52:	f7ff ffd3 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009d56:	e0a6      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009d58:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f10d 0106 	add.w	r1, sp, #6
 8009d62:	7c00      	ldrb	r0, [r0, #16]
 8009d64:	4798      	blx	r3
  if (req->wLength != 0U)
 8009d66:	88e2      	ldrh	r2, [r4, #6]
 8009d68:	2a00      	cmp	r2, #0
 8009d6a:	f000 80a3 	beq.w	8009eb4 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 8009d6e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 8099 	beq.w	8009eaa <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	bf28      	it	cs
 8009d7c:	461a      	movcs	r2, r3
 8009d7e:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009d82:	4601      	mov	r1, r0
 8009d84:	4628      	mov	r0, r5
 8009d86:	f000 fbe3 	bl	800a550 <USBD_CtlSendData>
 8009d8a:	e08c      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d8c:	7c03      	ldrb	r3, [r0, #16]
 8009d8e:	b943      	cbnz	r3, 8009da2 <USBD_GetDescriptor+0x92>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009d90:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d96:	f10d 0006 	add.w	r0, sp, #6
 8009d9a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009d9c:	2302      	movs	r3, #2
 8009d9e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8009da0:	e7e1      	b.n	8009d66 <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009da2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da8:	f10d 0006 	add.w	r0, sp, #6
 8009dac:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009dae:	2302      	movs	r3, #2
 8009db0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8009db2:	e7d8      	b.n	8009d66 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 8009db4:	b2d2      	uxtb	r2, r2
 8009db6:	2a05      	cmp	r2, #5
 8009db8:	d852      	bhi.n	8009e60 <USBD_GetDescriptor+0x150>
 8009dba:	e8df f002 	tbb	[pc, r2]
 8009dbe:	1003      	.short	0x1003
 8009dc0:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009dc4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	b123      	cbz	r3, 8009dd6 <USBD_GetDescriptor+0xc6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009dcc:	f10d 0106 	add.w	r1, sp, #6
 8009dd0:	7c00      	ldrb	r0, [r0, #16]
 8009dd2:	4798      	blx	r3
  if (err != 0U)
 8009dd4:	e7c7      	b.n	8009d66 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	f7ff ff90 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009ddc:	e063      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009dde:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	b123      	cbz	r3, 8009df0 <USBD_GetDescriptor+0xe0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009de6:	f10d 0106 	add.w	r1, sp, #6
 8009dea:	7c00      	ldrb	r0, [r0, #16]
 8009dec:	4798      	blx	r3
  if (err != 0U)
 8009dee:	e7ba      	b.n	8009d66 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009df0:	4621      	mov	r1, r4
 8009df2:	f7ff ff83 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009df6:	e056      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009df8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	b123      	cbz	r3, 8009e0a <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009e00:	f10d 0106 	add.w	r1, sp, #6
 8009e04:	7c00      	ldrb	r0, [r0, #16]
 8009e06:	4798      	blx	r3
  if (err != 0U)
 8009e08:	e7ad      	b.n	8009d66 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009e0a:	4621      	mov	r1, r4
 8009e0c:	f7ff ff76 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009e10:	e049      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009e12:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009e16:	691b      	ldr	r3, [r3, #16]
 8009e18:	b123      	cbz	r3, 8009e24 <USBD_GetDescriptor+0x114>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009e1a:	f10d 0106 	add.w	r1, sp, #6
 8009e1e:	7c00      	ldrb	r0, [r0, #16]
 8009e20:	4798      	blx	r3
  if (err != 0U)
 8009e22:	e7a0      	b.n	8009d66 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009e24:	4621      	mov	r1, r4
 8009e26:	f7ff ff69 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009e2a:	e03c      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009e2c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009e30:	695b      	ldr	r3, [r3, #20]
 8009e32:	b123      	cbz	r3, 8009e3e <USBD_GetDescriptor+0x12e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009e34:	f10d 0106 	add.w	r1, sp, #6
 8009e38:	7c00      	ldrb	r0, [r0, #16]
 8009e3a:	4798      	blx	r3
  if (err != 0U)
 8009e3c:	e793      	b.n	8009d66 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009e3e:	4621      	mov	r1, r4
 8009e40:	f7ff ff5c 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009e44:	e02f      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009e46:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8009e4a:	699b      	ldr	r3, [r3, #24]
 8009e4c:	b123      	cbz	r3, 8009e58 <USBD_GetDescriptor+0x148>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009e4e:	f10d 0106 	add.w	r1, sp, #6
 8009e52:	7c00      	ldrb	r0, [r0, #16]
 8009e54:	4798      	blx	r3
  if (err != 0U)
 8009e56:	e786      	b.n	8009d66 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009e58:	4621      	mov	r1, r4
 8009e5a:	f7ff ff4f 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009e5e:	e022      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
          USBD_CtlError(pdev, req);
 8009e60:	4621      	mov	r1, r4
 8009e62:	f7ff ff4b 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009e66:	e01e      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e68:	7c03      	ldrb	r3, [r0, #16]
 8009e6a:	b933      	cbnz	r3, 8009e7a <USBD_GetDescriptor+0x16a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009e6c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e72:	f10d 0006 	add.w	r0, sp, #6
 8009e76:	4798      	blx	r3
  if (err != 0U)
 8009e78:	e775      	b.n	8009d66 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	f7ff ff3e 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009e80:	e011      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e82:	7c03      	ldrb	r3, [r0, #16]
 8009e84:	b943      	cbnz	r3, 8009e98 <USBD_GetDescriptor+0x188>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009e86:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e8c:	f10d 0006 	add.w	r0, sp, #6
 8009e90:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009e92:	2307      	movs	r3, #7
 8009e94:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8009e96:	e766      	b.n	8009d66 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8009e98:	4621      	mov	r1, r4
 8009e9a:	f7ff ff2f 	bl	8009cfc <USBD_CtlError>
  if (err != 0U)
 8009e9e:	e002      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
      USBD_CtlError(pdev, req);
 8009ea0:	4621      	mov	r1, r4
 8009ea2:	f7ff ff2b 	bl	8009cfc <USBD_CtlError>
}
 8009ea6:	b003      	add	sp, #12
 8009ea8:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 8009eaa:	4621      	mov	r1, r4
 8009eac:	4628      	mov	r0, r5
 8009eae:	f7ff ff25 	bl	8009cfc <USBD_CtlError>
 8009eb2:	e7f8      	b.n	8009ea6 <USBD_GetDescriptor+0x196>
    (void)USBD_CtlSendStatus(pdev);
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	f000 fb77 	bl	800a5a8 <USBD_CtlSendStatus>
 8009eba:	e7f4      	b.n	8009ea6 <USBD_GetDescriptor+0x196>

08009ebc <USBD_SetAddress>:
{
 8009ebc:	b538      	push	{r3, r4, r5, lr}
 8009ebe:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009ec0:	888b      	ldrh	r3, [r1, #4]
 8009ec2:	b9f3      	cbnz	r3, 8009f02 <USBD_SetAddress+0x46>
 8009ec4:	88cb      	ldrh	r3, [r1, #6]
 8009ec6:	b9e3      	cbnz	r3, 8009f02 <USBD_SetAddress+0x46>
 8009ec8:	884b      	ldrh	r3, [r1, #2]
 8009eca:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ecc:	d819      	bhi.n	8009f02 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ece:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ed2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009ed6:	2b03      	cmp	r3, #3
 8009ed8:	d00c      	beq.n	8009ef4 <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8009eda:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009ede:	4629      	mov	r1, r5
 8009ee0:	f7ff fcb2 	bl	8009848 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009ee4:	4620      	mov	r0, r4
 8009ee6:	f000 fb5f 	bl	800a5a8 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8009eea:	b135      	cbz	r5, 8009efa <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009eec:	2302      	movs	r3, #2
 8009eee:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009ef2:	e009      	b.n	8009f08 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8009ef4:	f7ff ff02 	bl	8009cfc <USBD_CtlError>
 8009ef8:	e006      	b.n	8009f08 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009efa:	2301      	movs	r3, #1
 8009efc:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009f00:	e002      	b.n	8009f08 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8009f02:	4620      	mov	r0, r4
 8009f04:	f7ff fefa 	bl	8009cfc <USBD_CtlError>
}
 8009f08:	bd38      	pop	{r3, r4, r5, pc}
	...

08009f0c <USBD_SetConfig>:
{
 8009f0c:	b570      	push	{r4, r5, r6, lr}
 8009f0e:	4604      	mov	r4, r0
 8009f10:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8009f12:	788d      	ldrb	r5, [r1, #2]
 8009f14:	4b2f      	ldr	r3, [pc, #188]	@ (8009fd4 <USBD_SetConfig+0xc8>)
 8009f16:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009f18:	2d01      	cmp	r5, #1
 8009f1a:	d810      	bhi.n	8009f3e <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8009f1c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009f20:	b2da      	uxtb	r2, r3
 8009f22:	2b02      	cmp	r3, #2
 8009f24:	d00f      	beq.n	8009f46 <USBD_SetConfig+0x3a>
 8009f26:	2a03      	cmp	r2, #3
 8009f28:	d026      	beq.n	8009f78 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8009f2a:	f7ff fee7 	bl	8009cfc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009f2e:	4b29      	ldr	r3, [pc, #164]	@ (8009fd4 <USBD_SetConfig+0xc8>)
 8009f30:	7819      	ldrb	r1, [r3, #0]
 8009f32:	4620      	mov	r0, r4
 8009f34:	f7ff fcff 	bl	8009936 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009f38:	2503      	movs	r5, #3
}
 8009f3a:	4628      	mov	r0, r5
 8009f3c:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8009f3e:	f7ff fedd 	bl	8009cfc <USBD_CtlError>
    return USBD_FAIL;
 8009f42:	2503      	movs	r5, #3
 8009f44:	e7f9      	b.n	8009f3a <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8009f46:	b1a5      	cbz	r5, 8009f72 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8009f48:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009f4a:	4629      	mov	r1, r5
 8009f4c:	f7ff fcea 	bl	8009924 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8009f50:	4605      	mov	r5, r0
 8009f52:	b138      	cbz	r0, 8009f64 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8009f54:	4631      	mov	r1, r6
 8009f56:	4620      	mov	r0, r4
 8009f58:	f7ff fed0 	bl	8009cfc <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009f62:	e7ea      	b.n	8009f3a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8009f64:	4620      	mov	r0, r4
 8009f66:	f000 fb1f 	bl	800a5a8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009f6a:	2303      	movs	r3, #3
 8009f6c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009f70:	e7e3      	b.n	8009f3a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8009f72:	f000 fb19 	bl	800a5a8 <USBD_CtlSendStatus>
 8009f76:	e7e0      	b.n	8009f3a <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8009f78:	b1cd      	cbz	r5, 8009fae <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 8009f7a:	6841      	ldr	r1, [r0, #4]
 8009f7c:	428d      	cmp	r5, r1
 8009f7e:	d025      	beq.n	8009fcc <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009f80:	b2c9      	uxtb	r1, r1
 8009f82:	f7ff fcd8 	bl	8009936 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009f86:	4b13      	ldr	r3, [pc, #76]	@ (8009fd4 <USBD_SetConfig+0xc8>)
 8009f88:	7819      	ldrb	r1, [r3, #0]
 8009f8a:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009f8c:	4620      	mov	r0, r4
 8009f8e:	f7ff fcc9 	bl	8009924 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8009f92:	4605      	mov	r5, r0
 8009f94:	b1b0      	cbz	r0, 8009fc4 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8009f96:	4631      	mov	r1, r6
 8009f98:	4620      	mov	r0, r4
 8009f9a:	f7ff feaf 	bl	8009cfc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009f9e:	7921      	ldrb	r1, [r4, #4]
 8009fa0:	4620      	mov	r0, r4
 8009fa2:	f7ff fcc8 	bl	8009936 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009fa6:	2302      	movs	r3, #2
 8009fa8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8009fac:	e7c5      	b.n	8009f3a <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009fae:	2302      	movs	r3, #2
 8009fb0:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009fb4:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009fb6:	4629      	mov	r1, r5
 8009fb8:	f7ff fcbd 	bl	8009936 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	f000 faf3 	bl	800a5a8 <USBD_CtlSendStatus>
 8009fc2:	e7ba      	b.n	8009f3a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8009fc4:	4620      	mov	r0, r4
 8009fc6:	f000 faef 	bl	800a5a8 <USBD_CtlSendStatus>
 8009fca:	e7b6      	b.n	8009f3a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8009fcc:	f000 faec 	bl	800a5a8 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8009fd0:	2500      	movs	r5, #0
 8009fd2:	e7b2      	b.n	8009f3a <USBD_SetConfig+0x2e>
 8009fd4:	2000321c 	.word	0x2000321c

08009fd8 <USBD_GetConfig>:
{
 8009fd8:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8009fda:	88cb      	ldrh	r3, [r1, #6]
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d10b      	bne.n	8009ff8 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8009fe0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009fe4:	b2da      	uxtb	r2, r3
 8009fe6:	2b02      	cmp	r3, #2
 8009fe8:	d909      	bls.n	8009ffe <USBD_GetConfig+0x26>
 8009fea:	2a03      	cmp	r2, #3
 8009fec:	d111      	bne.n	800a012 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009fee:	2201      	movs	r2, #1
 8009ff0:	1d01      	adds	r1, r0, #4
 8009ff2:	f000 faad 	bl	800a550 <USBD_CtlSendData>
        break;
 8009ff6:	e001      	b.n	8009ffc <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8009ff8:	f7ff fe80 	bl	8009cfc <USBD_CtlError>
}
 8009ffc:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8009ffe:	b252      	sxtb	r2, r2
 800a000:	b13a      	cbz	r2, 800a012 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 800a002:	4601      	mov	r1, r0
 800a004:	2300      	movs	r3, #0
 800a006:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a00a:	2201      	movs	r2, #1
 800a00c:	f000 faa0 	bl	800a550 <USBD_CtlSendData>
        break;
 800a010:	e7f4      	b.n	8009ffc <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 800a012:	f7ff fe73 	bl	8009cfc <USBD_CtlError>
}
 800a016:	e7f1      	b.n	8009ffc <USBD_GetConfig+0x24>

0800a018 <USBD_GetStatus>:
{
 800a018:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a01a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a01e:	3b01      	subs	r3, #1
 800a020:	2b02      	cmp	r3, #2
 800a022:	d812      	bhi.n	800a04a <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800a024:	88cb      	ldrh	r3, [r1, #6]
 800a026:	2b02      	cmp	r3, #2
 800a028:	d10c      	bne.n	800a044 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a02a:	2301      	movs	r3, #1
 800a02c:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800a02e:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800a032:	b10b      	cbz	r3, 800a038 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a034:	2303      	movs	r3, #3
 800a036:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a038:	2202      	movs	r2, #2
 800a03a:	f100 010c 	add.w	r1, r0, #12
 800a03e:	f000 fa87 	bl	800a550 <USBD_CtlSendData>
}
 800a042:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800a044:	f7ff fe5a 	bl	8009cfc <USBD_CtlError>
        break;
 800a048:	e7fb      	b.n	800a042 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800a04a:	f7ff fe57 	bl	8009cfc <USBD_CtlError>
}
 800a04e:	e7f8      	b.n	800a042 <USBD_GetStatus+0x2a>

0800a050 <USBD_SetFeature>:
{
 800a050:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a052:	884b      	ldrh	r3, [r1, #2]
 800a054:	2b01      	cmp	r3, #1
 800a056:	d004      	beq.n	800a062 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a058:	2b02      	cmp	r3, #2
 800a05a:	d007      	beq.n	800a06c <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 800a05c:	f7ff fe4e 	bl	8009cfc <USBD_CtlError>
}
 800a060:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800a062:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a066:	f000 fa9f 	bl	800a5a8 <USBD_CtlSendStatus>
 800a06a:	e7f9      	b.n	800a060 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a06c:	888b      	ldrh	r3, [r1, #4]
 800a06e:	0a1b      	lsrs	r3, r3, #8
 800a070:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a074:	f000 fa98 	bl	800a5a8 <USBD_CtlSendStatus>
 800a078:	e7f2      	b.n	800a060 <USBD_SetFeature+0x10>

0800a07a <USBD_ClrFeature>:
{
 800a07a:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a07c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a080:	3b01      	subs	r3, #1
 800a082:	2b02      	cmp	r3, #2
 800a084:	d809      	bhi.n	800a09a <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a086:	884b      	ldrh	r3, [r1, #2]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d000      	beq.n	800a08e <USBD_ClrFeature+0x14>
}
 800a08c:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800a08e:	2300      	movs	r3, #0
 800a090:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a094:	f000 fa88 	bl	800a5a8 <USBD_CtlSendStatus>
 800a098:	e7f8      	b.n	800a08c <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800a09a:	f7ff fe2f 	bl	8009cfc <USBD_CtlError>
}
 800a09e:	e7f5      	b.n	800a08c <USBD_ClrFeature+0x12>

0800a0a0 <USBD_StdDevReq>:
{
 800a0a0:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0a2:	780c      	ldrb	r4, [r1, #0]
 800a0a4:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800a0a8:	2c20      	cmp	r4, #32
 800a0aa:	d006      	beq.n	800a0ba <USBD_StdDevReq+0x1a>
 800a0ac:	2c40      	cmp	r4, #64	@ 0x40
 800a0ae:	d004      	beq.n	800a0ba <USBD_StdDevReq+0x1a>
 800a0b0:	b16c      	cbz	r4, 800a0ce <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 800a0b2:	f7ff fe23 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a0b6:	2400      	movs	r4, #0
      break;
 800a0b8:	e007      	b.n	800a0ca <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a0ba:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800a0be:	33ae      	adds	r3, #174	@ 0xae
 800a0c0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	4798      	blx	r3
 800a0c8:	4604      	mov	r4, r0
}
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800a0ce:	784d      	ldrb	r5, [r1, #1]
 800a0d0:	2d09      	cmp	r5, #9
 800a0d2:	d81d      	bhi.n	800a110 <USBD_StdDevReq+0x70>
 800a0d4:	e8df f005 	tbb	[pc, r5]
 800a0d8:	161c1912 	.word	0x161c1912
 800a0dc:	1c05081c 	.word	0x1c05081c
 800a0e0:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800a0e2:	f7ff fe15 	bl	8009d10 <USBD_GetDescriptor>
          break;
 800a0e6:	e7f0      	b.n	800a0ca <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 800a0e8:	f7ff fee8 	bl	8009ebc <USBD_SetAddress>
          break;
 800a0ec:	e7ed      	b.n	800a0ca <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 800a0ee:	f7ff ff0d 	bl	8009f0c <USBD_SetConfig>
 800a0f2:	4604      	mov	r4, r0
          break;
 800a0f4:	e7e9      	b.n	800a0ca <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 800a0f6:	f7ff ff6f 	bl	8009fd8 <USBD_GetConfig>
          break;
 800a0fa:	e7e6      	b.n	800a0ca <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 800a0fc:	f7ff ff8c 	bl	800a018 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800a100:	462c      	mov	r4, r5
          break;
 800a102:	e7e2      	b.n	800a0ca <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 800a104:	f7ff ffa4 	bl	800a050 <USBD_SetFeature>
          break;
 800a108:	e7df      	b.n	800a0ca <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 800a10a:	f7ff ffb6 	bl	800a07a <USBD_ClrFeature>
          break;
 800a10e:	e7dc      	b.n	800a0ca <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 800a110:	f7ff fdf4 	bl	8009cfc <USBD_CtlError>
          break;
 800a114:	e7d9      	b.n	800a0ca <USBD_StdDevReq+0x2a>

0800a116 <USBD_StdItfReq>:
{
 800a116:	b570      	push	{r4, r5, r6, lr}
 800a118:	4605      	mov	r5, r0
 800a11a:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a11c:	780b      	ldrb	r3, [r1, #0]
 800a11e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a122:	2b20      	cmp	r3, #32
 800a124:	d007      	beq.n	800a136 <USBD_StdItfReq+0x20>
 800a126:	2b40      	cmp	r3, #64	@ 0x40
 800a128:	d005      	beq.n	800a136 <USBD_StdItfReq+0x20>
 800a12a:	b123      	cbz	r3, 800a136 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800a12c:	f7ff fde6 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a130:	2600      	movs	r6, #0
}
 800a132:	4630      	mov	r0, r6
 800a134:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800a136:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 800a13a:	3b01      	subs	r3, #1
 800a13c:	2b02      	cmp	r3, #2
 800a13e:	d826      	bhi.n	800a18e <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a140:	7921      	ldrb	r1, [r4, #4]
 800a142:	2901      	cmp	r1, #1
 800a144:	d905      	bls.n	800a152 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 800a146:	4621      	mov	r1, r4
 800a148:	4628      	mov	r0, r5
 800a14a:	f7ff fdd7 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a14e:	2600      	movs	r6, #0
 800a150:	e7ef      	b.n	800a132 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a152:	4628      	mov	r0, r5
 800a154:	f7ff fcc1 	bl	8009ada <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a158:	b968      	cbnz	r0, 800a176 <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 800a15a:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800a15e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a162:	6891      	ldr	r1, [r2, #8]
 800a164:	b189      	cbz	r1, 800a18a <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 800a166:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a16a:	6893      	ldr	r3, [r2, #8]
 800a16c:	4621      	mov	r1, r4
 800a16e:	4628      	mov	r0, r5
 800a170:	4798      	blx	r3
 800a172:	4606      	mov	r6, r0
 800a174:	e000      	b.n	800a178 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 800a176:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a178:	88e3      	ldrh	r3, [r4, #6]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d1d9      	bne.n	800a132 <USBD_StdItfReq+0x1c>
 800a17e:	2e00      	cmp	r6, #0
 800a180:	d1d7      	bne.n	800a132 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 800a182:	4628      	mov	r0, r5
 800a184:	f000 fa10 	bl	800a5a8 <USBD_CtlSendStatus>
 800a188:	e7d3      	b.n	800a132 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 800a18a:	2603      	movs	r6, #3
 800a18c:	e7f4      	b.n	800a178 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 800a18e:	4621      	mov	r1, r4
 800a190:	4628      	mov	r0, r5
 800a192:	f7ff fdb3 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a196:	2600      	movs	r6, #0
          break;
 800a198:	e7cb      	b.n	800a132 <USBD_StdItfReq+0x1c>

0800a19a <USBD_StdEPReq>:
{
 800a19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a19e:	4606      	mov	r6, r0
 800a1a0:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800a1a2:	888b      	ldrh	r3, [r1, #4]
 800a1a4:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1a6:	780c      	ldrb	r4, [r1, #0]
 800a1a8:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800a1ac:	2c20      	cmp	r4, #32
 800a1ae:	d008      	beq.n	800a1c2 <USBD_StdEPReq+0x28>
 800a1b0:	2c40      	cmp	r4, #64	@ 0x40
 800a1b2:	d006      	beq.n	800a1c2 <USBD_StdEPReq+0x28>
 800a1b4:	b1dc      	cbz	r4, 800a1ee <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 800a1b6:	f7ff fda1 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a1ba:	2400      	movs	r4, #0
}
 800a1bc:	4620      	mov	r0, r4
 800a1be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a1c2:	4639      	mov	r1, r7
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	f7ff fc8a 	bl	8009ade <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a1ca:	4604      	mov	r4, r0
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	f040 80fd 	bne.w	800a3cc <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 800a1d2:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 800a1d6:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800a1da:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d0eb      	beq.n	800a1bc <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	4630      	mov	r0, r6
 800a1e8:	4798      	blx	r3
 800a1ea:	4604      	mov	r4, r0
 800a1ec:	e7e6      	b.n	800a1bc <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 800a1ee:	f891 8001 	ldrb.w	r8, [r1, #1]
 800a1f2:	f1b8 0f01 	cmp.w	r8, #1
 800a1f6:	d031      	beq.n	800a25c <USBD_StdEPReq+0xc2>
 800a1f8:	f1b8 0f03 	cmp.w	r8, #3
 800a1fc:	d005      	beq.n	800a20a <USBD_StdEPReq+0x70>
 800a1fe:	f1b8 0f00 	cmp.w	r8, #0
 800a202:	d066      	beq.n	800a2d2 <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 800a204:	f7ff fd7a 	bl	8009cfc <USBD_CtlError>
          break;
 800a208:	e7d8      	b.n	800a1bc <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 800a20a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a20e:	b2da      	uxtb	r2, r3
 800a210:	2b02      	cmp	r3, #2
 800a212:	d004      	beq.n	800a21e <USBD_StdEPReq+0x84>
 800a214:	2a03      	cmp	r2, #3
 800a216:	d011      	beq.n	800a23c <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 800a218:	f7ff fd70 	bl	8009cfc <USBD_CtlError>
              break;
 800a21c:	e7ce      	b.n	800a1bc <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a21e:	2f00      	cmp	r7, #0
 800a220:	bf18      	it	ne
 800a222:	2f80      	cmpne	r7, #128	@ 0x80
 800a224:	d007      	beq.n	800a236 <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a226:	4639      	mov	r1, r7
 800a228:	f7ff fafe 	bl	8009828 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a22c:	2180      	movs	r1, #128	@ 0x80
 800a22e:	4630      	mov	r0, r6
 800a230:	f7ff fafa 	bl	8009828 <USBD_LL_StallEP>
 800a234:	e7c2      	b.n	800a1bc <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800a236:	f7ff fd61 	bl	8009cfc <USBD_CtlError>
 800a23a:	e7bf      	b.n	800a1bc <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a23c:	884b      	ldrh	r3, [r1, #2]
 800a23e:	b92b      	cbnz	r3, 800a24c <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a240:	2f00      	cmp	r7, #0
 800a242:	bf18      	it	ne
 800a244:	2f80      	cmpne	r7, #128	@ 0x80
 800a246:	d001      	beq.n	800a24c <USBD_StdEPReq+0xb2>
 800a248:	88cb      	ldrh	r3, [r1, #6]
 800a24a:	b11b      	cbz	r3, 800a254 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 800a24c:	4630      	mov	r0, r6
 800a24e:	f000 f9ab 	bl	800a5a8 <USBD_CtlSendStatus>
              break;
 800a252:	e7b3      	b.n	800a1bc <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a254:	4639      	mov	r1, r7
 800a256:	f7ff fae7 	bl	8009828 <USBD_LL_StallEP>
 800a25a:	e7f7      	b.n	800a24c <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 800a25c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a260:	b2da      	uxtb	r2, r3
 800a262:	2b02      	cmp	r3, #2
 800a264:	d004      	beq.n	800a270 <USBD_StdEPReq+0xd6>
 800a266:	2a03      	cmp	r2, #3
 800a268:	d011      	beq.n	800a28e <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 800a26a:	f7ff fd47 	bl	8009cfc <USBD_CtlError>
              break;
 800a26e:	e7a5      	b.n	800a1bc <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a270:	2f00      	cmp	r7, #0
 800a272:	bf18      	it	ne
 800a274:	2f80      	cmpne	r7, #128	@ 0x80
 800a276:	d007      	beq.n	800a288 <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a278:	4639      	mov	r1, r7
 800a27a:	f7ff fad5 	bl	8009828 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a27e:	2180      	movs	r1, #128	@ 0x80
 800a280:	4630      	mov	r0, r6
 800a282:	f7ff fad1 	bl	8009828 <USBD_LL_StallEP>
 800a286:	e799      	b.n	800a1bc <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800a288:	f7ff fd38 	bl	8009cfc <USBD_CtlError>
 800a28c:	e796      	b.n	800a1bc <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a28e:	884b      	ldrh	r3, [r1, #2]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d193      	bne.n	800a1bc <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 800a294:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 800a298:	d117      	bne.n	800a2ca <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 800a29a:	4630      	mov	r0, r6
 800a29c:	f000 f984 	bl	800a5a8 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a2a0:	4639      	mov	r1, r7
 800a2a2:	4630      	mov	r0, r6
 800a2a4:	f7ff fc1b 	bl	8009ade <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	d187      	bne.n	800a1bc <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 800a2ac:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800a2b0:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800a2b4:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800a2b8:	6892      	ldr	r2, [r2, #8]
 800a2ba:	2a00      	cmp	r2, #0
 800a2bc:	f000 8088 	beq.w	800a3d0 <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	4630      	mov	r0, r6
 800a2c4:	4790      	blx	r2
 800a2c6:	4604      	mov	r4, r0
 800a2c8:	e778      	b.n	800a1bc <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a2ca:	4639      	mov	r1, r7
 800a2cc:	f7ff fab4 	bl	8009838 <USBD_LL_ClearStallEP>
 800a2d0:	e7e3      	b.n	800a29a <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 800a2d2:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800a2d6:	b2d1      	uxtb	r1, r2
 800a2d8:	2a02      	cmp	r2, #2
 800a2da:	d006      	beq.n	800a2ea <USBD_StdEPReq+0x150>
 800a2dc:	2903      	cmp	r1, #3
 800a2de:	d02a      	beq.n	800a336 <USBD_StdEPReq+0x19c>
              USBD_CtlError(pdev, req);
 800a2e0:	4629      	mov	r1, r5
 800a2e2:	f7ff fd0b 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a2e6:	4644      	mov	r4, r8
              break;
 800a2e8:	e768      	b.n	800a1bc <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2ea:	2f00      	cmp	r7, #0
 800a2ec:	bf18      	it	ne
 800a2ee:	2f80      	cmpne	r7, #128	@ 0x80
 800a2f0:	d113      	bne.n	800a31a <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2f2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a2f6:	d115      	bne.n	800a324 <USBD_StdEPReq+0x18a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a2f8:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2fc:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800a300:	00b9      	lsls	r1, r7, #2
 800a302:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800a306:	4401      	add	r1, r0
 800a308:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800a30a:	2300      	movs	r3, #0
 800a30c:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a30e:	2202      	movs	r2, #2
 800a310:	4630      	mov	r0, r6
 800a312:	f000 f91d 	bl	800a550 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a316:	4644      	mov	r4, r8
              break;
 800a318:	e750      	b.n	800a1bc <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800a31a:	4629      	mov	r1, r5
 800a31c:	f7ff fcee 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a320:	4644      	mov	r4, r8
                break;
 800a322:	e74b      	b.n	800a1bc <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a324:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 800a328:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800a32c:	00b9      	lsls	r1, r7, #2
 800a32e:	3110      	adds	r1, #16
 800a330:	4401      	add	r1, r0
 800a332:	3104      	adds	r1, #4
 800a334:	e7e9      	b.n	800a30a <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 800a336:	b25b      	sxtb	r3, r3
 800a338:	2b00      	cmp	r3, #0
 800a33a:	db20      	blt.n	800a37e <USBD_StdEPReq+0x1e4>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a33c:	f007 020f 	and.w	r2, r7, #15
 800a340:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a344:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a348:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 800a34c:	b32a      	cbz	r2, 800a39a <USBD_StdEPReq+0x200>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a34e:	2b00      	cmp	r3, #0
 800a350:	db28      	blt.n	800a3a4 <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a352:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a356:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a35a:	009c      	lsls	r4, r3, #2
 800a35c:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 800a360:	4434      	add	r4, r6
 800a362:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a364:	2f80      	cmp	r7, #128	@ 0x80
 800a366:	bf18      	it	ne
 800a368:	2f00      	cmpne	r7, #0
 800a36a:	d124      	bne.n	800a3b6 <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 800a36c:	2300      	movs	r3, #0
 800a36e:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a370:	2202      	movs	r2, #2
 800a372:	4621      	mov	r1, r4
 800a374:	4630      	mov	r0, r6
 800a376:	f000 f8eb 	bl	800a550 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a37a:	4644      	mov	r4, r8
              break;
 800a37c:	e71e      	b.n	800a1bc <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a37e:	f007 020f 	and.w	r2, r7, #15
 800a382:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a386:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a38a:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800a38c:	2a00      	cmp	r2, #0
 800a38e:	d1de      	bne.n	800a34e <USBD_StdEPReq+0x1b4>
                  USBD_CtlError(pdev, req);
 800a390:	4629      	mov	r1, r5
 800a392:	f7ff fcb3 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a396:	4644      	mov	r4, r8
                  break;
 800a398:	e710      	b.n	800a1bc <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 800a39a:	4629      	mov	r1, r5
 800a39c:	f7ff fcae 	bl	8009cfc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a3a0:	4644      	mov	r4, r8
                  break;
 800a3a2:	e70b      	b.n	800a1bc <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3a4:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 800a3a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a3ac:	009c      	lsls	r4, r3, #2
 800a3ae:	3410      	adds	r4, #16
 800a3b0:	4434      	add	r4, r6
 800a3b2:	3404      	adds	r4, #4
 800a3b4:	e7d6      	b.n	800a364 <USBD_StdEPReq+0x1ca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a3b6:	4639      	mov	r1, r7
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	f7ff f9ef 	bl	800979c <USBD_LL_IsStallEP>
 800a3be:	b110      	cbz	r0, 800a3c6 <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	6023      	str	r3, [r4, #0]
 800a3c4:	e7d4      	b.n	800a370 <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	6023      	str	r3, [r4, #0]
 800a3ca:	e7d1      	b.n	800a370 <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 800a3cc:	2400      	movs	r4, #0
 800a3ce:	e6f5      	b.n	800a1bc <USBD_StdEPReq+0x22>
 800a3d0:	4604      	mov	r4, r0
 800a3d2:	e6f3      	b.n	800a1bc <USBD_StdEPReq+0x22>

0800a3d4 <USBD_GetString>:
  if (desc == NULL)
 800a3d4:	b300      	cbz	r0, 800a418 <USBD_GetString+0x44>
{
 800a3d6:	b570      	push	{r4, r5, r6, lr}
 800a3d8:	460d      	mov	r5, r1
 800a3da:	4616      	mov	r6, r2
 800a3dc:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a3de:	f7ff fc6f 	bl	8009cc0 <USBD_GetLen>
 800a3e2:	3001      	adds	r0, #1
 800a3e4:	0043      	lsls	r3, r0, #1
 800a3e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3ea:	d806      	bhi.n	800a3fa <USBD_GetString+0x26>
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800a3f0:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a3f2:	2303      	movs	r3, #3
 800a3f4:	706b      	strb	r3, [r5, #1]
  idx++;
 800a3f6:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800a3f8:	e00a      	b.n	800a410 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a3fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a3fe:	e7f6      	b.n	800a3ee <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 800a400:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800a402:	3401      	adds	r4, #1
    idx++;
 800a404:	1c5a      	adds	r2, r3, #1
 800a406:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800a408:	2100      	movs	r1, #0
 800a40a:	54a9      	strb	r1, [r5, r2]
    idx++;
 800a40c:	3302      	adds	r3, #2
 800a40e:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800a410:	7822      	ldrb	r2, [r4, #0]
 800a412:	2a00      	cmp	r2, #0
 800a414:	d1f4      	bne.n	800a400 <USBD_GetString+0x2c>
}
 800a416:	bd70      	pop	{r4, r5, r6, pc}
 800a418:	4770      	bx	lr
	...

0800a41c <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a41c:	2312      	movs	r3, #18
 800a41e:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800a420:	4800      	ldr	r0, [pc, #0]	@ (800a424 <USBD_FS_DeviceDescriptor+0x8>)
 800a422:	4770      	bx	lr
 800a424:	200000e4 	.word	0x200000e4

0800a428 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a428:	2304      	movs	r3, #4
 800a42a:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800a42c:	4800      	ldr	r0, [pc, #0]	@ (800a430 <USBD_FS_LangIDStrDescriptor+0x8>)
 800a42e:	4770      	bx	lr
 800a430:	200000e0 	.word	0x200000e0

0800a434 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800a434:	2300      	movs	r3, #0
 800a436:	4293      	cmp	r3, r2
 800a438:	d21e      	bcs.n	800a478 <IntToUnicode+0x44>
{
 800a43a:	b500      	push	{lr}
 800a43c:	e010      	b.n	800a460 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a43e:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 800a442:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800a446:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800a448:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a44c:	f10c 0c01 	add.w	ip, ip, #1
 800a450:	f04f 0e00 	mov.w	lr, #0
 800a454:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800a458:	3301      	adds	r3, #1
 800a45a:	b2db      	uxtb	r3, r3
 800a45c:	4293      	cmp	r3, r2
 800a45e:	d209      	bcs.n	800a474 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 800a460:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 800a464:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 800a468:	d2e9      	bcs.n	800a43e <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800a46a:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800a46e:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 800a472:	e7e8      	b.n	800a446 <IntToUnicode+0x12>
  }
}
 800a474:	f85d fb04 	ldr.w	pc, [sp], #4
 800a478:	4770      	bx	lr
	...

0800a47c <Get_SerialNum>:
{
 800a47c:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a47e:	4b0b      	ldr	r3, [pc, #44]	@ (800a4ac <Get_SerialNum+0x30>)
 800a480:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a484:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a488:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 800a48c:	18c0      	adds	r0, r0, r3
 800a48e:	d100      	bne.n	800a492 <Get_SerialNum+0x16>
}
 800a490:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a492:	4d07      	ldr	r5, [pc, #28]	@ (800a4b0 <Get_SerialNum+0x34>)
 800a494:	2208      	movs	r2, #8
 800a496:	4629      	mov	r1, r5
 800a498:	f7ff ffcc 	bl	800a434 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a49c:	2204      	movs	r2, #4
 800a49e:	f105 0110 	add.w	r1, r5, #16
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	f7ff ffc6 	bl	800a434 <IntToUnicode>
}
 800a4a8:	e7f2      	b.n	800a490 <Get_SerialNum+0x14>
 800a4aa:	bf00      	nop
 800a4ac:	1ff1e000 	.word	0x1ff1e000
 800a4b0:	200000c6 	.word	0x200000c6

0800a4b4 <USBD_FS_SerialStrDescriptor>:
{
 800a4b4:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800a4b6:	231a      	movs	r3, #26
 800a4b8:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800a4ba:	f7ff ffdf 	bl	800a47c <Get_SerialNum>
}
 800a4be:	4801      	ldr	r0, [pc, #4]	@ (800a4c4 <USBD_FS_SerialStrDescriptor+0x10>)
 800a4c0:	bd08      	pop	{r3, pc}
 800a4c2:	bf00      	nop
 800a4c4:	200000c4 	.word	0x200000c4

0800a4c8 <USBD_FS_ProductStrDescriptor>:
{
 800a4c8:	b508      	push	{r3, lr}
 800a4ca:	460a      	mov	r2, r1
  if(speed == 0)
 800a4cc:	b928      	cbnz	r0, 800a4da <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4ce:	4905      	ldr	r1, [pc, #20]	@ (800a4e4 <USBD_FS_ProductStrDescriptor+0x1c>)
 800a4d0:	4805      	ldr	r0, [pc, #20]	@ (800a4e8 <USBD_FS_ProductStrDescriptor+0x20>)
 800a4d2:	f7ff ff7f 	bl	800a3d4 <USBD_GetString>
}
 800a4d6:	4803      	ldr	r0, [pc, #12]	@ (800a4e4 <USBD_FS_ProductStrDescriptor+0x1c>)
 800a4d8:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4da:	4902      	ldr	r1, [pc, #8]	@ (800a4e4 <USBD_FS_ProductStrDescriptor+0x1c>)
 800a4dc:	4802      	ldr	r0, [pc, #8]	@ (800a4e8 <USBD_FS_ProductStrDescriptor+0x20>)
 800a4de:	f7ff ff79 	bl	800a3d4 <USBD_GetString>
 800a4e2:	e7f8      	b.n	800a4d6 <USBD_FS_ProductStrDescriptor+0xe>
 800a4e4:	20003220 	.word	0x20003220
 800a4e8:	0800e2f8 	.word	0x0800e2f8

0800a4ec <USBD_FS_ManufacturerStrDescriptor>:
{
 800a4ec:	b510      	push	{r4, lr}
 800a4ee:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a4f0:	4c03      	ldr	r4, [pc, #12]	@ (800a500 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800a4f2:	4621      	mov	r1, r4
 800a4f4:	4803      	ldr	r0, [pc, #12]	@ (800a504 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800a4f6:	f7ff ff6d 	bl	800a3d4 <USBD_GetString>
}
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	bd10      	pop	{r4, pc}
 800a4fe:	bf00      	nop
 800a500:	20003220 	.word	0x20003220
 800a504:	0800e310 	.word	0x0800e310

0800a508 <USBD_FS_ConfigStrDescriptor>:
{
 800a508:	b508      	push	{r3, lr}
 800a50a:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800a50c:	b928      	cbnz	r0, 800a51a <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a50e:	4905      	ldr	r1, [pc, #20]	@ (800a524 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800a510:	4805      	ldr	r0, [pc, #20]	@ (800a528 <USBD_FS_ConfigStrDescriptor+0x20>)
 800a512:	f7ff ff5f 	bl	800a3d4 <USBD_GetString>
}
 800a516:	4803      	ldr	r0, [pc, #12]	@ (800a524 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800a518:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a51a:	4902      	ldr	r1, [pc, #8]	@ (800a524 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800a51c:	4802      	ldr	r0, [pc, #8]	@ (800a528 <USBD_FS_ConfigStrDescriptor+0x20>)
 800a51e:	f7ff ff59 	bl	800a3d4 <USBD_GetString>
 800a522:	e7f8      	b.n	800a516 <USBD_FS_ConfigStrDescriptor+0xe>
 800a524:	20003220 	.word	0x20003220
 800a528:	0800e324 	.word	0x0800e324

0800a52c <USBD_FS_InterfaceStrDescriptor>:
{
 800a52c:	b508      	push	{r3, lr}
 800a52e:	460a      	mov	r2, r1
  if(speed == 0)
 800a530:	b928      	cbnz	r0, 800a53e <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a532:	4905      	ldr	r1, [pc, #20]	@ (800a548 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800a534:	4805      	ldr	r0, [pc, #20]	@ (800a54c <USBD_FS_InterfaceStrDescriptor+0x20>)
 800a536:	f7ff ff4d 	bl	800a3d4 <USBD_GetString>
}
 800a53a:	4803      	ldr	r0, [pc, #12]	@ (800a548 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800a53c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a53e:	4902      	ldr	r1, [pc, #8]	@ (800a548 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800a540:	4802      	ldr	r0, [pc, #8]	@ (800a54c <USBD_FS_InterfaceStrDescriptor+0x20>)
 800a542:	f7ff ff47 	bl	800a3d4 <USBD_GetString>
 800a546:	e7f8      	b.n	800a53a <USBD_FS_InterfaceStrDescriptor+0xe>
 800a548:	20003220 	.word	0x20003220
 800a54c:	0800e330 	.word	0x0800e330

0800a550 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a550:	b508      	push	{r3, lr}
 800a552:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a554:	2202      	movs	r2, #2
 800a556:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a55a:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a55c:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a55e:	460a      	mov	r2, r1
 800a560:	2100      	movs	r1, #0
 800a562:	f7ff f979 	bl	8009858 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a566:	2000      	movs	r0, #0
 800a568:	bd08      	pop	{r3, pc}

0800a56a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a56a:	b508      	push	{r3, lr}
 800a56c:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a56e:	460a      	mov	r2, r1
 800a570:	2100      	movs	r1, #0
 800a572:	f7ff f971 	bl	8009858 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a576:	2000      	movs	r0, #0
 800a578:	bd08      	pop	{r3, pc}

0800a57a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a57a:	b508      	push	{r3, lr}
 800a57c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a57e:	2203      	movs	r2, #3
 800a580:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a584:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a588:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a58c:	460a      	mov	r2, r1
 800a58e:	2100      	movs	r1, #0
 800a590:	f7ff f96a 	bl	8009868 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a594:	2000      	movs	r0, #0
 800a596:	bd08      	pop	{r3, pc}

0800a598 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a598:	b508      	push	{r3, lr}
 800a59a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a59c:	460a      	mov	r2, r1
 800a59e:	2100      	movs	r1, #0
 800a5a0:	f7ff f962 	bl	8009868 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	bd08      	pop	{r3, pc}

0800a5a8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a5a8:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a5aa:	2204      	movs	r2, #4
 800a5ac:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	4619      	mov	r1, r3
 800a5b6:	f7ff f94f 	bl	8009858 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	bd08      	pop	{r3, pc}

0800a5be <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a5be:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a5c0:	2205      	movs	r2, #5
 800a5c2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	f7ff f94c 	bl	8009868 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	bd08      	pop	{r3, pc}

0800a5d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800a5d4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800a610 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800a5d8:	f7fe fcec 	bl	8008fb4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800a5dc:	f7fe fc72 	bl	8008ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a5e0:	480c      	ldr	r0, [pc, #48]	@ (800a614 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800a5e2:	490d      	ldr	r1, [pc, #52]	@ (800a618 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800a5e4:	4a0d      	ldr	r2, [pc, #52]	@ (800a61c <LoopFillZerobss+0x1a>)
  movs r3, #0
 800a5e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a5e8:	e002      	b.n	800a5f0 <LoopCopyDataInit>

0800a5ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a5ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a5ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a5ee:	3304      	adds	r3, #4

0800a5f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a5f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a5f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a5f4:	d3f9      	bcc.n	800a5ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a5f6:	4a0a      	ldr	r2, [pc, #40]	@ (800a620 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800a5f8:	4c0a      	ldr	r4, [pc, #40]	@ (800a624 <LoopFillZerobss+0x22>)
  movs r3, #0
 800a5fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a5fc:	e001      	b.n	800a602 <LoopFillZerobss>

0800a5fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a5fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a600:	3204      	adds	r2, #4

0800a602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a604:	d3fb      	bcc.n	800a5fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a606:	f000 fe1f 	bl	800b248 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a60a:	f7f8 fbdb 	bl	8002dc4 <main>
  bx  lr
 800a60e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800a610:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a618:	200002e0 	.word	0x200002e0
  ldr r2, =_sidata
 800a61c:	0800e754 	.word	0x0800e754
  ldr r2, =_sbss
 800a620:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 800a624:	2000356c 	.word	0x2000356c

0800a628 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a628:	e7fe      	b.n	800a628 <ADC3_IRQHandler>

0800a62a <__cvt>:
 800a62a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a62c:	ed2d 8b02 	vpush	{d8}
 800a630:	eeb0 8b40 	vmov.f64	d8, d0
 800a634:	b085      	sub	sp, #20
 800a636:	4617      	mov	r7, r2
 800a638:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800a63a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a63c:	ee18 2a90 	vmov	r2, s17
 800a640:	f025 0520 	bic.w	r5, r5, #32
 800a644:	2a00      	cmp	r2, #0
 800a646:	bfb6      	itet	lt
 800a648:	222d      	movlt	r2, #45	@ 0x2d
 800a64a:	2200      	movge	r2, #0
 800a64c:	eeb1 8b40 	vneglt.f64	d8, d0
 800a650:	2d46      	cmp	r5, #70	@ 0x46
 800a652:	460c      	mov	r4, r1
 800a654:	701a      	strb	r2, [r3, #0]
 800a656:	d004      	beq.n	800a662 <__cvt+0x38>
 800a658:	2d45      	cmp	r5, #69	@ 0x45
 800a65a:	d100      	bne.n	800a65e <__cvt+0x34>
 800a65c:	3401      	adds	r4, #1
 800a65e:	2102      	movs	r1, #2
 800a660:	e000      	b.n	800a664 <__cvt+0x3a>
 800a662:	2103      	movs	r1, #3
 800a664:	ab03      	add	r3, sp, #12
 800a666:	9301      	str	r3, [sp, #4]
 800a668:	ab02      	add	r3, sp, #8
 800a66a:	9300      	str	r3, [sp, #0]
 800a66c:	4622      	mov	r2, r4
 800a66e:	4633      	mov	r3, r6
 800a670:	eeb0 0b48 	vmov.f64	d0, d8
 800a674:	f000 fea8 	bl	800b3c8 <_dtoa_r>
 800a678:	2d47      	cmp	r5, #71	@ 0x47
 800a67a:	d114      	bne.n	800a6a6 <__cvt+0x7c>
 800a67c:	07fb      	lsls	r3, r7, #31
 800a67e:	d50a      	bpl.n	800a696 <__cvt+0x6c>
 800a680:	1902      	adds	r2, r0, r4
 800a682:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a68a:	bf08      	it	eq
 800a68c:	9203      	streq	r2, [sp, #12]
 800a68e:	2130      	movs	r1, #48	@ 0x30
 800a690:	9b03      	ldr	r3, [sp, #12]
 800a692:	4293      	cmp	r3, r2
 800a694:	d319      	bcc.n	800a6ca <__cvt+0xa0>
 800a696:	9b03      	ldr	r3, [sp, #12]
 800a698:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a69a:	1a1b      	subs	r3, r3, r0
 800a69c:	6013      	str	r3, [r2, #0]
 800a69e:	b005      	add	sp, #20
 800a6a0:	ecbd 8b02 	vpop	{d8}
 800a6a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6a6:	2d46      	cmp	r5, #70	@ 0x46
 800a6a8:	eb00 0204 	add.w	r2, r0, r4
 800a6ac:	d1e9      	bne.n	800a682 <__cvt+0x58>
 800a6ae:	7803      	ldrb	r3, [r0, #0]
 800a6b0:	2b30      	cmp	r3, #48	@ 0x30
 800a6b2:	d107      	bne.n	800a6c4 <__cvt+0x9a>
 800a6b4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a6b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6bc:	bf1c      	itt	ne
 800a6be:	f1c4 0401 	rsbne	r4, r4, #1
 800a6c2:	6034      	strne	r4, [r6, #0]
 800a6c4:	6833      	ldr	r3, [r6, #0]
 800a6c6:	441a      	add	r2, r3
 800a6c8:	e7db      	b.n	800a682 <__cvt+0x58>
 800a6ca:	1c5c      	adds	r4, r3, #1
 800a6cc:	9403      	str	r4, [sp, #12]
 800a6ce:	7019      	strb	r1, [r3, #0]
 800a6d0:	e7de      	b.n	800a690 <__cvt+0x66>

0800a6d2 <__exponent>:
 800a6d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6d4:	2900      	cmp	r1, #0
 800a6d6:	bfba      	itte	lt
 800a6d8:	4249      	neglt	r1, r1
 800a6da:	232d      	movlt	r3, #45	@ 0x2d
 800a6dc:	232b      	movge	r3, #43	@ 0x2b
 800a6de:	2909      	cmp	r1, #9
 800a6e0:	7002      	strb	r2, [r0, #0]
 800a6e2:	7043      	strb	r3, [r0, #1]
 800a6e4:	dd29      	ble.n	800a73a <__exponent+0x68>
 800a6e6:	f10d 0407 	add.w	r4, sp, #7
 800a6ea:	4625      	mov	r5, r4
 800a6ec:	270a      	movs	r7, #10
 800a6ee:	4622      	mov	r2, r4
 800a6f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a6f4:	fb07 1316 	mls	r3, r7, r6, r1
 800a6f8:	3330      	adds	r3, #48	@ 0x30
 800a6fa:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a6fe:	460b      	mov	r3, r1
 800a700:	2b63      	cmp	r3, #99	@ 0x63
 800a702:	f104 34ff 	add.w	r4, r4, #4294967295
 800a706:	4631      	mov	r1, r6
 800a708:	dcf1      	bgt.n	800a6ee <__exponent+0x1c>
 800a70a:	3130      	adds	r1, #48	@ 0x30
 800a70c:	1e93      	subs	r3, r2, #2
 800a70e:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a712:	1c41      	adds	r1, r0, #1
 800a714:	461c      	mov	r4, r3
 800a716:	42ab      	cmp	r3, r5
 800a718:	d30a      	bcc.n	800a730 <__exponent+0x5e>
 800a71a:	f10d 0309 	add.w	r3, sp, #9
 800a71e:	1a9b      	subs	r3, r3, r2
 800a720:	42a5      	cmp	r5, r4
 800a722:	bf38      	it	cc
 800a724:	2300      	movcc	r3, #0
 800a726:	1c82      	adds	r2, r0, #2
 800a728:	4413      	add	r3, r2
 800a72a:	1a18      	subs	r0, r3, r0
 800a72c:	b003      	add	sp, #12
 800a72e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a730:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a734:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a738:	e7ed      	b.n	800a716 <__exponent+0x44>
 800a73a:	2330      	movs	r3, #48	@ 0x30
 800a73c:	3130      	adds	r1, #48	@ 0x30
 800a73e:	7083      	strb	r3, [r0, #2]
 800a740:	70c1      	strb	r1, [r0, #3]
 800a742:	1d03      	adds	r3, r0, #4
 800a744:	e7f1      	b.n	800a72a <__exponent+0x58>
	...

0800a748 <_printf_float>:
 800a748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a74c:	b08d      	sub	sp, #52	@ 0x34
 800a74e:	460c      	mov	r4, r1
 800a750:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a754:	4616      	mov	r6, r2
 800a756:	461f      	mov	r7, r3
 800a758:	4605      	mov	r5, r0
 800a75a:	f000 fd25 	bl	800b1a8 <_localeconv_r>
 800a75e:	f8d0 b000 	ldr.w	fp, [r0]
 800a762:	4658      	mov	r0, fp
 800a764:	f7f5 fdec 	bl	8000340 <strlen>
 800a768:	2300      	movs	r3, #0
 800a76a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a76c:	f8d8 3000 	ldr.w	r3, [r8]
 800a770:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a774:	6822      	ldr	r2, [r4, #0]
 800a776:	9005      	str	r0, [sp, #20]
 800a778:	3307      	adds	r3, #7
 800a77a:	f023 0307 	bic.w	r3, r3, #7
 800a77e:	ecb3 0b02 	vldmia	r3!, {d0}
 800a782:	ed9f 7b99 	vldr	d7, [pc, #612]	@ 800a9e8 <_printf_float+0x2a0>
 800a786:	eeb0 6bc0 	vabs.f64	d6, d0
 800a78a:	eeb4 6b47 	vcmp.f64	d6, d7
 800a78e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a792:	f8c8 3000 	str.w	r3, [r8]
 800a796:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a79a:	dd24      	ble.n	800a7e6 <_printf_float+0x9e>
 800a79c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a7a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7a4:	d502      	bpl.n	800a7ac <_printf_float+0x64>
 800a7a6:	232d      	movs	r3, #45	@ 0x2d
 800a7a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7ac:	4990      	ldr	r1, [pc, #576]	@ (800a9f0 <_printf_float+0x2a8>)
 800a7ae:	4b91      	ldr	r3, [pc, #580]	@ (800a9f4 <_printf_float+0x2ac>)
 800a7b0:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a7b4:	bf8c      	ite	hi
 800a7b6:	4688      	movhi	r8, r1
 800a7b8:	4698      	movls	r8, r3
 800a7ba:	f022 0204 	bic.w	r2, r2, #4
 800a7be:	2303      	movs	r3, #3
 800a7c0:	6123      	str	r3, [r4, #16]
 800a7c2:	6022      	str	r2, [r4, #0]
 800a7c4:	f04f 0a00 	mov.w	sl, #0
 800a7c8:	9700      	str	r7, [sp, #0]
 800a7ca:	4633      	mov	r3, r6
 800a7cc:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	4628      	mov	r0, r5
 800a7d2:	f000 f9d3 	bl	800ab7c <_printf_common>
 800a7d6:	3001      	adds	r0, #1
 800a7d8:	f040 8089 	bne.w	800a8ee <_printf_float+0x1a6>
 800a7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e0:	b00d      	add	sp, #52	@ 0x34
 800a7e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7e6:	eeb4 0b40 	vcmp.f64	d0, d0
 800a7ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ee:	d709      	bvc.n	800a804 <_printf_float+0xbc>
 800a7f0:	ee10 3a90 	vmov	r3, s1
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	bfbc      	itt	lt
 800a7f8:	232d      	movlt	r3, #45	@ 0x2d
 800a7fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a7fe:	497e      	ldr	r1, [pc, #504]	@ (800a9f8 <_printf_float+0x2b0>)
 800a800:	4b7e      	ldr	r3, [pc, #504]	@ (800a9fc <_printf_float+0x2b4>)
 800a802:	e7d5      	b.n	800a7b0 <_printf_float+0x68>
 800a804:	6863      	ldr	r3, [r4, #4]
 800a806:	1c59      	adds	r1, r3, #1
 800a808:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a80c:	d139      	bne.n	800a882 <_printf_float+0x13a>
 800a80e:	2306      	movs	r3, #6
 800a810:	6063      	str	r3, [r4, #4]
 800a812:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a816:	2300      	movs	r3, #0
 800a818:	6022      	str	r2, [r4, #0]
 800a81a:	9303      	str	r3, [sp, #12]
 800a81c:	ab0a      	add	r3, sp, #40	@ 0x28
 800a81e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a822:	ab09      	add	r3, sp, #36	@ 0x24
 800a824:	9300      	str	r3, [sp, #0]
 800a826:	6861      	ldr	r1, [r4, #4]
 800a828:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a82c:	4628      	mov	r0, r5
 800a82e:	f7ff fefc 	bl	800a62a <__cvt>
 800a832:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a836:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a838:	4680      	mov	r8, r0
 800a83a:	d129      	bne.n	800a890 <_printf_float+0x148>
 800a83c:	1cc8      	adds	r0, r1, #3
 800a83e:	db02      	blt.n	800a846 <_printf_float+0xfe>
 800a840:	6863      	ldr	r3, [r4, #4]
 800a842:	428b      	cmp	r3, r1
 800a844:	da41      	bge.n	800a8ca <_printf_float+0x182>
 800a846:	f1a9 0902 	sub.w	r9, r9, #2
 800a84a:	fa5f f989 	uxtb.w	r9, r9
 800a84e:	3901      	subs	r1, #1
 800a850:	464a      	mov	r2, r9
 800a852:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a856:	9109      	str	r1, [sp, #36]	@ 0x24
 800a858:	f7ff ff3b 	bl	800a6d2 <__exponent>
 800a85c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a85e:	1813      	adds	r3, r2, r0
 800a860:	2a01      	cmp	r2, #1
 800a862:	4682      	mov	sl, r0
 800a864:	6123      	str	r3, [r4, #16]
 800a866:	dc02      	bgt.n	800a86e <_printf_float+0x126>
 800a868:	6822      	ldr	r2, [r4, #0]
 800a86a:	07d2      	lsls	r2, r2, #31
 800a86c:	d501      	bpl.n	800a872 <_printf_float+0x12a>
 800a86e:	3301      	adds	r3, #1
 800a870:	6123      	str	r3, [r4, #16]
 800a872:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a876:	2b00      	cmp	r3, #0
 800a878:	d0a6      	beq.n	800a7c8 <_printf_float+0x80>
 800a87a:	232d      	movs	r3, #45	@ 0x2d
 800a87c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a880:	e7a2      	b.n	800a7c8 <_printf_float+0x80>
 800a882:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a886:	d1c4      	bne.n	800a812 <_printf_float+0xca>
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d1c2      	bne.n	800a812 <_printf_float+0xca>
 800a88c:	2301      	movs	r3, #1
 800a88e:	e7bf      	b.n	800a810 <_printf_float+0xc8>
 800a890:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a894:	d9db      	bls.n	800a84e <_printf_float+0x106>
 800a896:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a89a:	d118      	bne.n	800a8ce <_printf_float+0x186>
 800a89c:	2900      	cmp	r1, #0
 800a89e:	6863      	ldr	r3, [r4, #4]
 800a8a0:	dd0b      	ble.n	800a8ba <_printf_float+0x172>
 800a8a2:	6121      	str	r1, [r4, #16]
 800a8a4:	b913      	cbnz	r3, 800a8ac <_printf_float+0x164>
 800a8a6:	6822      	ldr	r2, [r4, #0]
 800a8a8:	07d0      	lsls	r0, r2, #31
 800a8aa:	d502      	bpl.n	800a8b2 <_printf_float+0x16a>
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	440b      	add	r3, r1
 800a8b0:	6123      	str	r3, [r4, #16]
 800a8b2:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a8b4:	f04f 0a00 	mov.w	sl, #0
 800a8b8:	e7db      	b.n	800a872 <_printf_float+0x12a>
 800a8ba:	b913      	cbnz	r3, 800a8c2 <_printf_float+0x17a>
 800a8bc:	6822      	ldr	r2, [r4, #0]
 800a8be:	07d2      	lsls	r2, r2, #31
 800a8c0:	d501      	bpl.n	800a8c6 <_printf_float+0x17e>
 800a8c2:	3302      	adds	r3, #2
 800a8c4:	e7f4      	b.n	800a8b0 <_printf_float+0x168>
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e7f2      	b.n	800a8b0 <_printf_float+0x168>
 800a8ca:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a8ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8d0:	428b      	cmp	r3, r1
 800a8d2:	dc05      	bgt.n	800a8e0 <_printf_float+0x198>
 800a8d4:	6823      	ldr	r3, [r4, #0]
 800a8d6:	6121      	str	r1, [r4, #16]
 800a8d8:	07d8      	lsls	r0, r3, #31
 800a8da:	d5ea      	bpl.n	800a8b2 <_printf_float+0x16a>
 800a8dc:	1c4b      	adds	r3, r1, #1
 800a8de:	e7e7      	b.n	800a8b0 <_printf_float+0x168>
 800a8e0:	2900      	cmp	r1, #0
 800a8e2:	bfd4      	ite	le
 800a8e4:	f1c1 0202 	rsble	r2, r1, #2
 800a8e8:	2201      	movgt	r2, #1
 800a8ea:	4413      	add	r3, r2
 800a8ec:	e7e0      	b.n	800a8b0 <_printf_float+0x168>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	055a      	lsls	r2, r3, #21
 800a8f2:	d407      	bmi.n	800a904 <_printf_float+0x1bc>
 800a8f4:	6923      	ldr	r3, [r4, #16]
 800a8f6:	4642      	mov	r2, r8
 800a8f8:	4631      	mov	r1, r6
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	47b8      	blx	r7
 800a8fe:	3001      	adds	r0, #1
 800a900:	d12a      	bne.n	800a958 <_printf_float+0x210>
 800a902:	e76b      	b.n	800a7dc <_printf_float+0x94>
 800a904:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a908:	f240 80e2 	bls.w	800aad0 <_printf_float+0x388>
 800a90c:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a910:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a918:	d133      	bne.n	800a982 <_printf_float+0x23a>
 800a91a:	4a39      	ldr	r2, [pc, #228]	@ (800aa00 <_printf_float+0x2b8>)
 800a91c:	2301      	movs	r3, #1
 800a91e:	4631      	mov	r1, r6
 800a920:	4628      	mov	r0, r5
 800a922:	47b8      	blx	r7
 800a924:	3001      	adds	r0, #1
 800a926:	f43f af59 	beq.w	800a7dc <_printf_float+0x94>
 800a92a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a92e:	4543      	cmp	r3, r8
 800a930:	db02      	blt.n	800a938 <_printf_float+0x1f0>
 800a932:	6823      	ldr	r3, [r4, #0]
 800a934:	07d8      	lsls	r0, r3, #31
 800a936:	d50f      	bpl.n	800a958 <_printf_float+0x210>
 800a938:	9b05      	ldr	r3, [sp, #20]
 800a93a:	465a      	mov	r2, fp
 800a93c:	4631      	mov	r1, r6
 800a93e:	4628      	mov	r0, r5
 800a940:	47b8      	blx	r7
 800a942:	3001      	adds	r0, #1
 800a944:	f43f af4a 	beq.w	800a7dc <_printf_float+0x94>
 800a948:	f04f 0900 	mov.w	r9, #0
 800a94c:	f108 38ff 	add.w	r8, r8, #4294967295
 800a950:	f104 0a1a 	add.w	sl, r4, #26
 800a954:	45c8      	cmp	r8, r9
 800a956:	dc09      	bgt.n	800a96c <_printf_float+0x224>
 800a958:	6823      	ldr	r3, [r4, #0]
 800a95a:	079b      	lsls	r3, r3, #30
 800a95c:	f100 8109 	bmi.w	800ab72 <_printf_float+0x42a>
 800a960:	68e0      	ldr	r0, [r4, #12]
 800a962:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a964:	4298      	cmp	r0, r3
 800a966:	bfb8      	it	lt
 800a968:	4618      	movlt	r0, r3
 800a96a:	e739      	b.n	800a7e0 <_printf_float+0x98>
 800a96c:	2301      	movs	r3, #1
 800a96e:	4652      	mov	r2, sl
 800a970:	4631      	mov	r1, r6
 800a972:	4628      	mov	r0, r5
 800a974:	47b8      	blx	r7
 800a976:	3001      	adds	r0, #1
 800a978:	f43f af30 	beq.w	800a7dc <_printf_float+0x94>
 800a97c:	f109 0901 	add.w	r9, r9, #1
 800a980:	e7e8      	b.n	800a954 <_printf_float+0x20c>
 800a982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a984:	2b00      	cmp	r3, #0
 800a986:	dc3d      	bgt.n	800aa04 <_printf_float+0x2bc>
 800a988:	4a1d      	ldr	r2, [pc, #116]	@ (800aa00 <_printf_float+0x2b8>)
 800a98a:	2301      	movs	r3, #1
 800a98c:	4631      	mov	r1, r6
 800a98e:	4628      	mov	r0, r5
 800a990:	47b8      	blx	r7
 800a992:	3001      	adds	r0, #1
 800a994:	f43f af22 	beq.w	800a7dc <_printf_float+0x94>
 800a998:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a99c:	ea59 0303 	orrs.w	r3, r9, r3
 800a9a0:	d102      	bne.n	800a9a8 <_printf_float+0x260>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	07d9      	lsls	r1, r3, #31
 800a9a6:	d5d7      	bpl.n	800a958 <_printf_float+0x210>
 800a9a8:	9b05      	ldr	r3, [sp, #20]
 800a9aa:	465a      	mov	r2, fp
 800a9ac:	4631      	mov	r1, r6
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	47b8      	blx	r7
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	f43f af12 	beq.w	800a7dc <_printf_float+0x94>
 800a9b8:	f04f 0a00 	mov.w	sl, #0
 800a9bc:	f104 0b1a 	add.w	fp, r4, #26
 800a9c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9c2:	425b      	negs	r3, r3
 800a9c4:	4553      	cmp	r3, sl
 800a9c6:	dc01      	bgt.n	800a9cc <_printf_float+0x284>
 800a9c8:	464b      	mov	r3, r9
 800a9ca:	e794      	b.n	800a8f6 <_printf_float+0x1ae>
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	465a      	mov	r2, fp
 800a9d0:	4631      	mov	r1, r6
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	47b8      	blx	r7
 800a9d6:	3001      	adds	r0, #1
 800a9d8:	f43f af00 	beq.w	800a7dc <_printf_float+0x94>
 800a9dc:	f10a 0a01 	add.w	sl, sl, #1
 800a9e0:	e7ee      	b.n	800a9c0 <_printf_float+0x278>
 800a9e2:	bf00      	nop
 800a9e4:	f3af 8000 	nop.w
 800a9e8:	ffffffff 	.word	0xffffffff
 800a9ec:	7fefffff 	.word	0x7fefffff
 800a9f0:	0800e37c 	.word	0x0800e37c
 800a9f4:	0800e378 	.word	0x0800e378
 800a9f8:	0800e384 	.word	0x0800e384
 800a9fc:	0800e380 	.word	0x0800e380
 800aa00:	0800e388 	.word	0x0800e388
 800aa04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa0a:	4553      	cmp	r3, sl
 800aa0c:	bfa8      	it	ge
 800aa0e:	4653      	movge	r3, sl
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	4699      	mov	r9, r3
 800aa14:	dc37      	bgt.n	800aa86 <_printf_float+0x33e>
 800aa16:	2300      	movs	r3, #0
 800aa18:	9307      	str	r3, [sp, #28]
 800aa1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa1e:	f104 021a 	add.w	r2, r4, #26
 800aa22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa24:	9907      	ldr	r1, [sp, #28]
 800aa26:	9306      	str	r3, [sp, #24]
 800aa28:	eba3 0309 	sub.w	r3, r3, r9
 800aa2c:	428b      	cmp	r3, r1
 800aa2e:	dc31      	bgt.n	800aa94 <_printf_float+0x34c>
 800aa30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa32:	459a      	cmp	sl, r3
 800aa34:	dc3b      	bgt.n	800aaae <_printf_float+0x366>
 800aa36:	6823      	ldr	r3, [r4, #0]
 800aa38:	07da      	lsls	r2, r3, #31
 800aa3a:	d438      	bmi.n	800aaae <_printf_float+0x366>
 800aa3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa3e:	ebaa 0903 	sub.w	r9, sl, r3
 800aa42:	9b06      	ldr	r3, [sp, #24]
 800aa44:	ebaa 0303 	sub.w	r3, sl, r3
 800aa48:	4599      	cmp	r9, r3
 800aa4a:	bfa8      	it	ge
 800aa4c:	4699      	movge	r9, r3
 800aa4e:	f1b9 0f00 	cmp.w	r9, #0
 800aa52:	dc34      	bgt.n	800aabe <_printf_float+0x376>
 800aa54:	f04f 0800 	mov.w	r8, #0
 800aa58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa5c:	f104 0b1a 	add.w	fp, r4, #26
 800aa60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa62:	ebaa 0303 	sub.w	r3, sl, r3
 800aa66:	eba3 0309 	sub.w	r3, r3, r9
 800aa6a:	4543      	cmp	r3, r8
 800aa6c:	f77f af74 	ble.w	800a958 <_printf_float+0x210>
 800aa70:	2301      	movs	r3, #1
 800aa72:	465a      	mov	r2, fp
 800aa74:	4631      	mov	r1, r6
 800aa76:	4628      	mov	r0, r5
 800aa78:	47b8      	blx	r7
 800aa7a:	3001      	adds	r0, #1
 800aa7c:	f43f aeae 	beq.w	800a7dc <_printf_float+0x94>
 800aa80:	f108 0801 	add.w	r8, r8, #1
 800aa84:	e7ec      	b.n	800aa60 <_printf_float+0x318>
 800aa86:	4642      	mov	r2, r8
 800aa88:	4631      	mov	r1, r6
 800aa8a:	4628      	mov	r0, r5
 800aa8c:	47b8      	blx	r7
 800aa8e:	3001      	adds	r0, #1
 800aa90:	d1c1      	bne.n	800aa16 <_printf_float+0x2ce>
 800aa92:	e6a3      	b.n	800a7dc <_printf_float+0x94>
 800aa94:	2301      	movs	r3, #1
 800aa96:	4631      	mov	r1, r6
 800aa98:	4628      	mov	r0, r5
 800aa9a:	9206      	str	r2, [sp, #24]
 800aa9c:	47b8      	blx	r7
 800aa9e:	3001      	adds	r0, #1
 800aaa0:	f43f ae9c 	beq.w	800a7dc <_printf_float+0x94>
 800aaa4:	9b07      	ldr	r3, [sp, #28]
 800aaa6:	9a06      	ldr	r2, [sp, #24]
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	9307      	str	r3, [sp, #28]
 800aaac:	e7b9      	b.n	800aa22 <_printf_float+0x2da>
 800aaae:	9b05      	ldr	r3, [sp, #20]
 800aab0:	465a      	mov	r2, fp
 800aab2:	4631      	mov	r1, r6
 800aab4:	4628      	mov	r0, r5
 800aab6:	47b8      	blx	r7
 800aab8:	3001      	adds	r0, #1
 800aaba:	d1bf      	bne.n	800aa3c <_printf_float+0x2f4>
 800aabc:	e68e      	b.n	800a7dc <_printf_float+0x94>
 800aabe:	9a06      	ldr	r2, [sp, #24]
 800aac0:	464b      	mov	r3, r9
 800aac2:	4442      	add	r2, r8
 800aac4:	4631      	mov	r1, r6
 800aac6:	4628      	mov	r0, r5
 800aac8:	47b8      	blx	r7
 800aaca:	3001      	adds	r0, #1
 800aacc:	d1c2      	bne.n	800aa54 <_printf_float+0x30c>
 800aace:	e685      	b.n	800a7dc <_printf_float+0x94>
 800aad0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800aad4:	f1b9 0f01 	cmp.w	r9, #1
 800aad8:	dc01      	bgt.n	800aade <_printf_float+0x396>
 800aada:	07db      	lsls	r3, r3, #31
 800aadc:	d536      	bpl.n	800ab4c <_printf_float+0x404>
 800aade:	2301      	movs	r3, #1
 800aae0:	4642      	mov	r2, r8
 800aae2:	4631      	mov	r1, r6
 800aae4:	4628      	mov	r0, r5
 800aae6:	47b8      	blx	r7
 800aae8:	3001      	adds	r0, #1
 800aaea:	f43f ae77 	beq.w	800a7dc <_printf_float+0x94>
 800aaee:	9b05      	ldr	r3, [sp, #20]
 800aaf0:	465a      	mov	r2, fp
 800aaf2:	4631      	mov	r1, r6
 800aaf4:	4628      	mov	r0, r5
 800aaf6:	47b8      	blx	r7
 800aaf8:	3001      	adds	r0, #1
 800aafa:	f43f ae6f 	beq.w	800a7dc <_printf_float+0x94>
 800aafe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ab02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ab06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab0a:	f109 39ff 	add.w	r9, r9, #4294967295
 800ab0e:	d018      	beq.n	800ab42 <_printf_float+0x3fa>
 800ab10:	464b      	mov	r3, r9
 800ab12:	f108 0201 	add.w	r2, r8, #1
 800ab16:	4631      	mov	r1, r6
 800ab18:	4628      	mov	r0, r5
 800ab1a:	47b8      	blx	r7
 800ab1c:	3001      	adds	r0, #1
 800ab1e:	d10c      	bne.n	800ab3a <_printf_float+0x3f2>
 800ab20:	e65c      	b.n	800a7dc <_printf_float+0x94>
 800ab22:	2301      	movs	r3, #1
 800ab24:	465a      	mov	r2, fp
 800ab26:	4631      	mov	r1, r6
 800ab28:	4628      	mov	r0, r5
 800ab2a:	47b8      	blx	r7
 800ab2c:	3001      	adds	r0, #1
 800ab2e:	f43f ae55 	beq.w	800a7dc <_printf_float+0x94>
 800ab32:	f108 0801 	add.w	r8, r8, #1
 800ab36:	45c8      	cmp	r8, r9
 800ab38:	dbf3      	blt.n	800ab22 <_printf_float+0x3da>
 800ab3a:	4653      	mov	r3, sl
 800ab3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ab40:	e6da      	b.n	800a8f8 <_printf_float+0x1b0>
 800ab42:	f04f 0800 	mov.w	r8, #0
 800ab46:	f104 0b1a 	add.w	fp, r4, #26
 800ab4a:	e7f4      	b.n	800ab36 <_printf_float+0x3ee>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	4642      	mov	r2, r8
 800ab50:	e7e1      	b.n	800ab16 <_printf_float+0x3ce>
 800ab52:	2301      	movs	r3, #1
 800ab54:	464a      	mov	r2, r9
 800ab56:	4631      	mov	r1, r6
 800ab58:	4628      	mov	r0, r5
 800ab5a:	47b8      	blx	r7
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	f43f ae3d 	beq.w	800a7dc <_printf_float+0x94>
 800ab62:	f108 0801 	add.w	r8, r8, #1
 800ab66:	68e3      	ldr	r3, [r4, #12]
 800ab68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab6a:	1a5b      	subs	r3, r3, r1
 800ab6c:	4543      	cmp	r3, r8
 800ab6e:	dcf0      	bgt.n	800ab52 <_printf_float+0x40a>
 800ab70:	e6f6      	b.n	800a960 <_printf_float+0x218>
 800ab72:	f04f 0800 	mov.w	r8, #0
 800ab76:	f104 0919 	add.w	r9, r4, #25
 800ab7a:	e7f4      	b.n	800ab66 <_printf_float+0x41e>

0800ab7c <_printf_common>:
 800ab7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab80:	4616      	mov	r6, r2
 800ab82:	4698      	mov	r8, r3
 800ab84:	688a      	ldr	r2, [r1, #8]
 800ab86:	690b      	ldr	r3, [r1, #16]
 800ab88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	bfb8      	it	lt
 800ab90:	4613      	movlt	r3, r2
 800ab92:	6033      	str	r3, [r6, #0]
 800ab94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ab98:	4607      	mov	r7, r0
 800ab9a:	460c      	mov	r4, r1
 800ab9c:	b10a      	cbz	r2, 800aba2 <_printf_common+0x26>
 800ab9e:	3301      	adds	r3, #1
 800aba0:	6033      	str	r3, [r6, #0]
 800aba2:	6823      	ldr	r3, [r4, #0]
 800aba4:	0699      	lsls	r1, r3, #26
 800aba6:	bf42      	ittt	mi
 800aba8:	6833      	ldrmi	r3, [r6, #0]
 800abaa:	3302      	addmi	r3, #2
 800abac:	6033      	strmi	r3, [r6, #0]
 800abae:	6825      	ldr	r5, [r4, #0]
 800abb0:	f015 0506 	ands.w	r5, r5, #6
 800abb4:	d106      	bne.n	800abc4 <_printf_common+0x48>
 800abb6:	f104 0a19 	add.w	sl, r4, #25
 800abba:	68e3      	ldr	r3, [r4, #12]
 800abbc:	6832      	ldr	r2, [r6, #0]
 800abbe:	1a9b      	subs	r3, r3, r2
 800abc0:	42ab      	cmp	r3, r5
 800abc2:	dc26      	bgt.n	800ac12 <_printf_common+0x96>
 800abc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800abc8:	6822      	ldr	r2, [r4, #0]
 800abca:	3b00      	subs	r3, #0
 800abcc:	bf18      	it	ne
 800abce:	2301      	movne	r3, #1
 800abd0:	0692      	lsls	r2, r2, #26
 800abd2:	d42b      	bmi.n	800ac2c <_printf_common+0xb0>
 800abd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800abd8:	4641      	mov	r1, r8
 800abda:	4638      	mov	r0, r7
 800abdc:	47c8      	blx	r9
 800abde:	3001      	adds	r0, #1
 800abe0:	d01e      	beq.n	800ac20 <_printf_common+0xa4>
 800abe2:	6823      	ldr	r3, [r4, #0]
 800abe4:	6922      	ldr	r2, [r4, #16]
 800abe6:	f003 0306 	and.w	r3, r3, #6
 800abea:	2b04      	cmp	r3, #4
 800abec:	bf02      	ittt	eq
 800abee:	68e5      	ldreq	r5, [r4, #12]
 800abf0:	6833      	ldreq	r3, [r6, #0]
 800abf2:	1aed      	subeq	r5, r5, r3
 800abf4:	68a3      	ldr	r3, [r4, #8]
 800abf6:	bf0c      	ite	eq
 800abf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abfc:	2500      	movne	r5, #0
 800abfe:	4293      	cmp	r3, r2
 800ac00:	bfc4      	itt	gt
 800ac02:	1a9b      	subgt	r3, r3, r2
 800ac04:	18ed      	addgt	r5, r5, r3
 800ac06:	2600      	movs	r6, #0
 800ac08:	341a      	adds	r4, #26
 800ac0a:	42b5      	cmp	r5, r6
 800ac0c:	d11a      	bne.n	800ac44 <_printf_common+0xc8>
 800ac0e:	2000      	movs	r0, #0
 800ac10:	e008      	b.n	800ac24 <_printf_common+0xa8>
 800ac12:	2301      	movs	r3, #1
 800ac14:	4652      	mov	r2, sl
 800ac16:	4641      	mov	r1, r8
 800ac18:	4638      	mov	r0, r7
 800ac1a:	47c8      	blx	r9
 800ac1c:	3001      	adds	r0, #1
 800ac1e:	d103      	bne.n	800ac28 <_printf_common+0xac>
 800ac20:	f04f 30ff 	mov.w	r0, #4294967295
 800ac24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac28:	3501      	adds	r5, #1
 800ac2a:	e7c6      	b.n	800abba <_printf_common+0x3e>
 800ac2c:	18e1      	adds	r1, r4, r3
 800ac2e:	1c5a      	adds	r2, r3, #1
 800ac30:	2030      	movs	r0, #48	@ 0x30
 800ac32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac36:	4422      	add	r2, r4
 800ac38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ac40:	3302      	adds	r3, #2
 800ac42:	e7c7      	b.n	800abd4 <_printf_common+0x58>
 800ac44:	2301      	movs	r3, #1
 800ac46:	4622      	mov	r2, r4
 800ac48:	4641      	mov	r1, r8
 800ac4a:	4638      	mov	r0, r7
 800ac4c:	47c8      	blx	r9
 800ac4e:	3001      	adds	r0, #1
 800ac50:	d0e6      	beq.n	800ac20 <_printf_common+0xa4>
 800ac52:	3601      	adds	r6, #1
 800ac54:	e7d9      	b.n	800ac0a <_printf_common+0x8e>
	...

0800ac58 <_printf_i>:
 800ac58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac5c:	7e0f      	ldrb	r7, [r1, #24]
 800ac5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ac60:	2f78      	cmp	r7, #120	@ 0x78
 800ac62:	4691      	mov	r9, r2
 800ac64:	4680      	mov	r8, r0
 800ac66:	460c      	mov	r4, r1
 800ac68:	469a      	mov	sl, r3
 800ac6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ac6e:	d807      	bhi.n	800ac80 <_printf_i+0x28>
 800ac70:	2f62      	cmp	r7, #98	@ 0x62
 800ac72:	d80a      	bhi.n	800ac8a <_printf_i+0x32>
 800ac74:	2f00      	cmp	r7, #0
 800ac76:	f000 80d2 	beq.w	800ae1e <_printf_i+0x1c6>
 800ac7a:	2f58      	cmp	r7, #88	@ 0x58
 800ac7c:	f000 80b7 	beq.w	800adee <_printf_i+0x196>
 800ac80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ac88:	e03a      	b.n	800ad00 <_printf_i+0xa8>
 800ac8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ac8e:	2b15      	cmp	r3, #21
 800ac90:	d8f6      	bhi.n	800ac80 <_printf_i+0x28>
 800ac92:	a101      	add	r1, pc, #4	@ (adr r1, 800ac98 <_printf_i+0x40>)
 800ac94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac98:	0800acf1 	.word	0x0800acf1
 800ac9c:	0800ad05 	.word	0x0800ad05
 800aca0:	0800ac81 	.word	0x0800ac81
 800aca4:	0800ac81 	.word	0x0800ac81
 800aca8:	0800ac81 	.word	0x0800ac81
 800acac:	0800ac81 	.word	0x0800ac81
 800acb0:	0800ad05 	.word	0x0800ad05
 800acb4:	0800ac81 	.word	0x0800ac81
 800acb8:	0800ac81 	.word	0x0800ac81
 800acbc:	0800ac81 	.word	0x0800ac81
 800acc0:	0800ac81 	.word	0x0800ac81
 800acc4:	0800ae05 	.word	0x0800ae05
 800acc8:	0800ad2f 	.word	0x0800ad2f
 800accc:	0800adbb 	.word	0x0800adbb
 800acd0:	0800ac81 	.word	0x0800ac81
 800acd4:	0800ac81 	.word	0x0800ac81
 800acd8:	0800ae27 	.word	0x0800ae27
 800acdc:	0800ac81 	.word	0x0800ac81
 800ace0:	0800ad2f 	.word	0x0800ad2f
 800ace4:	0800ac81 	.word	0x0800ac81
 800ace8:	0800ac81 	.word	0x0800ac81
 800acec:	0800adc3 	.word	0x0800adc3
 800acf0:	6833      	ldr	r3, [r6, #0]
 800acf2:	1d1a      	adds	r2, r3, #4
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6032      	str	r2, [r6, #0]
 800acf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad00:	2301      	movs	r3, #1
 800ad02:	e09d      	b.n	800ae40 <_printf_i+0x1e8>
 800ad04:	6833      	ldr	r3, [r6, #0]
 800ad06:	6820      	ldr	r0, [r4, #0]
 800ad08:	1d19      	adds	r1, r3, #4
 800ad0a:	6031      	str	r1, [r6, #0]
 800ad0c:	0606      	lsls	r6, r0, #24
 800ad0e:	d501      	bpl.n	800ad14 <_printf_i+0xbc>
 800ad10:	681d      	ldr	r5, [r3, #0]
 800ad12:	e003      	b.n	800ad1c <_printf_i+0xc4>
 800ad14:	0645      	lsls	r5, r0, #25
 800ad16:	d5fb      	bpl.n	800ad10 <_printf_i+0xb8>
 800ad18:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad1c:	2d00      	cmp	r5, #0
 800ad1e:	da03      	bge.n	800ad28 <_printf_i+0xd0>
 800ad20:	232d      	movs	r3, #45	@ 0x2d
 800ad22:	426d      	negs	r5, r5
 800ad24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad28:	4859      	ldr	r0, [pc, #356]	@ (800ae90 <_printf_i+0x238>)
 800ad2a:	230a      	movs	r3, #10
 800ad2c:	e010      	b.n	800ad50 <_printf_i+0xf8>
 800ad2e:	6821      	ldr	r1, [r4, #0]
 800ad30:	6833      	ldr	r3, [r6, #0]
 800ad32:	0608      	lsls	r0, r1, #24
 800ad34:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad38:	d402      	bmi.n	800ad40 <_printf_i+0xe8>
 800ad3a:	0649      	lsls	r1, r1, #25
 800ad3c:	bf48      	it	mi
 800ad3e:	b2ad      	uxthmi	r5, r5
 800ad40:	2f6f      	cmp	r7, #111	@ 0x6f
 800ad42:	4853      	ldr	r0, [pc, #332]	@ (800ae90 <_printf_i+0x238>)
 800ad44:	6033      	str	r3, [r6, #0]
 800ad46:	d159      	bne.n	800adfc <_printf_i+0x1a4>
 800ad48:	2308      	movs	r3, #8
 800ad4a:	2100      	movs	r1, #0
 800ad4c:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad50:	6866      	ldr	r6, [r4, #4]
 800ad52:	60a6      	str	r6, [r4, #8]
 800ad54:	2e00      	cmp	r6, #0
 800ad56:	db05      	blt.n	800ad64 <_printf_i+0x10c>
 800ad58:	6821      	ldr	r1, [r4, #0]
 800ad5a:	432e      	orrs	r6, r5
 800ad5c:	f021 0104 	bic.w	r1, r1, #4
 800ad60:	6021      	str	r1, [r4, #0]
 800ad62:	d04d      	beq.n	800ae00 <_printf_i+0x1a8>
 800ad64:	4616      	mov	r6, r2
 800ad66:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad6a:	fb03 5711 	mls	r7, r3, r1, r5
 800ad6e:	5dc7      	ldrb	r7, [r0, r7]
 800ad70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad74:	462f      	mov	r7, r5
 800ad76:	42bb      	cmp	r3, r7
 800ad78:	460d      	mov	r5, r1
 800ad7a:	d9f4      	bls.n	800ad66 <_printf_i+0x10e>
 800ad7c:	2b08      	cmp	r3, #8
 800ad7e:	d10b      	bne.n	800ad98 <_printf_i+0x140>
 800ad80:	6823      	ldr	r3, [r4, #0]
 800ad82:	07df      	lsls	r7, r3, #31
 800ad84:	d508      	bpl.n	800ad98 <_printf_i+0x140>
 800ad86:	6923      	ldr	r3, [r4, #16]
 800ad88:	6861      	ldr	r1, [r4, #4]
 800ad8a:	4299      	cmp	r1, r3
 800ad8c:	bfde      	ittt	le
 800ad8e:	2330      	movle	r3, #48	@ 0x30
 800ad90:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ad94:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ad98:	1b92      	subs	r2, r2, r6
 800ad9a:	6122      	str	r2, [r4, #16]
 800ad9c:	f8cd a000 	str.w	sl, [sp]
 800ada0:	464b      	mov	r3, r9
 800ada2:	aa03      	add	r2, sp, #12
 800ada4:	4621      	mov	r1, r4
 800ada6:	4640      	mov	r0, r8
 800ada8:	f7ff fee8 	bl	800ab7c <_printf_common>
 800adac:	3001      	adds	r0, #1
 800adae:	d14c      	bne.n	800ae4a <_printf_i+0x1f2>
 800adb0:	f04f 30ff 	mov.w	r0, #4294967295
 800adb4:	b004      	add	sp, #16
 800adb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adba:	6823      	ldr	r3, [r4, #0]
 800adbc:	f043 0320 	orr.w	r3, r3, #32
 800adc0:	6023      	str	r3, [r4, #0]
 800adc2:	4834      	ldr	r0, [pc, #208]	@ (800ae94 <_printf_i+0x23c>)
 800adc4:	2778      	movs	r7, #120	@ 0x78
 800adc6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800adca:	6823      	ldr	r3, [r4, #0]
 800adcc:	6831      	ldr	r1, [r6, #0]
 800adce:	061f      	lsls	r7, r3, #24
 800add0:	f851 5b04 	ldr.w	r5, [r1], #4
 800add4:	d402      	bmi.n	800addc <_printf_i+0x184>
 800add6:	065f      	lsls	r7, r3, #25
 800add8:	bf48      	it	mi
 800adda:	b2ad      	uxthmi	r5, r5
 800addc:	6031      	str	r1, [r6, #0]
 800adde:	07d9      	lsls	r1, r3, #31
 800ade0:	bf44      	itt	mi
 800ade2:	f043 0320 	orrmi.w	r3, r3, #32
 800ade6:	6023      	strmi	r3, [r4, #0]
 800ade8:	b11d      	cbz	r5, 800adf2 <_printf_i+0x19a>
 800adea:	2310      	movs	r3, #16
 800adec:	e7ad      	b.n	800ad4a <_printf_i+0xf2>
 800adee:	4828      	ldr	r0, [pc, #160]	@ (800ae90 <_printf_i+0x238>)
 800adf0:	e7e9      	b.n	800adc6 <_printf_i+0x16e>
 800adf2:	6823      	ldr	r3, [r4, #0]
 800adf4:	f023 0320 	bic.w	r3, r3, #32
 800adf8:	6023      	str	r3, [r4, #0]
 800adfa:	e7f6      	b.n	800adea <_printf_i+0x192>
 800adfc:	230a      	movs	r3, #10
 800adfe:	e7a4      	b.n	800ad4a <_printf_i+0xf2>
 800ae00:	4616      	mov	r6, r2
 800ae02:	e7bb      	b.n	800ad7c <_printf_i+0x124>
 800ae04:	6833      	ldr	r3, [r6, #0]
 800ae06:	6825      	ldr	r5, [r4, #0]
 800ae08:	6961      	ldr	r1, [r4, #20]
 800ae0a:	1d18      	adds	r0, r3, #4
 800ae0c:	6030      	str	r0, [r6, #0]
 800ae0e:	062e      	lsls	r6, r5, #24
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	d501      	bpl.n	800ae18 <_printf_i+0x1c0>
 800ae14:	6019      	str	r1, [r3, #0]
 800ae16:	e002      	b.n	800ae1e <_printf_i+0x1c6>
 800ae18:	0668      	lsls	r0, r5, #25
 800ae1a:	d5fb      	bpl.n	800ae14 <_printf_i+0x1bc>
 800ae1c:	8019      	strh	r1, [r3, #0]
 800ae1e:	2300      	movs	r3, #0
 800ae20:	6123      	str	r3, [r4, #16]
 800ae22:	4616      	mov	r6, r2
 800ae24:	e7ba      	b.n	800ad9c <_printf_i+0x144>
 800ae26:	6833      	ldr	r3, [r6, #0]
 800ae28:	1d1a      	adds	r2, r3, #4
 800ae2a:	6032      	str	r2, [r6, #0]
 800ae2c:	681e      	ldr	r6, [r3, #0]
 800ae2e:	6862      	ldr	r2, [r4, #4]
 800ae30:	2100      	movs	r1, #0
 800ae32:	4630      	mov	r0, r6
 800ae34:	f7f5 fa34 	bl	80002a0 <memchr>
 800ae38:	b108      	cbz	r0, 800ae3e <_printf_i+0x1e6>
 800ae3a:	1b80      	subs	r0, r0, r6
 800ae3c:	6060      	str	r0, [r4, #4]
 800ae3e:	6863      	ldr	r3, [r4, #4]
 800ae40:	6123      	str	r3, [r4, #16]
 800ae42:	2300      	movs	r3, #0
 800ae44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae48:	e7a8      	b.n	800ad9c <_printf_i+0x144>
 800ae4a:	6923      	ldr	r3, [r4, #16]
 800ae4c:	4632      	mov	r2, r6
 800ae4e:	4649      	mov	r1, r9
 800ae50:	4640      	mov	r0, r8
 800ae52:	47d0      	blx	sl
 800ae54:	3001      	adds	r0, #1
 800ae56:	d0ab      	beq.n	800adb0 <_printf_i+0x158>
 800ae58:	6823      	ldr	r3, [r4, #0]
 800ae5a:	079b      	lsls	r3, r3, #30
 800ae5c:	d413      	bmi.n	800ae86 <_printf_i+0x22e>
 800ae5e:	68e0      	ldr	r0, [r4, #12]
 800ae60:	9b03      	ldr	r3, [sp, #12]
 800ae62:	4298      	cmp	r0, r3
 800ae64:	bfb8      	it	lt
 800ae66:	4618      	movlt	r0, r3
 800ae68:	e7a4      	b.n	800adb4 <_printf_i+0x15c>
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	4632      	mov	r2, r6
 800ae6e:	4649      	mov	r1, r9
 800ae70:	4640      	mov	r0, r8
 800ae72:	47d0      	blx	sl
 800ae74:	3001      	adds	r0, #1
 800ae76:	d09b      	beq.n	800adb0 <_printf_i+0x158>
 800ae78:	3501      	adds	r5, #1
 800ae7a:	68e3      	ldr	r3, [r4, #12]
 800ae7c:	9903      	ldr	r1, [sp, #12]
 800ae7e:	1a5b      	subs	r3, r3, r1
 800ae80:	42ab      	cmp	r3, r5
 800ae82:	dcf2      	bgt.n	800ae6a <_printf_i+0x212>
 800ae84:	e7eb      	b.n	800ae5e <_printf_i+0x206>
 800ae86:	2500      	movs	r5, #0
 800ae88:	f104 0619 	add.w	r6, r4, #25
 800ae8c:	e7f5      	b.n	800ae7a <_printf_i+0x222>
 800ae8e:	bf00      	nop
 800ae90:	0800e38a 	.word	0x0800e38a
 800ae94:	0800e39b 	.word	0x0800e39b

0800ae98 <std>:
 800ae98:	2300      	movs	r3, #0
 800ae9a:	b510      	push	{r4, lr}
 800ae9c:	4604      	mov	r4, r0
 800ae9e:	e9c0 3300 	strd	r3, r3, [r0]
 800aea2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aea6:	6083      	str	r3, [r0, #8]
 800aea8:	8181      	strh	r1, [r0, #12]
 800aeaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800aeac:	81c2      	strh	r2, [r0, #14]
 800aeae:	6183      	str	r3, [r0, #24]
 800aeb0:	4619      	mov	r1, r3
 800aeb2:	2208      	movs	r2, #8
 800aeb4:	305c      	adds	r0, #92	@ 0x5c
 800aeb6:	f000 f96f 	bl	800b198 <memset>
 800aeba:	4b0d      	ldr	r3, [pc, #52]	@ (800aef0 <std+0x58>)
 800aebc:	6263      	str	r3, [r4, #36]	@ 0x24
 800aebe:	4b0d      	ldr	r3, [pc, #52]	@ (800aef4 <std+0x5c>)
 800aec0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800aec2:	4b0d      	ldr	r3, [pc, #52]	@ (800aef8 <std+0x60>)
 800aec4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aec6:	4b0d      	ldr	r3, [pc, #52]	@ (800aefc <std+0x64>)
 800aec8:	6323      	str	r3, [r4, #48]	@ 0x30
 800aeca:	4b0d      	ldr	r3, [pc, #52]	@ (800af00 <std+0x68>)
 800aecc:	6224      	str	r4, [r4, #32]
 800aece:	429c      	cmp	r4, r3
 800aed0:	d006      	beq.n	800aee0 <std+0x48>
 800aed2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aed6:	4294      	cmp	r4, r2
 800aed8:	d002      	beq.n	800aee0 <std+0x48>
 800aeda:	33d0      	adds	r3, #208	@ 0xd0
 800aedc:	429c      	cmp	r4, r3
 800aede:	d105      	bne.n	800aeec <std+0x54>
 800aee0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800aee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aee8:	f000 b9d2 	b.w	800b290 <__retarget_lock_init_recursive>
 800aeec:	bd10      	pop	{r4, pc}
 800aeee:	bf00      	nop
 800aef0:	0800b099 	.word	0x0800b099
 800aef4:	0800b0bb 	.word	0x0800b0bb
 800aef8:	0800b0f3 	.word	0x0800b0f3
 800aefc:	0800b119 	.word	0x0800b119
 800af00:	20003420 	.word	0x20003420

0800af04 <stdio_exit_handler>:
 800af04:	4a02      	ldr	r2, [pc, #8]	@ (800af10 <stdio_exit_handler+0xc>)
 800af06:	4903      	ldr	r1, [pc, #12]	@ (800af14 <stdio_exit_handler+0x10>)
 800af08:	4803      	ldr	r0, [pc, #12]	@ (800af18 <stdio_exit_handler+0x14>)
 800af0a:	f000 b86b 	b.w	800afe4 <_fwalk_sglue>
 800af0e:	bf00      	nop
 800af10:	20000118 	.word	0x20000118
 800af14:	0800cdb5 	.word	0x0800cdb5
 800af18:	20000128 	.word	0x20000128

0800af1c <cleanup_stdio>:
 800af1c:	6841      	ldr	r1, [r0, #4]
 800af1e:	4b0c      	ldr	r3, [pc, #48]	@ (800af50 <cleanup_stdio+0x34>)
 800af20:	4299      	cmp	r1, r3
 800af22:	b510      	push	{r4, lr}
 800af24:	4604      	mov	r4, r0
 800af26:	d001      	beq.n	800af2c <cleanup_stdio+0x10>
 800af28:	f001 ff44 	bl	800cdb4 <_fflush_r>
 800af2c:	68a1      	ldr	r1, [r4, #8]
 800af2e:	4b09      	ldr	r3, [pc, #36]	@ (800af54 <cleanup_stdio+0x38>)
 800af30:	4299      	cmp	r1, r3
 800af32:	d002      	beq.n	800af3a <cleanup_stdio+0x1e>
 800af34:	4620      	mov	r0, r4
 800af36:	f001 ff3d 	bl	800cdb4 <_fflush_r>
 800af3a:	68e1      	ldr	r1, [r4, #12]
 800af3c:	4b06      	ldr	r3, [pc, #24]	@ (800af58 <cleanup_stdio+0x3c>)
 800af3e:	4299      	cmp	r1, r3
 800af40:	d004      	beq.n	800af4c <cleanup_stdio+0x30>
 800af42:	4620      	mov	r0, r4
 800af44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af48:	f001 bf34 	b.w	800cdb4 <_fflush_r>
 800af4c:	bd10      	pop	{r4, pc}
 800af4e:	bf00      	nop
 800af50:	20003420 	.word	0x20003420
 800af54:	20003488 	.word	0x20003488
 800af58:	200034f0 	.word	0x200034f0

0800af5c <global_stdio_init.part.0>:
 800af5c:	4b0c      	ldr	r3, [pc, #48]	@ (800af90 <global_stdio_init.part.0+0x34>)
 800af5e:	4a0d      	ldr	r2, [pc, #52]	@ (800af94 <global_stdio_init.part.0+0x38>)
 800af60:	480d      	ldr	r0, [pc, #52]	@ (800af98 <global_stdio_init.part.0+0x3c>)
 800af62:	b510      	push	{r4, lr}
 800af64:	2104      	movs	r1, #4
 800af66:	601a      	str	r2, [r3, #0]
 800af68:	2200      	movs	r2, #0
 800af6a:	f7ff ff95 	bl	800ae98 <std>
 800af6e:	4b0a      	ldr	r3, [pc, #40]	@ (800af98 <global_stdio_init.part.0+0x3c>)
 800af70:	2201      	movs	r2, #1
 800af72:	461c      	mov	r4, r3
 800af74:	2109      	movs	r1, #9
 800af76:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 800af7a:	f7ff ff8d 	bl	800ae98 <std>
 800af7e:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800af82:	2202      	movs	r2, #2
 800af84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af88:	2112      	movs	r1, #18
 800af8a:	f7ff bf85 	b.w	800ae98 <std>
 800af8e:	bf00      	nop
 800af90:	20003558 	.word	0x20003558
 800af94:	0800af05 	.word	0x0800af05
 800af98:	20003420 	.word	0x20003420

0800af9c <__sfp_lock_acquire>:
 800af9c:	4801      	ldr	r0, [pc, #4]	@ (800afa4 <__sfp_lock_acquire+0x8>)
 800af9e:	f000 b978 	b.w	800b292 <__retarget_lock_acquire_recursive>
 800afa2:	bf00      	nop
 800afa4:	20003561 	.word	0x20003561

0800afa8 <__sfp_lock_release>:
 800afa8:	4801      	ldr	r0, [pc, #4]	@ (800afb0 <__sfp_lock_release+0x8>)
 800afaa:	f000 b973 	b.w	800b294 <__retarget_lock_release_recursive>
 800afae:	bf00      	nop
 800afb0:	20003561 	.word	0x20003561

0800afb4 <__sinit>:
 800afb4:	b510      	push	{r4, lr}
 800afb6:	4604      	mov	r4, r0
 800afb8:	f7ff fff0 	bl	800af9c <__sfp_lock_acquire>
 800afbc:	6a23      	ldr	r3, [r4, #32]
 800afbe:	b11b      	cbz	r3, 800afc8 <__sinit+0x14>
 800afc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afc4:	f7ff bff0 	b.w	800afa8 <__sfp_lock_release>
 800afc8:	4b04      	ldr	r3, [pc, #16]	@ (800afdc <__sinit+0x28>)
 800afca:	6223      	str	r3, [r4, #32]
 800afcc:	4b04      	ldr	r3, [pc, #16]	@ (800afe0 <__sinit+0x2c>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1f5      	bne.n	800afc0 <__sinit+0xc>
 800afd4:	f7ff ffc2 	bl	800af5c <global_stdio_init.part.0>
 800afd8:	e7f2      	b.n	800afc0 <__sinit+0xc>
 800afda:	bf00      	nop
 800afdc:	0800af1d 	.word	0x0800af1d
 800afe0:	20003558 	.word	0x20003558

0800afe4 <_fwalk_sglue>:
 800afe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afe8:	4607      	mov	r7, r0
 800afea:	4688      	mov	r8, r1
 800afec:	4614      	mov	r4, r2
 800afee:	2600      	movs	r6, #0
 800aff0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aff4:	f1b9 0901 	subs.w	r9, r9, #1
 800aff8:	d505      	bpl.n	800b006 <_fwalk_sglue+0x22>
 800affa:	6824      	ldr	r4, [r4, #0]
 800affc:	2c00      	cmp	r4, #0
 800affe:	d1f7      	bne.n	800aff0 <_fwalk_sglue+0xc>
 800b000:	4630      	mov	r0, r6
 800b002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b006:	89ab      	ldrh	r3, [r5, #12]
 800b008:	2b01      	cmp	r3, #1
 800b00a:	d907      	bls.n	800b01c <_fwalk_sglue+0x38>
 800b00c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b010:	3301      	adds	r3, #1
 800b012:	d003      	beq.n	800b01c <_fwalk_sglue+0x38>
 800b014:	4629      	mov	r1, r5
 800b016:	4638      	mov	r0, r7
 800b018:	47c0      	blx	r8
 800b01a:	4306      	orrs	r6, r0
 800b01c:	3568      	adds	r5, #104	@ 0x68
 800b01e:	e7e9      	b.n	800aff4 <_fwalk_sglue+0x10>

0800b020 <iprintf>:
 800b020:	b40f      	push	{r0, r1, r2, r3}
 800b022:	b507      	push	{r0, r1, r2, lr}
 800b024:	4906      	ldr	r1, [pc, #24]	@ (800b040 <iprintf+0x20>)
 800b026:	ab04      	add	r3, sp, #16
 800b028:	6808      	ldr	r0, [r1, #0]
 800b02a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b02e:	6881      	ldr	r1, [r0, #8]
 800b030:	9301      	str	r3, [sp, #4]
 800b032:	f001 fd25 	bl	800ca80 <_vfiprintf_r>
 800b036:	b003      	add	sp, #12
 800b038:	f85d eb04 	ldr.w	lr, [sp], #4
 800b03c:	b004      	add	sp, #16
 800b03e:	4770      	bx	lr
 800b040:	20000124 	.word	0x20000124

0800b044 <putchar>:
 800b044:	4b02      	ldr	r3, [pc, #8]	@ (800b050 <putchar+0xc>)
 800b046:	4601      	mov	r1, r0
 800b048:	6818      	ldr	r0, [r3, #0]
 800b04a:	6882      	ldr	r2, [r0, #8]
 800b04c:	f001 beda 	b.w	800ce04 <_putc_r>
 800b050:	20000124 	.word	0x20000124

0800b054 <siprintf>:
 800b054:	b40e      	push	{r1, r2, r3}
 800b056:	b510      	push	{r4, lr}
 800b058:	b09d      	sub	sp, #116	@ 0x74
 800b05a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b05c:	9002      	str	r0, [sp, #8]
 800b05e:	9006      	str	r0, [sp, #24]
 800b060:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b064:	480a      	ldr	r0, [pc, #40]	@ (800b090 <siprintf+0x3c>)
 800b066:	9107      	str	r1, [sp, #28]
 800b068:	9104      	str	r1, [sp, #16]
 800b06a:	490a      	ldr	r1, [pc, #40]	@ (800b094 <siprintf+0x40>)
 800b06c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b070:	9105      	str	r1, [sp, #20]
 800b072:	2400      	movs	r4, #0
 800b074:	a902      	add	r1, sp, #8
 800b076:	6800      	ldr	r0, [r0, #0]
 800b078:	9301      	str	r3, [sp, #4]
 800b07a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b07c:	f001 fbda 	bl	800c834 <_svfiprintf_r>
 800b080:	9b02      	ldr	r3, [sp, #8]
 800b082:	701c      	strb	r4, [r3, #0]
 800b084:	b01d      	add	sp, #116	@ 0x74
 800b086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b08a:	b003      	add	sp, #12
 800b08c:	4770      	bx	lr
 800b08e:	bf00      	nop
 800b090:	20000124 	.word	0x20000124
 800b094:	ffff0208 	.word	0xffff0208

0800b098 <__sread>:
 800b098:	b510      	push	{r4, lr}
 800b09a:	460c      	mov	r4, r1
 800b09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a0:	f000 f8a8 	bl	800b1f4 <_read_r>
 800b0a4:	2800      	cmp	r0, #0
 800b0a6:	bfab      	itete	ge
 800b0a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0aa:	89a3      	ldrhlt	r3, [r4, #12]
 800b0ac:	181b      	addge	r3, r3, r0
 800b0ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0b2:	bfac      	ite	ge
 800b0b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0b6:	81a3      	strhlt	r3, [r4, #12]
 800b0b8:	bd10      	pop	{r4, pc}

0800b0ba <__swrite>:
 800b0ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0be:	461f      	mov	r7, r3
 800b0c0:	898b      	ldrh	r3, [r1, #12]
 800b0c2:	05db      	lsls	r3, r3, #23
 800b0c4:	4605      	mov	r5, r0
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	4616      	mov	r6, r2
 800b0ca:	d505      	bpl.n	800b0d8 <__swrite+0x1e>
 800b0cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d0:	2302      	movs	r3, #2
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	f000 f87c 	bl	800b1d0 <_lseek_r>
 800b0d8:	89a3      	ldrh	r3, [r4, #12]
 800b0da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0e2:	81a3      	strh	r3, [r4, #12]
 800b0e4:	4632      	mov	r2, r6
 800b0e6:	463b      	mov	r3, r7
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ee:	f000 b893 	b.w	800b218 <_write_r>

0800b0f2 <__sseek>:
 800b0f2:	b510      	push	{r4, lr}
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0fa:	f000 f869 	bl	800b1d0 <_lseek_r>
 800b0fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b102:	1c42      	adds	r2, r0, #1
 800b104:	bf0b      	itete	eq
 800b106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b10a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b10e:	81a3      	strheq	r3, [r4, #12]
 800b110:	81a3      	strhne	r3, [r4, #12]
 800b112:	bf18      	it	ne
 800b114:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b116:	bd10      	pop	{r4, pc}

0800b118 <__sclose>:
 800b118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b11c:	f000 b848 	b.w	800b1b0 <_close_r>

0800b120 <_vsniprintf_r>:
 800b120:	b530      	push	{r4, r5, lr}
 800b122:	4614      	mov	r4, r2
 800b124:	2c00      	cmp	r4, #0
 800b126:	b09b      	sub	sp, #108	@ 0x6c
 800b128:	4605      	mov	r5, r0
 800b12a:	461a      	mov	r2, r3
 800b12c:	da05      	bge.n	800b13a <_vsniprintf_r+0x1a>
 800b12e:	238b      	movs	r3, #139	@ 0x8b
 800b130:	6003      	str	r3, [r0, #0]
 800b132:	f04f 30ff 	mov.w	r0, #4294967295
 800b136:	b01b      	add	sp, #108	@ 0x6c
 800b138:	bd30      	pop	{r4, r5, pc}
 800b13a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b13e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b142:	f04f 0300 	mov.w	r3, #0
 800b146:	9319      	str	r3, [sp, #100]	@ 0x64
 800b148:	bf14      	ite	ne
 800b14a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b14e:	4623      	moveq	r3, r4
 800b150:	9302      	str	r3, [sp, #8]
 800b152:	9305      	str	r3, [sp, #20]
 800b154:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b158:	9100      	str	r1, [sp, #0]
 800b15a:	9104      	str	r1, [sp, #16]
 800b15c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b160:	4669      	mov	r1, sp
 800b162:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b164:	f001 fb66 	bl	800c834 <_svfiprintf_r>
 800b168:	1c43      	adds	r3, r0, #1
 800b16a:	bfbc      	itt	lt
 800b16c:	238b      	movlt	r3, #139	@ 0x8b
 800b16e:	602b      	strlt	r3, [r5, #0]
 800b170:	2c00      	cmp	r4, #0
 800b172:	d0e0      	beq.n	800b136 <_vsniprintf_r+0x16>
 800b174:	9b00      	ldr	r3, [sp, #0]
 800b176:	2200      	movs	r2, #0
 800b178:	701a      	strb	r2, [r3, #0]
 800b17a:	e7dc      	b.n	800b136 <_vsniprintf_r+0x16>

0800b17c <vsniprintf>:
 800b17c:	b507      	push	{r0, r1, r2, lr}
 800b17e:	9300      	str	r3, [sp, #0]
 800b180:	4613      	mov	r3, r2
 800b182:	460a      	mov	r2, r1
 800b184:	4601      	mov	r1, r0
 800b186:	4803      	ldr	r0, [pc, #12]	@ (800b194 <vsniprintf+0x18>)
 800b188:	6800      	ldr	r0, [r0, #0]
 800b18a:	f7ff ffc9 	bl	800b120 <_vsniprintf_r>
 800b18e:	b003      	add	sp, #12
 800b190:	f85d fb04 	ldr.w	pc, [sp], #4
 800b194:	20000124 	.word	0x20000124

0800b198 <memset>:
 800b198:	4402      	add	r2, r0
 800b19a:	4603      	mov	r3, r0
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d100      	bne.n	800b1a2 <memset+0xa>
 800b1a0:	4770      	bx	lr
 800b1a2:	f803 1b01 	strb.w	r1, [r3], #1
 800b1a6:	e7f9      	b.n	800b19c <memset+0x4>

0800b1a8 <_localeconv_r>:
 800b1a8:	4800      	ldr	r0, [pc, #0]	@ (800b1ac <_localeconv_r+0x4>)
 800b1aa:	4770      	bx	lr
 800b1ac:	20000264 	.word	0x20000264

0800b1b0 <_close_r>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	4d06      	ldr	r5, [pc, #24]	@ (800b1cc <_close_r+0x1c>)
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	4608      	mov	r0, r1
 800b1ba:	602b      	str	r3, [r5, #0]
 800b1bc:	f7fd fe52 	bl	8008e64 <_close>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_close_r+0x1a>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_close_r+0x1a>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	2000355c 	.word	0x2000355c

0800b1d0 <_lseek_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d07      	ldr	r5, [pc, #28]	@ (800b1f0 <_lseek_r+0x20>)
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	4608      	mov	r0, r1
 800b1d8:	4611      	mov	r1, r2
 800b1da:	2200      	movs	r2, #0
 800b1dc:	602a      	str	r2, [r5, #0]
 800b1de:	461a      	mov	r2, r3
 800b1e0:	f7fd fe4a 	bl	8008e78 <_lseek>
 800b1e4:	1c43      	adds	r3, r0, #1
 800b1e6:	d102      	bne.n	800b1ee <_lseek_r+0x1e>
 800b1e8:	682b      	ldr	r3, [r5, #0]
 800b1ea:	b103      	cbz	r3, 800b1ee <_lseek_r+0x1e>
 800b1ec:	6023      	str	r3, [r4, #0]
 800b1ee:	bd38      	pop	{r3, r4, r5, pc}
 800b1f0:	2000355c 	.word	0x2000355c

0800b1f4 <_read_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	4d07      	ldr	r5, [pc, #28]	@ (800b214 <_read_r+0x20>)
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	4608      	mov	r0, r1
 800b1fc:	4611      	mov	r1, r2
 800b1fe:	2200      	movs	r2, #0
 800b200:	602a      	str	r2, [r5, #0]
 800b202:	461a      	mov	r2, r3
 800b204:	f7fd fe10 	bl	8008e28 <_read>
 800b208:	1c43      	adds	r3, r0, #1
 800b20a:	d102      	bne.n	800b212 <_read_r+0x1e>
 800b20c:	682b      	ldr	r3, [r5, #0]
 800b20e:	b103      	cbz	r3, 800b212 <_read_r+0x1e>
 800b210:	6023      	str	r3, [r4, #0]
 800b212:	bd38      	pop	{r3, r4, r5, pc}
 800b214:	2000355c 	.word	0x2000355c

0800b218 <_write_r>:
 800b218:	b538      	push	{r3, r4, r5, lr}
 800b21a:	4d07      	ldr	r5, [pc, #28]	@ (800b238 <_write_r+0x20>)
 800b21c:	4604      	mov	r4, r0
 800b21e:	4608      	mov	r0, r1
 800b220:	4611      	mov	r1, r2
 800b222:	2200      	movs	r2, #0
 800b224:	602a      	str	r2, [r5, #0]
 800b226:	461a      	mov	r2, r3
 800b228:	f7fd fe0e 	bl	8008e48 <_write>
 800b22c:	1c43      	adds	r3, r0, #1
 800b22e:	d102      	bne.n	800b236 <_write_r+0x1e>
 800b230:	682b      	ldr	r3, [r5, #0]
 800b232:	b103      	cbz	r3, 800b236 <_write_r+0x1e>
 800b234:	6023      	str	r3, [r4, #0]
 800b236:	bd38      	pop	{r3, r4, r5, pc}
 800b238:	2000355c 	.word	0x2000355c

0800b23c <__errno>:
 800b23c:	4b01      	ldr	r3, [pc, #4]	@ (800b244 <__errno+0x8>)
 800b23e:	6818      	ldr	r0, [r3, #0]
 800b240:	4770      	bx	lr
 800b242:	bf00      	nop
 800b244:	20000124 	.word	0x20000124

0800b248 <__libc_init_array>:
 800b248:	b570      	push	{r4, r5, r6, lr}
 800b24a:	4b0d      	ldr	r3, [pc, #52]	@ (800b280 <__libc_init_array+0x38>)
 800b24c:	4d0d      	ldr	r5, [pc, #52]	@ (800b284 <__libc_init_array+0x3c>)
 800b24e:	1b5b      	subs	r3, r3, r5
 800b250:	109c      	asrs	r4, r3, #2
 800b252:	2600      	movs	r6, #0
 800b254:	42a6      	cmp	r6, r4
 800b256:	d109      	bne.n	800b26c <__libc_init_array+0x24>
 800b258:	f002 f9a6 	bl	800d5a8 <_init>
 800b25c:	4d0a      	ldr	r5, [pc, #40]	@ (800b288 <__libc_init_array+0x40>)
 800b25e:	4b0b      	ldr	r3, [pc, #44]	@ (800b28c <__libc_init_array+0x44>)
 800b260:	1b5b      	subs	r3, r3, r5
 800b262:	109c      	asrs	r4, r3, #2
 800b264:	2600      	movs	r6, #0
 800b266:	42a6      	cmp	r6, r4
 800b268:	d105      	bne.n	800b276 <__libc_init_array+0x2e>
 800b26a:	bd70      	pop	{r4, r5, r6, pc}
 800b26c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b270:	4798      	blx	r3
 800b272:	3601      	adds	r6, #1
 800b274:	e7ee      	b.n	800b254 <__libc_init_array+0xc>
 800b276:	f855 3b04 	ldr.w	r3, [r5], #4
 800b27a:	4798      	blx	r3
 800b27c:	3601      	adds	r6, #1
 800b27e:	e7f2      	b.n	800b266 <__libc_init_array+0x1e>
 800b280:	0800e74c 	.word	0x0800e74c
 800b284:	0800e74c 	.word	0x0800e74c
 800b288:	0800e74c 	.word	0x0800e74c
 800b28c:	0800e750 	.word	0x0800e750

0800b290 <__retarget_lock_init_recursive>:
 800b290:	4770      	bx	lr

0800b292 <__retarget_lock_acquire_recursive>:
 800b292:	4770      	bx	lr

0800b294 <__retarget_lock_release_recursive>:
 800b294:	4770      	bx	lr

0800b296 <memcpy>:
 800b296:	440a      	add	r2, r1
 800b298:	4291      	cmp	r1, r2
 800b29a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b29e:	d100      	bne.n	800b2a2 <memcpy+0xc>
 800b2a0:	4770      	bx	lr
 800b2a2:	b510      	push	{r4, lr}
 800b2a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2ac:	4291      	cmp	r1, r2
 800b2ae:	d1f9      	bne.n	800b2a4 <memcpy+0xe>
 800b2b0:	bd10      	pop	{r4, pc}

0800b2b2 <quorem>:
 800b2b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2b6:	6903      	ldr	r3, [r0, #16]
 800b2b8:	690c      	ldr	r4, [r1, #16]
 800b2ba:	42a3      	cmp	r3, r4
 800b2bc:	4607      	mov	r7, r0
 800b2be:	db7e      	blt.n	800b3be <quorem+0x10c>
 800b2c0:	3c01      	subs	r4, #1
 800b2c2:	f101 0814 	add.w	r8, r1, #20
 800b2c6:	00a3      	lsls	r3, r4, #2
 800b2c8:	f100 0514 	add.w	r5, r0, #20
 800b2cc:	9300      	str	r3, [sp, #0]
 800b2ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b2d2:	9301      	str	r3, [sp, #4]
 800b2d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b2d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b2dc:	3301      	adds	r3, #1
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b2e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b2e8:	d32e      	bcc.n	800b348 <quorem+0x96>
 800b2ea:	f04f 0a00 	mov.w	sl, #0
 800b2ee:	46c4      	mov	ip, r8
 800b2f0:	46ae      	mov	lr, r5
 800b2f2:	46d3      	mov	fp, sl
 800b2f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b2f8:	b298      	uxth	r0, r3
 800b2fa:	fb06 a000 	mla	r0, r6, r0, sl
 800b2fe:	0c02      	lsrs	r2, r0, #16
 800b300:	0c1b      	lsrs	r3, r3, #16
 800b302:	fb06 2303 	mla	r3, r6, r3, r2
 800b306:	f8de 2000 	ldr.w	r2, [lr]
 800b30a:	b280      	uxth	r0, r0
 800b30c:	b292      	uxth	r2, r2
 800b30e:	1a12      	subs	r2, r2, r0
 800b310:	445a      	add	r2, fp
 800b312:	f8de 0000 	ldr.w	r0, [lr]
 800b316:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b320:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b324:	b292      	uxth	r2, r2
 800b326:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b32a:	45e1      	cmp	r9, ip
 800b32c:	f84e 2b04 	str.w	r2, [lr], #4
 800b330:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b334:	d2de      	bcs.n	800b2f4 <quorem+0x42>
 800b336:	9b00      	ldr	r3, [sp, #0]
 800b338:	58eb      	ldr	r3, [r5, r3]
 800b33a:	b92b      	cbnz	r3, 800b348 <quorem+0x96>
 800b33c:	9b01      	ldr	r3, [sp, #4]
 800b33e:	3b04      	subs	r3, #4
 800b340:	429d      	cmp	r5, r3
 800b342:	461a      	mov	r2, r3
 800b344:	d32f      	bcc.n	800b3a6 <quorem+0xf4>
 800b346:	613c      	str	r4, [r7, #16]
 800b348:	4638      	mov	r0, r7
 800b34a:	f001 f907 	bl	800c55c <__mcmp>
 800b34e:	2800      	cmp	r0, #0
 800b350:	db25      	blt.n	800b39e <quorem+0xec>
 800b352:	4629      	mov	r1, r5
 800b354:	2000      	movs	r0, #0
 800b356:	f858 2b04 	ldr.w	r2, [r8], #4
 800b35a:	f8d1 c000 	ldr.w	ip, [r1]
 800b35e:	fa1f fe82 	uxth.w	lr, r2
 800b362:	fa1f f38c 	uxth.w	r3, ip
 800b366:	eba3 030e 	sub.w	r3, r3, lr
 800b36a:	4403      	add	r3, r0
 800b36c:	0c12      	lsrs	r2, r2, #16
 800b36e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b372:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b376:	b29b      	uxth	r3, r3
 800b378:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b37c:	45c1      	cmp	r9, r8
 800b37e:	f841 3b04 	str.w	r3, [r1], #4
 800b382:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b386:	d2e6      	bcs.n	800b356 <quorem+0xa4>
 800b388:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b38c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b390:	b922      	cbnz	r2, 800b39c <quorem+0xea>
 800b392:	3b04      	subs	r3, #4
 800b394:	429d      	cmp	r5, r3
 800b396:	461a      	mov	r2, r3
 800b398:	d30b      	bcc.n	800b3b2 <quorem+0x100>
 800b39a:	613c      	str	r4, [r7, #16]
 800b39c:	3601      	adds	r6, #1
 800b39e:	4630      	mov	r0, r6
 800b3a0:	b003      	add	sp, #12
 800b3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3a6:	6812      	ldr	r2, [r2, #0]
 800b3a8:	3b04      	subs	r3, #4
 800b3aa:	2a00      	cmp	r2, #0
 800b3ac:	d1cb      	bne.n	800b346 <quorem+0x94>
 800b3ae:	3c01      	subs	r4, #1
 800b3b0:	e7c6      	b.n	800b340 <quorem+0x8e>
 800b3b2:	6812      	ldr	r2, [r2, #0]
 800b3b4:	3b04      	subs	r3, #4
 800b3b6:	2a00      	cmp	r2, #0
 800b3b8:	d1ef      	bne.n	800b39a <quorem+0xe8>
 800b3ba:	3c01      	subs	r4, #1
 800b3bc:	e7ea      	b.n	800b394 <quorem+0xe2>
 800b3be:	2000      	movs	r0, #0
 800b3c0:	e7ee      	b.n	800b3a0 <quorem+0xee>
 800b3c2:	0000      	movs	r0, r0
 800b3c4:	0000      	movs	r0, r0
	...

0800b3c8 <_dtoa_r>:
 800b3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3cc:	ed2d 8b02 	vpush	{d8}
 800b3d0:	b091      	sub	sp, #68	@ 0x44
 800b3d2:	ed8d 0b08 	vstr	d0, [sp, #32]
 800b3d6:	9207      	str	r2, [sp, #28]
 800b3d8:	69c2      	ldr	r2, [r0, #28]
 800b3da:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b3dc:	9105      	str	r1, [sp, #20]
 800b3de:	ec55 4b10 	vmov	r4, r5, d0
 800b3e2:	4681      	mov	r9, r0
 800b3e4:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3e6:	b982      	cbnz	r2, 800b40a <_dtoa_r+0x42>
 800b3e8:	2010      	movs	r0, #16
 800b3ea:	f000 fd85 	bl	800bef8 <malloc>
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	f8c9 001c 	str.w	r0, [r9, #28]
 800b3f4:	b920      	cbnz	r0, 800b400 <_dtoa_r+0x38>
 800b3f6:	4ba0      	ldr	r3, [pc, #640]	@ (800b678 <_dtoa_r+0x2b0>)
 800b3f8:	21ef      	movs	r1, #239	@ 0xef
 800b3fa:	48a0      	ldr	r0, [pc, #640]	@ (800b67c <_dtoa_r+0x2b4>)
 800b3fc:	f001 fdf2 	bl	800cfe4 <__assert_func>
 800b400:	2300      	movs	r3, #0
 800b402:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800b406:	6003      	str	r3, [r0, #0]
 800b408:	60c3      	str	r3, [r0, #12]
 800b40a:	6811      	ldr	r1, [r2, #0]
 800b40c:	b159      	cbz	r1, 800b426 <_dtoa_r+0x5e>
 800b40e:	6852      	ldr	r2, [r2, #4]
 800b410:	604a      	str	r2, [r1, #4]
 800b412:	2301      	movs	r3, #1
 800b414:	4093      	lsls	r3, r2
 800b416:	608b      	str	r3, [r1, #8]
 800b418:	4648      	mov	r0, r9
 800b41a:	f000 fe61 	bl	800c0e0 <_Bfree>
 800b41e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b422:	2200      	movs	r2, #0
 800b424:	601a      	str	r2, [r3, #0]
 800b426:	1e2f      	subs	r7, r5, #0
 800b428:	bfb5      	itete	lt
 800b42a:	2301      	movlt	r3, #1
 800b42c:	2300      	movge	r3, #0
 800b42e:	6033      	strlt	r3, [r6, #0]
 800b430:	6033      	strge	r3, [r6, #0]
 800b432:	4b93      	ldr	r3, [pc, #588]	@ (800b680 <_dtoa_r+0x2b8>)
 800b434:	bfbc      	itt	lt
 800b436:	f027 4700 	biclt.w	r7, r7, #2147483648	@ 0x80000000
 800b43a:	9709      	strlt	r7, [sp, #36]	@ 0x24
 800b43c:	43bb      	bics	r3, r7
 800b43e:	d110      	bne.n	800b462 <_dtoa_r+0x9a>
 800b440:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b442:	f3c7 0713 	ubfx	r7, r7, #0, #20
 800b446:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b44a:	4327      	orrs	r7, r4
 800b44c:	6013      	str	r3, [r2, #0]
 800b44e:	f000 84d8 	beq.w	800be02 <_dtoa_r+0xa3a>
 800b452:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b454:	4f8b      	ldr	r7, [pc, #556]	@ (800b684 <_dtoa_r+0x2bc>)
 800b456:	2b00      	cmp	r3, #0
 800b458:	f000 84da 	beq.w	800be10 <_dtoa_r+0xa48>
 800b45c:	1cfb      	adds	r3, r7, #3
 800b45e:	f000 bcd5 	b.w	800be0c <_dtoa_r+0xa44>
 800b462:	ed9d 8b08 	vldr	d8, [sp, #32]
 800b466:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b46a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b46e:	d10a      	bne.n	800b486 <_dtoa_r+0xbe>
 800b470:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b472:	2301      	movs	r3, #1
 800b474:	6013      	str	r3, [r2, #0]
 800b476:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b478:	b113      	cbz	r3, 800b480 <_dtoa_r+0xb8>
 800b47a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b47c:	4b82      	ldr	r3, [pc, #520]	@ (800b688 <_dtoa_r+0x2c0>)
 800b47e:	6013      	str	r3, [r2, #0]
 800b480:	4f82      	ldr	r7, [pc, #520]	@ (800b68c <_dtoa_r+0x2c4>)
 800b482:	f000 bcc5 	b.w	800be10 <_dtoa_r+0xa48>
 800b486:	aa0e      	add	r2, sp, #56	@ 0x38
 800b488:	a90f      	add	r1, sp, #60	@ 0x3c
 800b48a:	4648      	mov	r0, r9
 800b48c:	eeb0 0b48 	vmov.f64	d0, d8
 800b490:	f001 f918 	bl	800c6c4 <__d2b>
 800b494:	0d3b      	lsrs	r3, r7, #20
 800b496:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b498:	9001      	str	r0, [sp, #4]
 800b49a:	d046      	beq.n	800b52a <_dtoa_r+0x162>
 800b49c:	eeb0 7b48 	vmov.f64	d7, d8
 800b4a0:	ee18 1a90 	vmov	r1, s17
 800b4a4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b4a8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b4ac:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b4b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b4b4:	2000      	movs	r0, #0
 800b4b6:	ee07 1a90 	vmov	s15, r1
 800b4ba:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b4be:	ed9f 5b68 	vldr	d5, [pc, #416]	@ 800b660 <_dtoa_r+0x298>
 800b4c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b4c6:	ed9f 6b68 	vldr	d6, [pc, #416]	@ 800b668 <_dtoa_r+0x2a0>
 800b4ca:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b4ce:	ed9f 5b68 	vldr	d5, [pc, #416]	@ 800b670 <_dtoa_r+0x2a8>
 800b4d2:	ee07 3a90 	vmov	s15, r3
 800b4d6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b4da:	eeb0 7b46 	vmov.f64	d7, d6
 800b4de:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b4e2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b4e6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b4ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4ee:	ee16 8a90 	vmov	r8, s13
 800b4f2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b4f4:	d508      	bpl.n	800b508 <_dtoa_r+0x140>
 800b4f6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b4fa:	eeb4 6b47 	vcmp.f64	d6, d7
 800b4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b502:	bf18      	it	ne
 800b504:	f108 38ff 	addne.w	r8, r8, #4294967295
 800b508:	f1b8 0f16 	cmp.w	r8, #22
 800b50c:	d82b      	bhi.n	800b566 <_dtoa_r+0x19e>
 800b50e:	4960      	ldr	r1, [pc, #384]	@ (800b690 <_dtoa_r+0x2c8>)
 800b510:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b514:	ed91 7b00 	vldr	d7, [r1]
 800b518:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b51c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b520:	d501      	bpl.n	800b526 <_dtoa_r+0x15e>
 800b522:	f108 38ff 	add.w	r8, r8, #4294967295
 800b526:	2100      	movs	r1, #0
 800b528:	e01e      	b.n	800b568 <_dtoa_r+0x1a0>
 800b52a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b52c:	4413      	add	r3, r2
 800b52e:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b532:	2920      	cmp	r1, #32
 800b534:	bfc1      	itttt	gt
 800b536:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b53a:	408f      	lslgt	r7, r1
 800b53c:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b540:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b544:	bfd6      	itet	le
 800b546:	f1c1 0120 	rsble	r1, r1, #32
 800b54a:	4339      	orrgt	r1, r7
 800b54c:	fa04 f101 	lslle.w	r1, r4, r1
 800b550:	ee07 1a90 	vmov	s15, r1
 800b554:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b558:	3b01      	subs	r3, #1
 800b55a:	ee17 1a90 	vmov	r1, s15
 800b55e:	2001      	movs	r0, #1
 800b560:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b564:	e7a7      	b.n	800b4b6 <_dtoa_r+0xee>
 800b566:	2101      	movs	r1, #1
 800b568:	1ad2      	subs	r2, r2, r3
 800b56a:	1e53      	subs	r3, r2, #1
 800b56c:	9304      	str	r3, [sp, #16]
 800b56e:	bf45      	ittet	mi
 800b570:	f1c2 0301 	rsbmi	r3, r2, #1
 800b574:	9302      	strmi	r3, [sp, #8]
 800b576:	2300      	movpl	r3, #0
 800b578:	2300      	movmi	r3, #0
 800b57a:	bf4c      	ite	mi
 800b57c:	9304      	strmi	r3, [sp, #16]
 800b57e:	9302      	strpl	r3, [sp, #8]
 800b580:	f1b8 0f00 	cmp.w	r8, #0
 800b584:	910c      	str	r1, [sp, #48]	@ 0x30
 800b586:	db18      	blt.n	800b5ba <_dtoa_r+0x1f2>
 800b588:	9b04      	ldr	r3, [sp, #16]
 800b58a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b58e:	4443      	add	r3, r8
 800b590:	9304      	str	r3, [sp, #16]
 800b592:	2300      	movs	r3, #0
 800b594:	9a05      	ldr	r2, [sp, #20]
 800b596:	2a09      	cmp	r2, #9
 800b598:	d847      	bhi.n	800b62a <_dtoa_r+0x262>
 800b59a:	2a05      	cmp	r2, #5
 800b59c:	bfc4      	itt	gt
 800b59e:	3a04      	subgt	r2, #4
 800b5a0:	9205      	strgt	r2, [sp, #20]
 800b5a2:	9a05      	ldr	r2, [sp, #20]
 800b5a4:	f1a2 0202 	sub.w	r2, r2, #2
 800b5a8:	bfcc      	ite	gt
 800b5aa:	2400      	movgt	r4, #0
 800b5ac:	2401      	movle	r4, #1
 800b5ae:	2a03      	cmp	r2, #3
 800b5b0:	d846      	bhi.n	800b640 <_dtoa_r+0x278>
 800b5b2:	e8df f002 	tbb	[pc, r2]
 800b5b6:	3836      	.short	0x3836
 800b5b8:	0b17      	.short	0x0b17
 800b5ba:	9b02      	ldr	r3, [sp, #8]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	eba3 0308 	sub.w	r3, r3, r8
 800b5c2:	9302      	str	r3, [sp, #8]
 800b5c4:	920a      	str	r2, [sp, #40]	@ 0x28
 800b5c6:	f1c8 0300 	rsb	r3, r8, #0
 800b5ca:	e7e3      	b.n	800b594 <_dtoa_r+0x1cc>
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	9206      	str	r2, [sp, #24]
 800b5d0:	9a07      	ldr	r2, [sp, #28]
 800b5d2:	eb08 0b02 	add.w	fp, r8, r2
 800b5d6:	f10b 0a01 	add.w	sl, fp, #1
 800b5da:	4652      	mov	r2, sl
 800b5dc:	2a01      	cmp	r2, #1
 800b5de:	bfb8      	it	lt
 800b5e0:	2201      	movlt	r2, #1
 800b5e2:	e006      	b.n	800b5f2 <_dtoa_r+0x22a>
 800b5e4:	2201      	movs	r2, #1
 800b5e6:	9206      	str	r2, [sp, #24]
 800b5e8:	9a07      	ldr	r2, [sp, #28]
 800b5ea:	2a00      	cmp	r2, #0
 800b5ec:	dd2b      	ble.n	800b646 <_dtoa_r+0x27e>
 800b5ee:	4693      	mov	fp, r2
 800b5f0:	4692      	mov	sl, r2
 800b5f2:	f8d9 501c 	ldr.w	r5, [r9, #28]
 800b5f6:	2100      	movs	r1, #0
 800b5f8:	2004      	movs	r0, #4
 800b5fa:	f100 0614 	add.w	r6, r0, #20
 800b5fe:	4296      	cmp	r6, r2
 800b600:	f101 0701 	add.w	r7, r1, #1
 800b604:	d926      	bls.n	800b654 <_dtoa_r+0x28c>
 800b606:	6069      	str	r1, [r5, #4]
 800b608:	4648      	mov	r0, r9
 800b60a:	9303      	str	r3, [sp, #12]
 800b60c:	f000 fd2a 	bl	800c064 <_Balloc>
 800b610:	9b03      	ldr	r3, [sp, #12]
 800b612:	4607      	mov	r7, r0
 800b614:	2800      	cmp	r0, #0
 800b616:	d13f      	bne.n	800b698 <_dtoa_r+0x2d0>
 800b618:	4b1e      	ldr	r3, [pc, #120]	@ (800b694 <_dtoa_r+0x2cc>)
 800b61a:	4602      	mov	r2, r0
 800b61c:	f240 11af 	movw	r1, #431	@ 0x1af
 800b620:	e6eb      	b.n	800b3fa <_dtoa_r+0x32>
 800b622:	2200      	movs	r2, #0
 800b624:	e7df      	b.n	800b5e6 <_dtoa_r+0x21e>
 800b626:	2200      	movs	r2, #0
 800b628:	e7d1      	b.n	800b5ce <_dtoa_r+0x206>
 800b62a:	2401      	movs	r4, #1
 800b62c:	2200      	movs	r2, #0
 800b62e:	e9cd 2405 	strd	r2, r4, [sp, #20]
 800b632:	f04f 3bff 	mov.w	fp, #4294967295
 800b636:	2100      	movs	r1, #0
 800b638:	46da      	mov	sl, fp
 800b63a:	2212      	movs	r2, #18
 800b63c:	9107      	str	r1, [sp, #28]
 800b63e:	e7d8      	b.n	800b5f2 <_dtoa_r+0x22a>
 800b640:	2201      	movs	r2, #1
 800b642:	9206      	str	r2, [sp, #24]
 800b644:	e7f5      	b.n	800b632 <_dtoa_r+0x26a>
 800b646:	f04f 0b01 	mov.w	fp, #1
 800b64a:	46da      	mov	sl, fp
 800b64c:	465a      	mov	r2, fp
 800b64e:	f8cd b01c 	str.w	fp, [sp, #28]
 800b652:	e7ce      	b.n	800b5f2 <_dtoa_r+0x22a>
 800b654:	0040      	lsls	r0, r0, #1
 800b656:	4639      	mov	r1, r7
 800b658:	e7cf      	b.n	800b5fa <_dtoa_r+0x232>
 800b65a:	bf00      	nop
 800b65c:	f3af 8000 	nop.w
 800b660:	636f4361 	.word	0x636f4361
 800b664:	3fd287a7 	.word	0x3fd287a7
 800b668:	8b60c8b3 	.word	0x8b60c8b3
 800b66c:	3fc68a28 	.word	0x3fc68a28
 800b670:	509f79fb 	.word	0x509f79fb
 800b674:	3fd34413 	.word	0x3fd34413
 800b678:	0800e3b9 	.word	0x0800e3b9
 800b67c:	0800e3d0 	.word	0x0800e3d0
 800b680:	7ff00000 	.word	0x7ff00000
 800b684:	0800e3b5 	.word	0x0800e3b5
 800b688:	0800e389 	.word	0x0800e389
 800b68c:	0800e388 	.word	0x0800e388
 800b690:	0800e578 	.word	0x0800e578
 800b694:	0800e452 	.word	0x0800e452
 800b698:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b69c:	f1ba 0f0e 	cmp.w	sl, #14
 800b6a0:	6010      	str	r0, [r2, #0]
 800b6a2:	d860      	bhi.n	800b766 <_dtoa_r+0x39e>
 800b6a4:	2c00      	cmp	r4, #0
 800b6a6:	d05e      	beq.n	800b766 <_dtoa_r+0x39e>
 800b6a8:	f1b8 0f00 	cmp.w	r8, #0
 800b6ac:	f340 80a5 	ble.w	800b7fa <_dtoa_r+0x432>
 800b6b0:	4abe      	ldr	r2, [pc, #760]	@ (800b9ac <_dtoa_r+0x5e4>)
 800b6b2:	f008 010f 	and.w	r1, r8, #15
 800b6b6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b6ba:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b6be:	ed92 6b00 	vldr	d6, [r2]
 800b6c2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b6c6:	f000 808a 	beq.w	800b7de <_dtoa_r+0x416>
 800b6ca:	4ab9      	ldr	r2, [pc, #740]	@ (800b9b0 <_dtoa_r+0x5e8>)
 800b6cc:	ed92 7b08 	vldr	d7, [r2, #32]
 800b6d0:	f001 010f 	and.w	r1, r1, #15
 800b6d4:	2203      	movs	r2, #3
 800b6d6:	ee88 5b07 	vdiv.f64	d5, d8, d7
 800b6da:	48b5      	ldr	r0, [pc, #724]	@ (800b9b0 <_dtoa_r+0x5e8>)
 800b6dc:	2900      	cmp	r1, #0
 800b6de:	f040 8082 	bne.w	800b7e6 <_dtoa_r+0x41e>
 800b6e2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b6e6:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b6e8:	2900      	cmp	r1, #0
 800b6ea:	f000 80ac 	beq.w	800b846 <_dtoa_r+0x47e>
 800b6ee:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b6f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6fa:	f140 80a4 	bpl.w	800b846 <_dtoa_r+0x47e>
 800b6fe:	f1ba 0f00 	cmp.w	sl, #0
 800b702:	f000 80a0 	beq.w	800b846 <_dtoa_r+0x47e>
 800b706:	f1bb 0f00 	cmp.w	fp, #0
 800b70a:	dd2c      	ble.n	800b766 <_dtoa_r+0x39e>
 800b70c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b710:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b714:	f108 31ff 	add.w	r1, r8, #4294967295
 800b718:	9103      	str	r1, [sp, #12]
 800b71a:	3201      	adds	r2, #1
 800b71c:	465e      	mov	r6, fp
 800b71e:	ee06 2a90 	vmov	s13, r2
 800b722:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b726:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b72a:	eea6 5b07 	vfma.f64	d5, d6, d7
 800b72e:	ee15 2a90 	vmov	r2, s11
 800b732:	ec51 0b15 	vmov	r0, r1, d5
 800b736:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b73a:	ec41 0b16 	vmov	d6, r0, r1
 800b73e:	2e00      	cmp	r6, #0
 800b740:	f040 8085 	bne.w	800b84e <_dtoa_r+0x486>
 800b744:	eeb1 5b04 	vmov.f64	d5, #20	@ 0x40a00000  5.0
 800b748:	ee37 7b45 	vsub.f64	d7, d7, d5
 800b74c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b754:	f300 8263 	bgt.w	800bc1e <_dtoa_r+0x856>
 800b758:	eeb1 6b46 	vneg.f64	d6, d6
 800b75c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b764:	d41f      	bmi.n	800b7a6 <_dtoa_r+0x3de>
 800b766:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b768:	2a00      	cmp	r2, #0
 800b76a:	f2c0 8123 	blt.w	800b9b4 <_dtoa_r+0x5ec>
 800b76e:	f1b8 0f0e 	cmp.w	r8, #14
 800b772:	f300 811f 	bgt.w	800b9b4 <_dtoa_r+0x5ec>
 800b776:	4b8d      	ldr	r3, [pc, #564]	@ (800b9ac <_dtoa_r+0x5e4>)
 800b778:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b77c:	ed93 7b00 	vldr	d7, [r3]
 800b780:	9b07      	ldr	r3, [sp, #28]
 800b782:	2b00      	cmp	r3, #0
 800b784:	f280 80c6 	bge.w	800b914 <_dtoa_r+0x54c>
 800b788:	f1ba 0f00 	cmp.w	sl, #0
 800b78c:	f300 80c2 	bgt.w	800b914 <_dtoa_r+0x54c>
 800b790:	d109      	bne.n	800b7a6 <_dtoa_r+0x3de>
 800b792:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 800b796:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b79a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b79e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7a2:	f200 8239 	bhi.w	800bc18 <_dtoa_r+0x850>
 800b7a6:	2600      	movs	r6, #0
 800b7a8:	4634      	mov	r4, r6
 800b7aa:	9b07      	ldr	r3, [sp, #28]
 800b7ac:	43db      	mvns	r3, r3
 800b7ae:	9303      	str	r3, [sp, #12]
 800b7b0:	463d      	mov	r5, r7
 800b7b2:	46a0      	mov	r8, r4
 800b7b4:	2400      	movs	r4, #0
 800b7b6:	4631      	mov	r1, r6
 800b7b8:	4648      	mov	r0, r9
 800b7ba:	f000 fc91 	bl	800c0e0 <_Bfree>
 800b7be:	f1b8 0f00 	cmp.w	r8, #0
 800b7c2:	f000 80a1 	beq.w	800b908 <_dtoa_r+0x540>
 800b7c6:	b12c      	cbz	r4, 800b7d4 <_dtoa_r+0x40c>
 800b7c8:	4544      	cmp	r4, r8
 800b7ca:	d003      	beq.n	800b7d4 <_dtoa_r+0x40c>
 800b7cc:	4621      	mov	r1, r4
 800b7ce:	4648      	mov	r0, r9
 800b7d0:	f000 fc86 	bl	800c0e0 <_Bfree>
 800b7d4:	4641      	mov	r1, r8
 800b7d6:	4648      	mov	r0, r9
 800b7d8:	f000 fc82 	bl	800c0e0 <_Bfree>
 800b7dc:	e094      	b.n	800b908 <_dtoa_r+0x540>
 800b7de:	2202      	movs	r2, #2
 800b7e0:	eeb0 5b48 	vmov.f64	d5, d8
 800b7e4:	e779      	b.n	800b6da <_dtoa_r+0x312>
 800b7e6:	07ce      	lsls	r6, r1, #31
 800b7e8:	d504      	bpl.n	800b7f4 <_dtoa_r+0x42c>
 800b7ea:	ed90 7b00 	vldr	d7, [r0]
 800b7ee:	3201      	adds	r2, #1
 800b7f0:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b7f4:	1049      	asrs	r1, r1, #1
 800b7f6:	3008      	adds	r0, #8
 800b7f8:	e770      	b.n	800b6dc <_dtoa_r+0x314>
 800b7fa:	d020      	beq.n	800b83e <_dtoa_r+0x476>
 800b7fc:	f1c8 0100 	rsb	r1, r8, #0
 800b800:	4a6a      	ldr	r2, [pc, #424]	@ (800b9ac <_dtoa_r+0x5e4>)
 800b802:	f001 000f 	and.w	r0, r1, #15
 800b806:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b80a:	ed92 7b00 	vldr	d7, [r2]
 800b80e:	4868      	ldr	r0, [pc, #416]	@ (800b9b0 <_dtoa_r+0x5e8>)
 800b810:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b814:	1109      	asrs	r1, r1, #4
 800b816:	2400      	movs	r4, #0
 800b818:	2202      	movs	r2, #2
 800b81a:	eeb0 6b47 	vmov.f64	d6, d7
 800b81e:	b919      	cbnz	r1, 800b828 <_dtoa_r+0x460>
 800b820:	2c00      	cmp	r4, #0
 800b822:	fe07 7b06 	vseleq.f64	d7, d7, d6
 800b826:	e75e      	b.n	800b6e6 <_dtoa_r+0x31e>
 800b828:	07cd      	lsls	r5, r1, #31
 800b82a:	d505      	bpl.n	800b838 <_dtoa_r+0x470>
 800b82c:	ed90 5b00 	vldr	d5, [r0]
 800b830:	3201      	adds	r2, #1
 800b832:	2401      	movs	r4, #1
 800b834:	ee26 6b05 	vmul.f64	d6, d6, d5
 800b838:	1049      	asrs	r1, r1, #1
 800b83a:	3008      	adds	r0, #8
 800b83c:	e7ef      	b.n	800b81e <_dtoa_r+0x456>
 800b83e:	2202      	movs	r2, #2
 800b840:	eeb0 7b48 	vmov.f64	d7, d8
 800b844:	e74f      	b.n	800b6e6 <_dtoa_r+0x31e>
 800b846:	f8cd 800c 	str.w	r8, [sp, #12]
 800b84a:	4656      	mov	r6, sl
 800b84c:	e767      	b.n	800b71e <_dtoa_r+0x356>
 800b84e:	4a57      	ldr	r2, [pc, #348]	@ (800b9ac <_dtoa_r+0x5e4>)
 800b850:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 800b854:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b858:	9a06      	ldr	r2, [sp, #24]
 800b85a:	19b9      	adds	r1, r7, r6
 800b85c:	b34a      	cbz	r2, 800b8b2 <_dtoa_r+0x4ea>
 800b85e:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b862:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b866:	463d      	mov	r5, r7
 800b868:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b86c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b870:	ee35 6b46 	vsub.f64	d6, d5, d6
 800b874:	eefd 4bc7 	vcvt.s32.f64	s9, d7
 800b878:	ee14 2a90 	vmov	r2, s9
 800b87c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b880:	3230      	adds	r2, #48	@ 0x30
 800b882:	ee37 7b45 	vsub.f64	d7, d7, d5
 800b886:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b88e:	f805 2b01 	strb.w	r2, [r5], #1
 800b892:	d439      	bmi.n	800b908 <_dtoa_r+0x540>
 800b894:	ee32 5b47 	vsub.f64	d5, d2, d7
 800b898:	eeb4 5bc6 	vcmpe.f64	d5, d6
 800b89c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8a0:	d46d      	bmi.n	800b97e <_dtoa_r+0x5b6>
 800b8a2:	428d      	cmp	r5, r1
 800b8a4:	f43f af5f 	beq.w	800b766 <_dtoa_r+0x39e>
 800b8a8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b8ac:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b8b0:	e7e0      	b.n	800b874 <_dtoa_r+0x4ac>
 800b8b2:	4638      	mov	r0, r7
 800b8b4:	ee24 5b06 	vmul.f64	d5, d4, d6
 800b8b8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b8bc:	eefd 4bc7 	vcvt.s32.f64	s9, d7
 800b8c0:	ee14 2a90 	vmov	r2, s9
 800b8c4:	3230      	adds	r2, #48	@ 0x30
 800b8c6:	f800 2b01 	strb.w	r2, [r0], #1
 800b8ca:	4288      	cmp	r0, r1
 800b8cc:	eeb8 6be4 	vcvt.f64.s32	d6, s9
 800b8d0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b8d4:	d11b      	bne.n	800b90e <_dtoa_r+0x546>
 800b8d6:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 800b8da:	ee35 4b06 	vadd.f64	d4, d5, d6
 800b8de:	eeb4 7bc4 	vcmpe.f64	d7, d4
 800b8e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8e6:	eb07 0506 	add.w	r5, r7, r6
 800b8ea:	dc48      	bgt.n	800b97e <_dtoa_r+0x5b6>
 800b8ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b8f0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f8:	f57f af35 	bpl.w	800b766 <_dtoa_r+0x39e>
 800b8fc:	462b      	mov	r3, r5
 800b8fe:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b902:	2a30      	cmp	r2, #48	@ 0x30
 800b904:	d0fa      	beq.n	800b8fc <_dtoa_r+0x534>
 800b906:	461d      	mov	r5, r3
 800b908:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b90c:	e025      	b.n	800b95a <_dtoa_r+0x592>
 800b90e:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b912:	e7d3      	b.n	800b8bc <_dtoa_r+0x4f4>
 800b914:	463d      	mov	r5, r7
 800b916:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 800b91a:	ee88 6b07 	vdiv.f64	d6, d8, d7
 800b91e:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 800b922:	ee16 3a10 	vmov	r3, s12
 800b926:	3330      	adds	r3, #48	@ 0x30
 800b928:	f805 3b01 	strb.w	r3, [r5], #1
 800b92c:	1beb      	subs	r3, r5, r7
 800b92e:	459a      	cmp	sl, r3
 800b930:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 800b934:	eea4 8b47 	vfms.f64	d8, d4, d7
 800b938:	d130      	bne.n	800b99c <_dtoa_r+0x5d4>
 800b93a:	ee38 8b08 	vadd.f64	d8, d8, d8
 800b93e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b946:	dc18      	bgt.n	800b97a <_dtoa_r+0x5b2>
 800b948:	eeb4 8b47 	vcmp.f64	d8, d7
 800b94c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b950:	d103      	bne.n	800b95a <_dtoa_r+0x592>
 800b952:	ee16 3a10 	vmov	r3, s12
 800b956:	07db      	lsls	r3, r3, #31
 800b958:	d40f      	bmi.n	800b97a <_dtoa_r+0x5b2>
 800b95a:	9901      	ldr	r1, [sp, #4]
 800b95c:	4648      	mov	r0, r9
 800b95e:	f000 fbbf 	bl	800c0e0 <_Bfree>
 800b962:	2300      	movs	r3, #0
 800b964:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b966:	702b      	strb	r3, [r5, #0]
 800b968:	f108 0301 	add.w	r3, r8, #1
 800b96c:	6013      	str	r3, [r2, #0]
 800b96e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b970:	2b00      	cmp	r3, #0
 800b972:	f000 824d 	beq.w	800be10 <_dtoa_r+0xa48>
 800b976:	601d      	str	r5, [r3, #0]
 800b978:	e24a      	b.n	800be10 <_dtoa_r+0xa48>
 800b97a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b97e:	462b      	mov	r3, r5
 800b980:	461d      	mov	r5, r3
 800b982:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b986:	2a39      	cmp	r2, #57	@ 0x39
 800b988:	d105      	bne.n	800b996 <_dtoa_r+0x5ce>
 800b98a:	429f      	cmp	r7, r3
 800b98c:	d1f8      	bne.n	800b980 <_dtoa_r+0x5b8>
 800b98e:	9a03      	ldr	r2, [sp, #12]
 800b990:	3201      	adds	r2, #1
 800b992:	9203      	str	r2, [sp, #12]
 800b994:	2230      	movs	r2, #48	@ 0x30
 800b996:	3201      	adds	r2, #1
 800b998:	701a      	strb	r2, [r3, #0]
 800b99a:	e7b5      	b.n	800b908 <_dtoa_r+0x540>
 800b99c:	ee28 8b05 	vmul.f64	d8, d8, d5
 800b9a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b9a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9a8:	d1b7      	bne.n	800b91a <_dtoa_r+0x552>
 800b9aa:	e7d6      	b.n	800b95a <_dtoa_r+0x592>
 800b9ac:	0800e578 	.word	0x0800e578
 800b9b0:	0800e550 	.word	0x0800e550
 800b9b4:	9906      	ldr	r1, [sp, #24]
 800b9b6:	2900      	cmp	r1, #0
 800b9b8:	f000 80ea 	beq.w	800bb90 <_dtoa_r+0x7c8>
 800b9bc:	9905      	ldr	r1, [sp, #20]
 800b9be:	2901      	cmp	r1, #1
 800b9c0:	f300 80cc 	bgt.w	800bb5c <_dtoa_r+0x794>
 800b9c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b9c6:	2900      	cmp	r1, #0
 800b9c8:	f000 80c4 	beq.w	800bb54 <_dtoa_r+0x78c>
 800b9cc:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b9d0:	9d02      	ldr	r5, [sp, #8]
 800b9d2:	461e      	mov	r6, r3
 800b9d4:	9303      	str	r3, [sp, #12]
 800b9d6:	9b02      	ldr	r3, [sp, #8]
 800b9d8:	4413      	add	r3, r2
 800b9da:	9302      	str	r3, [sp, #8]
 800b9dc:	9b04      	ldr	r3, [sp, #16]
 800b9de:	2101      	movs	r1, #1
 800b9e0:	4413      	add	r3, r2
 800b9e2:	4648      	mov	r0, r9
 800b9e4:	9304      	str	r3, [sp, #16]
 800b9e6:	f000 fc2f 	bl	800c248 <__i2b>
 800b9ea:	9b03      	ldr	r3, [sp, #12]
 800b9ec:	4604      	mov	r4, r0
 800b9ee:	b165      	cbz	r5, 800ba0a <_dtoa_r+0x642>
 800b9f0:	9a04      	ldr	r2, [sp, #16]
 800b9f2:	2a00      	cmp	r2, #0
 800b9f4:	dd09      	ble.n	800ba0a <_dtoa_r+0x642>
 800b9f6:	42aa      	cmp	r2, r5
 800b9f8:	9902      	ldr	r1, [sp, #8]
 800b9fa:	bfa8      	it	ge
 800b9fc:	462a      	movge	r2, r5
 800b9fe:	1a89      	subs	r1, r1, r2
 800ba00:	9102      	str	r1, [sp, #8]
 800ba02:	9904      	ldr	r1, [sp, #16]
 800ba04:	1aad      	subs	r5, r5, r2
 800ba06:	1a8a      	subs	r2, r1, r2
 800ba08:	9204      	str	r2, [sp, #16]
 800ba0a:	b30b      	cbz	r3, 800ba50 <_dtoa_r+0x688>
 800ba0c:	9a06      	ldr	r2, [sp, #24]
 800ba0e:	2a00      	cmp	r2, #0
 800ba10:	f000 80c5 	beq.w	800bb9e <_dtoa_r+0x7d6>
 800ba14:	2e00      	cmp	r6, #0
 800ba16:	f000 80bf 	beq.w	800bb98 <_dtoa_r+0x7d0>
 800ba1a:	4621      	mov	r1, r4
 800ba1c:	4632      	mov	r2, r6
 800ba1e:	4648      	mov	r0, r9
 800ba20:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba22:	f000 fcd1 	bl	800c3c8 <__pow5mult>
 800ba26:	9a01      	ldr	r2, [sp, #4]
 800ba28:	4601      	mov	r1, r0
 800ba2a:	4604      	mov	r4, r0
 800ba2c:	4648      	mov	r0, r9
 800ba2e:	f000 fc21 	bl	800c274 <__multiply>
 800ba32:	9901      	ldr	r1, [sp, #4]
 800ba34:	9003      	str	r0, [sp, #12]
 800ba36:	4648      	mov	r0, r9
 800ba38:	f000 fb52 	bl	800c0e0 <_Bfree>
 800ba3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba3e:	1b9b      	subs	r3, r3, r6
 800ba40:	f000 80b0 	beq.w	800bba4 <_dtoa_r+0x7dc>
 800ba44:	9903      	ldr	r1, [sp, #12]
 800ba46:	461a      	mov	r2, r3
 800ba48:	4648      	mov	r0, r9
 800ba4a:	f000 fcbd 	bl	800c3c8 <__pow5mult>
 800ba4e:	9001      	str	r0, [sp, #4]
 800ba50:	2101      	movs	r1, #1
 800ba52:	4648      	mov	r0, r9
 800ba54:	f000 fbf8 	bl	800c248 <__i2b>
 800ba58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	f000 81dd 	beq.w	800be1c <_dtoa_r+0xa54>
 800ba62:	461a      	mov	r2, r3
 800ba64:	4601      	mov	r1, r0
 800ba66:	4648      	mov	r0, r9
 800ba68:	f000 fcae 	bl	800c3c8 <__pow5mult>
 800ba6c:	9b05      	ldr	r3, [sp, #20]
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	4606      	mov	r6, r0
 800ba72:	f300 80a0 	bgt.w	800bbb6 <_dtoa_r+0x7ee>
 800ba76:	9b08      	ldr	r3, [sp, #32]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f040 8096 	bne.w	800bbaa <_dtoa_r+0x7e2>
 800ba7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba80:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ba84:	2a00      	cmp	r2, #0
 800ba86:	f040 8092 	bne.w	800bbae <_dtoa_r+0x7e6>
 800ba8a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ba8e:	0d12      	lsrs	r2, r2, #20
 800ba90:	0512      	lsls	r2, r2, #20
 800ba92:	2a00      	cmp	r2, #0
 800ba94:	f000 808d 	beq.w	800bbb2 <_dtoa_r+0x7ea>
 800ba98:	9b02      	ldr	r3, [sp, #8]
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	9302      	str	r3, [sp, #8]
 800ba9e:	9b04      	ldr	r3, [sp, #16]
 800baa0:	3301      	adds	r3, #1
 800baa2:	9304      	str	r3, [sp, #16]
 800baa4:	2301      	movs	r3, #1
 800baa6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800baa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f000 81bc 	beq.w	800be28 <_dtoa_r+0xa60>
 800bab0:	6932      	ldr	r2, [r6, #16]
 800bab2:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800bab6:	6910      	ldr	r0, [r2, #16]
 800bab8:	f000 fb7a 	bl	800c1b0 <__hi0bits>
 800babc:	f1c0 0020 	rsb	r0, r0, #32
 800bac0:	9b04      	ldr	r3, [sp, #16]
 800bac2:	4418      	add	r0, r3
 800bac4:	f010 001f 	ands.w	r0, r0, #31
 800bac8:	f000 8081 	beq.w	800bbce <_dtoa_r+0x806>
 800bacc:	f1c0 0220 	rsb	r2, r0, #32
 800bad0:	2a04      	cmp	r2, #4
 800bad2:	dd73      	ble.n	800bbbc <_dtoa_r+0x7f4>
 800bad4:	9b02      	ldr	r3, [sp, #8]
 800bad6:	f1c0 001c 	rsb	r0, r0, #28
 800bada:	4403      	add	r3, r0
 800badc:	9302      	str	r3, [sp, #8]
 800bade:	9b04      	ldr	r3, [sp, #16]
 800bae0:	4405      	add	r5, r0
 800bae2:	4403      	add	r3, r0
 800bae4:	9304      	str	r3, [sp, #16]
 800bae6:	9b02      	ldr	r3, [sp, #8]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	dd05      	ble.n	800baf8 <_dtoa_r+0x730>
 800baec:	9901      	ldr	r1, [sp, #4]
 800baee:	461a      	mov	r2, r3
 800baf0:	4648      	mov	r0, r9
 800baf2:	f000 fcc5 	bl	800c480 <__lshift>
 800baf6:	9001      	str	r0, [sp, #4]
 800baf8:	9b04      	ldr	r3, [sp, #16]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	dd05      	ble.n	800bb0a <_dtoa_r+0x742>
 800bafe:	4631      	mov	r1, r6
 800bb00:	461a      	mov	r2, r3
 800bb02:	4648      	mov	r0, r9
 800bb04:	f000 fcbc 	bl	800c480 <__lshift>
 800bb08:	4606      	mov	r6, r0
 800bb0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d060      	beq.n	800bbd2 <_dtoa_r+0x80a>
 800bb10:	9801      	ldr	r0, [sp, #4]
 800bb12:	4631      	mov	r1, r6
 800bb14:	f000 fd22 	bl	800c55c <__mcmp>
 800bb18:	2800      	cmp	r0, #0
 800bb1a:	da5a      	bge.n	800bbd2 <_dtoa_r+0x80a>
 800bb1c:	f108 33ff 	add.w	r3, r8, #4294967295
 800bb20:	9303      	str	r3, [sp, #12]
 800bb22:	9901      	ldr	r1, [sp, #4]
 800bb24:	2300      	movs	r3, #0
 800bb26:	220a      	movs	r2, #10
 800bb28:	4648      	mov	r0, r9
 800bb2a:	f000 fafb 	bl	800c124 <__multadd>
 800bb2e:	9b06      	ldr	r3, [sp, #24]
 800bb30:	9001      	str	r0, [sp, #4]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	f000 817a 	beq.w	800be2c <_dtoa_r+0xa64>
 800bb38:	4621      	mov	r1, r4
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	220a      	movs	r2, #10
 800bb3e:	4648      	mov	r0, r9
 800bb40:	f000 faf0 	bl	800c124 <__multadd>
 800bb44:	f1bb 0f00 	cmp.w	fp, #0
 800bb48:	4604      	mov	r4, r0
 800bb4a:	dc6e      	bgt.n	800bc2a <_dtoa_r+0x862>
 800bb4c:	9b05      	ldr	r3, [sp, #20]
 800bb4e:	2b02      	cmp	r3, #2
 800bb50:	dc48      	bgt.n	800bbe4 <_dtoa_r+0x81c>
 800bb52:	e06a      	b.n	800bc2a <_dtoa_r+0x862>
 800bb54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb56:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bb5a:	e739      	b.n	800b9d0 <_dtoa_r+0x608>
 800bb5c:	f10a 36ff 	add.w	r6, sl, #4294967295
 800bb60:	42b3      	cmp	r3, r6
 800bb62:	db07      	blt.n	800bb74 <_dtoa_r+0x7ac>
 800bb64:	f1ba 0f00 	cmp.w	sl, #0
 800bb68:	eba3 0606 	sub.w	r6, r3, r6
 800bb6c:	db0b      	blt.n	800bb86 <_dtoa_r+0x7be>
 800bb6e:	9d02      	ldr	r5, [sp, #8]
 800bb70:	4652      	mov	r2, sl
 800bb72:	e72f      	b.n	800b9d4 <_dtoa_r+0x60c>
 800bb74:	1af2      	subs	r2, r6, r3
 800bb76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb78:	9d02      	ldr	r5, [sp, #8]
 800bb7a:	4413      	add	r3, r2
 800bb7c:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb7e:	4652      	mov	r2, sl
 800bb80:	4633      	mov	r3, r6
 800bb82:	2600      	movs	r6, #0
 800bb84:	e726      	b.n	800b9d4 <_dtoa_r+0x60c>
 800bb86:	9a02      	ldr	r2, [sp, #8]
 800bb88:	eba2 050a 	sub.w	r5, r2, sl
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	e721      	b.n	800b9d4 <_dtoa_r+0x60c>
 800bb90:	9d02      	ldr	r5, [sp, #8]
 800bb92:	9c06      	ldr	r4, [sp, #24]
 800bb94:	461e      	mov	r6, r3
 800bb96:	e72a      	b.n	800b9ee <_dtoa_r+0x626>
 800bb98:	9a01      	ldr	r2, [sp, #4]
 800bb9a:	9203      	str	r2, [sp, #12]
 800bb9c:	e752      	b.n	800ba44 <_dtoa_r+0x67c>
 800bb9e:	9901      	ldr	r1, [sp, #4]
 800bba0:	461a      	mov	r2, r3
 800bba2:	e751      	b.n	800ba48 <_dtoa_r+0x680>
 800bba4:	9b03      	ldr	r3, [sp, #12]
 800bba6:	9301      	str	r3, [sp, #4]
 800bba8:	e752      	b.n	800ba50 <_dtoa_r+0x688>
 800bbaa:	2300      	movs	r3, #0
 800bbac:	e77b      	b.n	800baa6 <_dtoa_r+0x6de>
 800bbae:	9b08      	ldr	r3, [sp, #32]
 800bbb0:	e779      	b.n	800baa6 <_dtoa_r+0x6de>
 800bbb2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bbb4:	e778      	b.n	800baa8 <_dtoa_r+0x6e0>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bbba:	e779      	b.n	800bab0 <_dtoa_r+0x6e8>
 800bbbc:	d093      	beq.n	800bae6 <_dtoa_r+0x71e>
 800bbbe:	9b02      	ldr	r3, [sp, #8]
 800bbc0:	321c      	adds	r2, #28
 800bbc2:	4413      	add	r3, r2
 800bbc4:	9302      	str	r3, [sp, #8]
 800bbc6:	9b04      	ldr	r3, [sp, #16]
 800bbc8:	4415      	add	r5, r2
 800bbca:	4413      	add	r3, r2
 800bbcc:	e78a      	b.n	800bae4 <_dtoa_r+0x71c>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	e7f5      	b.n	800bbbe <_dtoa_r+0x7f6>
 800bbd2:	f1ba 0f00 	cmp.w	sl, #0
 800bbd6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbda:	46d3      	mov	fp, sl
 800bbdc:	dc21      	bgt.n	800bc22 <_dtoa_r+0x85a>
 800bbde:	9b05      	ldr	r3, [sp, #20]
 800bbe0:	2b02      	cmp	r3, #2
 800bbe2:	dd1e      	ble.n	800bc22 <_dtoa_r+0x85a>
 800bbe4:	f1bb 0f00 	cmp.w	fp, #0
 800bbe8:	f47f addf 	bne.w	800b7aa <_dtoa_r+0x3e2>
 800bbec:	4631      	mov	r1, r6
 800bbee:	465b      	mov	r3, fp
 800bbf0:	2205      	movs	r2, #5
 800bbf2:	4648      	mov	r0, r9
 800bbf4:	f000 fa96 	bl	800c124 <__multadd>
 800bbf8:	4601      	mov	r1, r0
 800bbfa:	4606      	mov	r6, r0
 800bbfc:	9801      	ldr	r0, [sp, #4]
 800bbfe:	f000 fcad 	bl	800c55c <__mcmp>
 800bc02:	2800      	cmp	r0, #0
 800bc04:	f77f add1 	ble.w	800b7aa <_dtoa_r+0x3e2>
 800bc08:	463d      	mov	r5, r7
 800bc0a:	2331      	movs	r3, #49	@ 0x31
 800bc0c:	f805 3b01 	strb.w	r3, [r5], #1
 800bc10:	9b03      	ldr	r3, [sp, #12]
 800bc12:	3301      	adds	r3, #1
 800bc14:	9303      	str	r3, [sp, #12]
 800bc16:	e5cc      	b.n	800b7b2 <_dtoa_r+0x3ea>
 800bc18:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc1c:	4656      	mov	r6, sl
 800bc1e:	4634      	mov	r4, r6
 800bc20:	e7f2      	b.n	800bc08 <_dtoa_r+0x840>
 800bc22:	9b06      	ldr	r3, [sp, #24]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	f000 8105 	beq.w	800be34 <_dtoa_r+0xa6c>
 800bc2a:	2d00      	cmp	r5, #0
 800bc2c:	dd05      	ble.n	800bc3a <_dtoa_r+0x872>
 800bc2e:	4621      	mov	r1, r4
 800bc30:	462a      	mov	r2, r5
 800bc32:	4648      	mov	r0, r9
 800bc34:	f000 fc24 	bl	800c480 <__lshift>
 800bc38:	4604      	mov	r4, r0
 800bc3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d057      	beq.n	800bcf0 <_dtoa_r+0x928>
 800bc40:	6861      	ldr	r1, [r4, #4]
 800bc42:	4648      	mov	r0, r9
 800bc44:	f000 fa0e 	bl	800c064 <_Balloc>
 800bc48:	4605      	mov	r5, r0
 800bc4a:	b928      	cbnz	r0, 800bc58 <_dtoa_r+0x890>
 800bc4c:	4b83      	ldr	r3, [pc, #524]	@ (800be5c <_dtoa_r+0xa94>)
 800bc4e:	4602      	mov	r2, r0
 800bc50:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc54:	f7ff bbd1 	b.w	800b3fa <_dtoa_r+0x32>
 800bc58:	6922      	ldr	r2, [r4, #16]
 800bc5a:	3202      	adds	r2, #2
 800bc5c:	0092      	lsls	r2, r2, #2
 800bc5e:	f104 010c 	add.w	r1, r4, #12
 800bc62:	300c      	adds	r0, #12
 800bc64:	f7ff fb17 	bl	800b296 <memcpy>
 800bc68:	2201      	movs	r2, #1
 800bc6a:	4629      	mov	r1, r5
 800bc6c:	4648      	mov	r0, r9
 800bc6e:	f000 fc07 	bl	800c480 <__lshift>
 800bc72:	4680      	mov	r8, r0
 800bc74:	1c7b      	adds	r3, r7, #1
 800bc76:	9302      	str	r3, [sp, #8]
 800bc78:	eb07 030b 	add.w	r3, r7, fp
 800bc7c:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc7e:	9b08      	ldr	r3, [sp, #32]
 800bc80:	f003 0301 	and.w	r3, r3, #1
 800bc84:	9307      	str	r3, [sp, #28]
 800bc86:	9b02      	ldr	r3, [sp, #8]
 800bc88:	9801      	ldr	r0, [sp, #4]
 800bc8a:	4631      	mov	r1, r6
 800bc8c:	f103 3bff 	add.w	fp, r3, #4294967295
 800bc90:	f7ff fb0f 	bl	800b2b2 <quorem>
 800bc94:	4621      	mov	r1, r4
 800bc96:	9004      	str	r0, [sp, #16]
 800bc98:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bc9c:	9801      	ldr	r0, [sp, #4]
 800bc9e:	f000 fc5d 	bl	800c55c <__mcmp>
 800bca2:	4642      	mov	r2, r8
 800bca4:	9006      	str	r0, [sp, #24]
 800bca6:	4631      	mov	r1, r6
 800bca8:	4648      	mov	r0, r9
 800bcaa:	f000 fc73 	bl	800c594 <__mdiff>
 800bcae:	68c2      	ldr	r2, [r0, #12]
 800bcb0:	4605      	mov	r5, r0
 800bcb2:	b9fa      	cbnz	r2, 800bcf4 <_dtoa_r+0x92c>
 800bcb4:	4601      	mov	r1, r0
 800bcb6:	9801      	ldr	r0, [sp, #4]
 800bcb8:	f000 fc50 	bl	800c55c <__mcmp>
 800bcbc:	4602      	mov	r2, r0
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4648      	mov	r0, r9
 800bcc2:	9208      	str	r2, [sp, #32]
 800bcc4:	f000 fa0c 	bl	800c0e0 <_Bfree>
 800bcc8:	9b05      	ldr	r3, [sp, #20]
 800bcca:	9a08      	ldr	r2, [sp, #32]
 800bccc:	9d02      	ldr	r5, [sp, #8]
 800bcce:	ea42 0103 	orr.w	r1, r2, r3
 800bcd2:	9b07      	ldr	r3, [sp, #28]
 800bcd4:	4319      	orrs	r1, r3
 800bcd6:	d10f      	bne.n	800bcf8 <_dtoa_r+0x930>
 800bcd8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bcdc:	d028      	beq.n	800bd30 <_dtoa_r+0x968>
 800bcde:	9b06      	ldr	r3, [sp, #24]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	dd02      	ble.n	800bcea <_dtoa_r+0x922>
 800bce4:	9b04      	ldr	r3, [sp, #16]
 800bce6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800bcea:	f88b a000 	strb.w	sl, [fp]
 800bcee:	e562      	b.n	800b7b6 <_dtoa_r+0x3ee>
 800bcf0:	46a0      	mov	r8, r4
 800bcf2:	e7bf      	b.n	800bc74 <_dtoa_r+0x8ac>
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	e7e2      	b.n	800bcbe <_dtoa_r+0x8f6>
 800bcf8:	9b06      	ldr	r3, [sp, #24]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	db04      	blt.n	800bd08 <_dtoa_r+0x940>
 800bcfe:	9905      	ldr	r1, [sp, #20]
 800bd00:	430b      	orrs	r3, r1
 800bd02:	9907      	ldr	r1, [sp, #28]
 800bd04:	430b      	orrs	r3, r1
 800bd06:	d120      	bne.n	800bd4a <_dtoa_r+0x982>
 800bd08:	2a00      	cmp	r2, #0
 800bd0a:	ddee      	ble.n	800bcea <_dtoa_r+0x922>
 800bd0c:	9901      	ldr	r1, [sp, #4]
 800bd0e:	2201      	movs	r2, #1
 800bd10:	4648      	mov	r0, r9
 800bd12:	f000 fbb5 	bl	800c480 <__lshift>
 800bd16:	4631      	mov	r1, r6
 800bd18:	9001      	str	r0, [sp, #4]
 800bd1a:	f000 fc1f 	bl	800c55c <__mcmp>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	dc03      	bgt.n	800bd2a <_dtoa_r+0x962>
 800bd22:	d1e2      	bne.n	800bcea <_dtoa_r+0x922>
 800bd24:	f01a 0f01 	tst.w	sl, #1
 800bd28:	d0df      	beq.n	800bcea <_dtoa_r+0x922>
 800bd2a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd2e:	d1d9      	bne.n	800bce4 <_dtoa_r+0x91c>
 800bd30:	2339      	movs	r3, #57	@ 0x39
 800bd32:	f88b 3000 	strb.w	r3, [fp]
 800bd36:	462b      	mov	r3, r5
 800bd38:	461d      	mov	r5, r3
 800bd3a:	3b01      	subs	r3, #1
 800bd3c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bd40:	2a39      	cmp	r2, #57	@ 0x39
 800bd42:	d056      	beq.n	800bdf2 <_dtoa_r+0xa2a>
 800bd44:	3201      	adds	r2, #1
 800bd46:	701a      	strb	r2, [r3, #0]
 800bd48:	e535      	b.n	800b7b6 <_dtoa_r+0x3ee>
 800bd4a:	2a00      	cmp	r2, #0
 800bd4c:	dd07      	ble.n	800bd5e <_dtoa_r+0x996>
 800bd4e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd52:	d0ed      	beq.n	800bd30 <_dtoa_r+0x968>
 800bd54:	f10a 0301 	add.w	r3, sl, #1
 800bd58:	f88b 3000 	strb.w	r3, [fp]
 800bd5c:	e52b      	b.n	800b7b6 <_dtoa_r+0x3ee>
 800bd5e:	9b02      	ldr	r3, [sp, #8]
 800bd60:	9a02      	ldr	r2, [sp, #8]
 800bd62:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bd66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd68:	4293      	cmp	r3, r2
 800bd6a:	d02c      	beq.n	800bdc6 <_dtoa_r+0x9fe>
 800bd6c:	9901      	ldr	r1, [sp, #4]
 800bd6e:	2300      	movs	r3, #0
 800bd70:	220a      	movs	r2, #10
 800bd72:	4648      	mov	r0, r9
 800bd74:	f000 f9d6 	bl	800c124 <__multadd>
 800bd78:	4544      	cmp	r4, r8
 800bd7a:	9001      	str	r0, [sp, #4]
 800bd7c:	f04f 0300 	mov.w	r3, #0
 800bd80:	f04f 020a 	mov.w	r2, #10
 800bd84:	4621      	mov	r1, r4
 800bd86:	4648      	mov	r0, r9
 800bd88:	d107      	bne.n	800bd9a <_dtoa_r+0x9d2>
 800bd8a:	f000 f9cb 	bl	800c124 <__multadd>
 800bd8e:	4604      	mov	r4, r0
 800bd90:	4680      	mov	r8, r0
 800bd92:	9b02      	ldr	r3, [sp, #8]
 800bd94:	3301      	adds	r3, #1
 800bd96:	9302      	str	r3, [sp, #8]
 800bd98:	e775      	b.n	800bc86 <_dtoa_r+0x8be>
 800bd9a:	f000 f9c3 	bl	800c124 <__multadd>
 800bd9e:	4641      	mov	r1, r8
 800bda0:	4604      	mov	r4, r0
 800bda2:	2300      	movs	r3, #0
 800bda4:	220a      	movs	r2, #10
 800bda6:	4648      	mov	r0, r9
 800bda8:	f000 f9bc 	bl	800c124 <__multadd>
 800bdac:	4680      	mov	r8, r0
 800bdae:	e7f0      	b.n	800bd92 <_dtoa_r+0x9ca>
 800bdb0:	f1bb 0f00 	cmp.w	fp, #0
 800bdb4:	f10b 35ff 	add.w	r5, fp, #4294967295
 800bdb8:	f107 0201 	add.w	r2, r7, #1
 800bdbc:	bfd8      	it	le
 800bdbe:	2500      	movle	r5, #0
 800bdc0:	46a0      	mov	r8, r4
 800bdc2:	4415      	add	r5, r2
 800bdc4:	2400      	movs	r4, #0
 800bdc6:	9901      	ldr	r1, [sp, #4]
 800bdc8:	2201      	movs	r2, #1
 800bdca:	4648      	mov	r0, r9
 800bdcc:	f000 fb58 	bl	800c480 <__lshift>
 800bdd0:	4631      	mov	r1, r6
 800bdd2:	9001      	str	r0, [sp, #4]
 800bdd4:	f000 fbc2 	bl	800c55c <__mcmp>
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	dcac      	bgt.n	800bd36 <_dtoa_r+0x96e>
 800bddc:	d102      	bne.n	800bde4 <_dtoa_r+0xa1c>
 800bdde:	f01a 0f01 	tst.w	sl, #1
 800bde2:	d1a8      	bne.n	800bd36 <_dtoa_r+0x96e>
 800bde4:	462b      	mov	r3, r5
 800bde6:	461d      	mov	r5, r3
 800bde8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdec:	2a30      	cmp	r2, #48	@ 0x30
 800bdee:	d0fa      	beq.n	800bde6 <_dtoa_r+0xa1e>
 800bdf0:	e4e1      	b.n	800b7b6 <_dtoa_r+0x3ee>
 800bdf2:	429f      	cmp	r7, r3
 800bdf4:	d1a0      	bne.n	800bd38 <_dtoa_r+0x970>
 800bdf6:	9b03      	ldr	r3, [sp, #12]
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	9303      	str	r3, [sp, #12]
 800bdfc:	2331      	movs	r3, #49	@ 0x31
 800bdfe:	703b      	strb	r3, [r7, #0]
 800be00:	e4d9      	b.n	800b7b6 <_dtoa_r+0x3ee>
 800be02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800be04:	4f16      	ldr	r7, [pc, #88]	@ (800be60 <_dtoa_r+0xa98>)
 800be06:	b11b      	cbz	r3, 800be10 <_dtoa_r+0xa48>
 800be08:	f107 0308 	add.w	r3, r7, #8
 800be0c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800be0e:	6013      	str	r3, [r2, #0]
 800be10:	4638      	mov	r0, r7
 800be12:	b011      	add	sp, #68	@ 0x44
 800be14:	ecbd 8b02 	vpop	{d8}
 800be18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be1c:	9b05      	ldr	r3, [sp, #20]
 800be1e:	2b01      	cmp	r3, #1
 800be20:	f77f ae29 	ble.w	800ba76 <_dtoa_r+0x6ae>
 800be24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be26:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be28:	2001      	movs	r0, #1
 800be2a:	e649      	b.n	800bac0 <_dtoa_r+0x6f8>
 800be2c:	f1bb 0f00 	cmp.w	fp, #0
 800be30:	f77f aed5 	ble.w	800bbde <_dtoa_r+0x816>
 800be34:	463d      	mov	r5, r7
 800be36:	9801      	ldr	r0, [sp, #4]
 800be38:	4631      	mov	r1, r6
 800be3a:	f7ff fa3a 	bl	800b2b2 <quorem>
 800be3e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800be42:	f805 ab01 	strb.w	sl, [r5], #1
 800be46:	1bea      	subs	r2, r5, r7
 800be48:	4593      	cmp	fp, r2
 800be4a:	ddb1      	ble.n	800bdb0 <_dtoa_r+0x9e8>
 800be4c:	9901      	ldr	r1, [sp, #4]
 800be4e:	2300      	movs	r3, #0
 800be50:	220a      	movs	r2, #10
 800be52:	4648      	mov	r0, r9
 800be54:	f000 f966 	bl	800c124 <__multadd>
 800be58:	9001      	str	r0, [sp, #4]
 800be5a:	e7ec      	b.n	800be36 <_dtoa_r+0xa6e>
 800be5c:	0800e452 	.word	0x0800e452
 800be60:	0800e3ac 	.word	0x0800e3ac

0800be64 <_free_r>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	4605      	mov	r5, r0
 800be68:	2900      	cmp	r1, #0
 800be6a:	d041      	beq.n	800bef0 <_free_r+0x8c>
 800be6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be70:	1f0c      	subs	r4, r1, #4
 800be72:	2b00      	cmp	r3, #0
 800be74:	bfb8      	it	lt
 800be76:	18e4      	addlt	r4, r4, r3
 800be78:	f000 f8e8 	bl	800c04c <__malloc_lock>
 800be7c:	4a1d      	ldr	r2, [pc, #116]	@ (800bef4 <_free_r+0x90>)
 800be7e:	6813      	ldr	r3, [r2, #0]
 800be80:	b933      	cbnz	r3, 800be90 <_free_r+0x2c>
 800be82:	6063      	str	r3, [r4, #4]
 800be84:	6014      	str	r4, [r2, #0]
 800be86:	4628      	mov	r0, r5
 800be88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be8c:	f000 b8e4 	b.w	800c058 <__malloc_unlock>
 800be90:	42a3      	cmp	r3, r4
 800be92:	d908      	bls.n	800bea6 <_free_r+0x42>
 800be94:	6820      	ldr	r0, [r4, #0]
 800be96:	1821      	adds	r1, r4, r0
 800be98:	428b      	cmp	r3, r1
 800be9a:	bf01      	itttt	eq
 800be9c:	6819      	ldreq	r1, [r3, #0]
 800be9e:	685b      	ldreq	r3, [r3, #4]
 800bea0:	1809      	addeq	r1, r1, r0
 800bea2:	6021      	streq	r1, [r4, #0]
 800bea4:	e7ed      	b.n	800be82 <_free_r+0x1e>
 800bea6:	461a      	mov	r2, r3
 800bea8:	685b      	ldr	r3, [r3, #4]
 800beaa:	b10b      	cbz	r3, 800beb0 <_free_r+0x4c>
 800beac:	42a3      	cmp	r3, r4
 800beae:	d9fa      	bls.n	800bea6 <_free_r+0x42>
 800beb0:	6811      	ldr	r1, [r2, #0]
 800beb2:	1850      	adds	r0, r2, r1
 800beb4:	42a0      	cmp	r0, r4
 800beb6:	d10b      	bne.n	800bed0 <_free_r+0x6c>
 800beb8:	6820      	ldr	r0, [r4, #0]
 800beba:	4401      	add	r1, r0
 800bebc:	1850      	adds	r0, r2, r1
 800bebe:	4283      	cmp	r3, r0
 800bec0:	6011      	str	r1, [r2, #0]
 800bec2:	d1e0      	bne.n	800be86 <_free_r+0x22>
 800bec4:	6818      	ldr	r0, [r3, #0]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	6053      	str	r3, [r2, #4]
 800beca:	4408      	add	r0, r1
 800becc:	6010      	str	r0, [r2, #0]
 800bece:	e7da      	b.n	800be86 <_free_r+0x22>
 800bed0:	d902      	bls.n	800bed8 <_free_r+0x74>
 800bed2:	230c      	movs	r3, #12
 800bed4:	602b      	str	r3, [r5, #0]
 800bed6:	e7d6      	b.n	800be86 <_free_r+0x22>
 800bed8:	6820      	ldr	r0, [r4, #0]
 800beda:	1821      	adds	r1, r4, r0
 800bedc:	428b      	cmp	r3, r1
 800bede:	bf04      	itt	eq
 800bee0:	6819      	ldreq	r1, [r3, #0]
 800bee2:	685b      	ldreq	r3, [r3, #4]
 800bee4:	6063      	str	r3, [r4, #4]
 800bee6:	bf04      	itt	eq
 800bee8:	1809      	addeq	r1, r1, r0
 800beea:	6021      	streq	r1, [r4, #0]
 800beec:	6054      	str	r4, [r2, #4]
 800beee:	e7ca      	b.n	800be86 <_free_r+0x22>
 800bef0:	bd38      	pop	{r3, r4, r5, pc}
 800bef2:	bf00      	nop
 800bef4:	20003568 	.word	0x20003568

0800bef8 <malloc>:
 800bef8:	4b02      	ldr	r3, [pc, #8]	@ (800bf04 <malloc+0xc>)
 800befa:	4601      	mov	r1, r0
 800befc:	6818      	ldr	r0, [r3, #0]
 800befe:	f000 b825 	b.w	800bf4c <_malloc_r>
 800bf02:	bf00      	nop
 800bf04:	20000124 	.word	0x20000124

0800bf08 <sbrk_aligned>:
 800bf08:	b570      	push	{r4, r5, r6, lr}
 800bf0a:	4e0f      	ldr	r6, [pc, #60]	@ (800bf48 <sbrk_aligned+0x40>)
 800bf0c:	460c      	mov	r4, r1
 800bf0e:	6831      	ldr	r1, [r6, #0]
 800bf10:	4605      	mov	r5, r0
 800bf12:	b911      	cbnz	r1, 800bf1a <sbrk_aligned+0x12>
 800bf14:	f001 f856 	bl	800cfc4 <_sbrk_r>
 800bf18:	6030      	str	r0, [r6, #0]
 800bf1a:	4621      	mov	r1, r4
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	f001 f851 	bl	800cfc4 <_sbrk_r>
 800bf22:	1c43      	adds	r3, r0, #1
 800bf24:	d103      	bne.n	800bf2e <sbrk_aligned+0x26>
 800bf26:	f04f 34ff 	mov.w	r4, #4294967295
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	bd70      	pop	{r4, r5, r6, pc}
 800bf2e:	1cc4      	adds	r4, r0, #3
 800bf30:	f024 0403 	bic.w	r4, r4, #3
 800bf34:	42a0      	cmp	r0, r4
 800bf36:	d0f8      	beq.n	800bf2a <sbrk_aligned+0x22>
 800bf38:	1a21      	subs	r1, r4, r0
 800bf3a:	4628      	mov	r0, r5
 800bf3c:	f001 f842 	bl	800cfc4 <_sbrk_r>
 800bf40:	3001      	adds	r0, #1
 800bf42:	d1f2      	bne.n	800bf2a <sbrk_aligned+0x22>
 800bf44:	e7ef      	b.n	800bf26 <sbrk_aligned+0x1e>
 800bf46:	bf00      	nop
 800bf48:	20003564 	.word	0x20003564

0800bf4c <_malloc_r>:
 800bf4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf50:	1ccd      	adds	r5, r1, #3
 800bf52:	f025 0503 	bic.w	r5, r5, #3
 800bf56:	3508      	adds	r5, #8
 800bf58:	2d0c      	cmp	r5, #12
 800bf5a:	bf38      	it	cc
 800bf5c:	250c      	movcc	r5, #12
 800bf5e:	2d00      	cmp	r5, #0
 800bf60:	4606      	mov	r6, r0
 800bf62:	db01      	blt.n	800bf68 <_malloc_r+0x1c>
 800bf64:	42a9      	cmp	r1, r5
 800bf66:	d904      	bls.n	800bf72 <_malloc_r+0x26>
 800bf68:	230c      	movs	r3, #12
 800bf6a:	6033      	str	r3, [r6, #0]
 800bf6c:	2000      	movs	r0, #0
 800bf6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c048 <_malloc_r+0xfc>
 800bf76:	f000 f869 	bl	800c04c <__malloc_lock>
 800bf7a:	f8d8 3000 	ldr.w	r3, [r8]
 800bf7e:	461c      	mov	r4, r3
 800bf80:	bb44      	cbnz	r4, 800bfd4 <_malloc_r+0x88>
 800bf82:	4629      	mov	r1, r5
 800bf84:	4630      	mov	r0, r6
 800bf86:	f7ff ffbf 	bl	800bf08 <sbrk_aligned>
 800bf8a:	1c43      	adds	r3, r0, #1
 800bf8c:	4604      	mov	r4, r0
 800bf8e:	d158      	bne.n	800c042 <_malloc_r+0xf6>
 800bf90:	f8d8 4000 	ldr.w	r4, [r8]
 800bf94:	4627      	mov	r7, r4
 800bf96:	2f00      	cmp	r7, #0
 800bf98:	d143      	bne.n	800c022 <_malloc_r+0xd6>
 800bf9a:	2c00      	cmp	r4, #0
 800bf9c:	d04b      	beq.n	800c036 <_malloc_r+0xea>
 800bf9e:	6823      	ldr	r3, [r4, #0]
 800bfa0:	4639      	mov	r1, r7
 800bfa2:	4630      	mov	r0, r6
 800bfa4:	eb04 0903 	add.w	r9, r4, r3
 800bfa8:	f001 f80c 	bl	800cfc4 <_sbrk_r>
 800bfac:	4581      	cmp	r9, r0
 800bfae:	d142      	bne.n	800c036 <_malloc_r+0xea>
 800bfb0:	6821      	ldr	r1, [r4, #0]
 800bfb2:	1a6d      	subs	r5, r5, r1
 800bfb4:	4629      	mov	r1, r5
 800bfb6:	4630      	mov	r0, r6
 800bfb8:	f7ff ffa6 	bl	800bf08 <sbrk_aligned>
 800bfbc:	3001      	adds	r0, #1
 800bfbe:	d03a      	beq.n	800c036 <_malloc_r+0xea>
 800bfc0:	6823      	ldr	r3, [r4, #0]
 800bfc2:	442b      	add	r3, r5
 800bfc4:	6023      	str	r3, [r4, #0]
 800bfc6:	f8d8 3000 	ldr.w	r3, [r8]
 800bfca:	685a      	ldr	r2, [r3, #4]
 800bfcc:	bb62      	cbnz	r2, 800c028 <_malloc_r+0xdc>
 800bfce:	f8c8 7000 	str.w	r7, [r8]
 800bfd2:	e00f      	b.n	800bff4 <_malloc_r+0xa8>
 800bfd4:	6822      	ldr	r2, [r4, #0]
 800bfd6:	1b52      	subs	r2, r2, r5
 800bfd8:	d420      	bmi.n	800c01c <_malloc_r+0xd0>
 800bfda:	2a0b      	cmp	r2, #11
 800bfdc:	d917      	bls.n	800c00e <_malloc_r+0xc2>
 800bfde:	1961      	adds	r1, r4, r5
 800bfe0:	42a3      	cmp	r3, r4
 800bfe2:	6025      	str	r5, [r4, #0]
 800bfe4:	bf18      	it	ne
 800bfe6:	6059      	strne	r1, [r3, #4]
 800bfe8:	6863      	ldr	r3, [r4, #4]
 800bfea:	bf08      	it	eq
 800bfec:	f8c8 1000 	streq.w	r1, [r8]
 800bff0:	5162      	str	r2, [r4, r5]
 800bff2:	604b      	str	r3, [r1, #4]
 800bff4:	4630      	mov	r0, r6
 800bff6:	f000 f82f 	bl	800c058 <__malloc_unlock>
 800bffa:	f104 000b 	add.w	r0, r4, #11
 800bffe:	1d23      	adds	r3, r4, #4
 800c000:	f020 0007 	bic.w	r0, r0, #7
 800c004:	1ac2      	subs	r2, r0, r3
 800c006:	bf1c      	itt	ne
 800c008:	1a1b      	subne	r3, r3, r0
 800c00a:	50a3      	strne	r3, [r4, r2]
 800c00c:	e7af      	b.n	800bf6e <_malloc_r+0x22>
 800c00e:	6862      	ldr	r2, [r4, #4]
 800c010:	42a3      	cmp	r3, r4
 800c012:	bf0c      	ite	eq
 800c014:	f8c8 2000 	streq.w	r2, [r8]
 800c018:	605a      	strne	r2, [r3, #4]
 800c01a:	e7eb      	b.n	800bff4 <_malloc_r+0xa8>
 800c01c:	4623      	mov	r3, r4
 800c01e:	6864      	ldr	r4, [r4, #4]
 800c020:	e7ae      	b.n	800bf80 <_malloc_r+0x34>
 800c022:	463c      	mov	r4, r7
 800c024:	687f      	ldr	r7, [r7, #4]
 800c026:	e7b6      	b.n	800bf96 <_malloc_r+0x4a>
 800c028:	461a      	mov	r2, r3
 800c02a:	685b      	ldr	r3, [r3, #4]
 800c02c:	42a3      	cmp	r3, r4
 800c02e:	d1fb      	bne.n	800c028 <_malloc_r+0xdc>
 800c030:	2300      	movs	r3, #0
 800c032:	6053      	str	r3, [r2, #4]
 800c034:	e7de      	b.n	800bff4 <_malloc_r+0xa8>
 800c036:	230c      	movs	r3, #12
 800c038:	6033      	str	r3, [r6, #0]
 800c03a:	4630      	mov	r0, r6
 800c03c:	f000 f80c 	bl	800c058 <__malloc_unlock>
 800c040:	e794      	b.n	800bf6c <_malloc_r+0x20>
 800c042:	6005      	str	r5, [r0, #0]
 800c044:	e7d6      	b.n	800bff4 <_malloc_r+0xa8>
 800c046:	bf00      	nop
 800c048:	20003568 	.word	0x20003568

0800c04c <__malloc_lock>:
 800c04c:	4801      	ldr	r0, [pc, #4]	@ (800c054 <__malloc_lock+0x8>)
 800c04e:	f7ff b920 	b.w	800b292 <__retarget_lock_acquire_recursive>
 800c052:	bf00      	nop
 800c054:	20003560 	.word	0x20003560

0800c058 <__malloc_unlock>:
 800c058:	4801      	ldr	r0, [pc, #4]	@ (800c060 <__malloc_unlock+0x8>)
 800c05a:	f7ff b91b 	b.w	800b294 <__retarget_lock_release_recursive>
 800c05e:	bf00      	nop
 800c060:	20003560 	.word	0x20003560

0800c064 <_Balloc>:
 800c064:	b570      	push	{r4, r5, r6, lr}
 800c066:	69c4      	ldr	r4, [r0, #28]
 800c068:	4605      	mov	r5, r0
 800c06a:	460e      	mov	r6, r1
 800c06c:	b984      	cbnz	r4, 800c090 <_Balloc+0x2c>
 800c06e:	2010      	movs	r0, #16
 800c070:	f7ff ff42 	bl	800bef8 <malloc>
 800c074:	4604      	mov	r4, r0
 800c076:	61e8      	str	r0, [r5, #28]
 800c078:	b928      	cbnz	r0, 800c086 <_Balloc+0x22>
 800c07a:	4602      	mov	r2, r0
 800c07c:	4b16      	ldr	r3, [pc, #88]	@ (800c0d8 <_Balloc+0x74>)
 800c07e:	4817      	ldr	r0, [pc, #92]	@ (800c0dc <_Balloc+0x78>)
 800c080:	216b      	movs	r1, #107	@ 0x6b
 800c082:	f000 ffaf 	bl	800cfe4 <__assert_func>
 800c086:	2300      	movs	r3, #0
 800c088:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800c08c:	6003      	str	r3, [r0, #0]
 800c08e:	60c3      	str	r3, [r0, #12]
 800c090:	68e3      	ldr	r3, [r4, #12]
 800c092:	b953      	cbnz	r3, 800c0aa <_Balloc+0x46>
 800c094:	2221      	movs	r2, #33	@ 0x21
 800c096:	2104      	movs	r1, #4
 800c098:	4628      	mov	r0, r5
 800c09a:	f000 ffc1 	bl	800d020 <_calloc_r>
 800c09e:	69eb      	ldr	r3, [r5, #28]
 800c0a0:	60e0      	str	r0, [r4, #12]
 800c0a2:	68db      	ldr	r3, [r3, #12]
 800c0a4:	b90b      	cbnz	r3, 800c0aa <_Balloc+0x46>
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	bd70      	pop	{r4, r5, r6, pc}
 800c0aa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c0ae:	b130      	cbz	r0, 800c0be <_Balloc+0x5a>
 800c0b0:	6802      	ldr	r2, [r0, #0]
 800c0b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0bc:	e7f4      	b.n	800c0a8 <_Balloc+0x44>
 800c0be:	2101      	movs	r1, #1
 800c0c0:	fa01 f406 	lsl.w	r4, r1, r6
 800c0c4:	1d62      	adds	r2, r4, #5
 800c0c6:	0092      	lsls	r2, r2, #2
 800c0c8:	4628      	mov	r0, r5
 800c0ca:	f000 ffa9 	bl	800d020 <_calloc_r>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	d0e9      	beq.n	800c0a6 <_Balloc+0x42>
 800c0d2:	e9c0 6401 	strd	r6, r4, [r0, #4]
 800c0d6:	e7ee      	b.n	800c0b6 <_Balloc+0x52>
 800c0d8:	0800e3b9 	.word	0x0800e3b9
 800c0dc:	0800e463 	.word	0x0800e463

0800c0e0 <_Bfree>:
 800c0e0:	b570      	push	{r4, r5, r6, lr}
 800c0e2:	69c6      	ldr	r6, [r0, #28]
 800c0e4:	4605      	mov	r5, r0
 800c0e6:	460c      	mov	r4, r1
 800c0e8:	b976      	cbnz	r6, 800c108 <_Bfree+0x28>
 800c0ea:	2010      	movs	r0, #16
 800c0ec:	f7ff ff04 	bl	800bef8 <malloc>
 800c0f0:	4602      	mov	r2, r0
 800c0f2:	61e8      	str	r0, [r5, #28]
 800c0f4:	b920      	cbnz	r0, 800c100 <_Bfree+0x20>
 800c0f6:	4b09      	ldr	r3, [pc, #36]	@ (800c11c <_Bfree+0x3c>)
 800c0f8:	4809      	ldr	r0, [pc, #36]	@ (800c120 <_Bfree+0x40>)
 800c0fa:	218f      	movs	r1, #143	@ 0x8f
 800c0fc:	f000 ff72 	bl	800cfe4 <__assert_func>
 800c100:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c104:	6006      	str	r6, [r0, #0]
 800c106:	60c6      	str	r6, [r0, #12]
 800c108:	b13c      	cbz	r4, 800c11a <_Bfree+0x3a>
 800c10a:	69eb      	ldr	r3, [r5, #28]
 800c10c:	6862      	ldr	r2, [r4, #4]
 800c10e:	68db      	ldr	r3, [r3, #12]
 800c110:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c114:	6021      	str	r1, [r4, #0]
 800c116:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c11a:	bd70      	pop	{r4, r5, r6, pc}
 800c11c:	0800e3b9 	.word	0x0800e3b9
 800c120:	0800e463 	.word	0x0800e463

0800c124 <__multadd>:
 800c124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c128:	690d      	ldr	r5, [r1, #16]
 800c12a:	4607      	mov	r7, r0
 800c12c:	460c      	mov	r4, r1
 800c12e:	461e      	mov	r6, r3
 800c130:	f101 0c14 	add.w	ip, r1, #20
 800c134:	2000      	movs	r0, #0
 800c136:	f8dc 3000 	ldr.w	r3, [ip]
 800c13a:	b299      	uxth	r1, r3
 800c13c:	fb02 6101 	mla	r1, r2, r1, r6
 800c140:	0c1e      	lsrs	r6, r3, #16
 800c142:	0c0b      	lsrs	r3, r1, #16
 800c144:	fb02 3306 	mla	r3, r2, r6, r3
 800c148:	b289      	uxth	r1, r1
 800c14a:	3001      	adds	r0, #1
 800c14c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c150:	4285      	cmp	r5, r0
 800c152:	f84c 1b04 	str.w	r1, [ip], #4
 800c156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c15a:	dcec      	bgt.n	800c136 <__multadd+0x12>
 800c15c:	b30e      	cbz	r6, 800c1a2 <__multadd+0x7e>
 800c15e:	68a3      	ldr	r3, [r4, #8]
 800c160:	42ab      	cmp	r3, r5
 800c162:	dc19      	bgt.n	800c198 <__multadd+0x74>
 800c164:	6861      	ldr	r1, [r4, #4]
 800c166:	4638      	mov	r0, r7
 800c168:	3101      	adds	r1, #1
 800c16a:	f7ff ff7b 	bl	800c064 <_Balloc>
 800c16e:	4680      	mov	r8, r0
 800c170:	b928      	cbnz	r0, 800c17e <__multadd+0x5a>
 800c172:	4602      	mov	r2, r0
 800c174:	4b0c      	ldr	r3, [pc, #48]	@ (800c1a8 <__multadd+0x84>)
 800c176:	480d      	ldr	r0, [pc, #52]	@ (800c1ac <__multadd+0x88>)
 800c178:	21ba      	movs	r1, #186	@ 0xba
 800c17a:	f000 ff33 	bl	800cfe4 <__assert_func>
 800c17e:	6922      	ldr	r2, [r4, #16]
 800c180:	3202      	adds	r2, #2
 800c182:	f104 010c 	add.w	r1, r4, #12
 800c186:	0092      	lsls	r2, r2, #2
 800c188:	300c      	adds	r0, #12
 800c18a:	f7ff f884 	bl	800b296 <memcpy>
 800c18e:	4621      	mov	r1, r4
 800c190:	4638      	mov	r0, r7
 800c192:	f7ff ffa5 	bl	800c0e0 <_Bfree>
 800c196:	4644      	mov	r4, r8
 800c198:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c19c:	3501      	adds	r5, #1
 800c19e:	615e      	str	r6, [r3, #20]
 800c1a0:	6125      	str	r5, [r4, #16]
 800c1a2:	4620      	mov	r0, r4
 800c1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1a8:	0800e452 	.word	0x0800e452
 800c1ac:	0800e463 	.word	0x0800e463

0800c1b0 <__hi0bits>:
 800c1b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	bf36      	itet	cc
 800c1b8:	0403      	lslcc	r3, r0, #16
 800c1ba:	2000      	movcs	r0, #0
 800c1bc:	2010      	movcc	r0, #16
 800c1be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c1c2:	bf3c      	itt	cc
 800c1c4:	021b      	lslcc	r3, r3, #8
 800c1c6:	3008      	addcc	r0, #8
 800c1c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c1cc:	bf3c      	itt	cc
 800c1ce:	011b      	lslcc	r3, r3, #4
 800c1d0:	3004      	addcc	r0, #4
 800c1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1d6:	bf3c      	itt	cc
 800c1d8:	009b      	lslcc	r3, r3, #2
 800c1da:	3002      	addcc	r0, #2
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	db05      	blt.n	800c1ec <__hi0bits+0x3c>
 800c1e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c1e4:	f100 0001 	add.w	r0, r0, #1
 800c1e8:	bf08      	it	eq
 800c1ea:	2020      	moveq	r0, #32
 800c1ec:	4770      	bx	lr

0800c1ee <__lo0bits>:
 800c1ee:	6803      	ldr	r3, [r0, #0]
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	f013 0007 	ands.w	r0, r3, #7
 800c1f6:	d00b      	beq.n	800c210 <__lo0bits+0x22>
 800c1f8:	07d9      	lsls	r1, r3, #31
 800c1fa:	d421      	bmi.n	800c240 <__lo0bits+0x52>
 800c1fc:	0798      	lsls	r0, r3, #30
 800c1fe:	bf49      	itett	mi
 800c200:	085b      	lsrmi	r3, r3, #1
 800c202:	089b      	lsrpl	r3, r3, #2
 800c204:	2001      	movmi	r0, #1
 800c206:	6013      	strmi	r3, [r2, #0]
 800c208:	bf5c      	itt	pl
 800c20a:	6013      	strpl	r3, [r2, #0]
 800c20c:	2002      	movpl	r0, #2
 800c20e:	4770      	bx	lr
 800c210:	b299      	uxth	r1, r3
 800c212:	b909      	cbnz	r1, 800c218 <__lo0bits+0x2a>
 800c214:	0c1b      	lsrs	r3, r3, #16
 800c216:	2010      	movs	r0, #16
 800c218:	b2d9      	uxtb	r1, r3
 800c21a:	b909      	cbnz	r1, 800c220 <__lo0bits+0x32>
 800c21c:	3008      	adds	r0, #8
 800c21e:	0a1b      	lsrs	r3, r3, #8
 800c220:	0719      	lsls	r1, r3, #28
 800c222:	bf04      	itt	eq
 800c224:	091b      	lsreq	r3, r3, #4
 800c226:	3004      	addeq	r0, #4
 800c228:	0799      	lsls	r1, r3, #30
 800c22a:	bf04      	itt	eq
 800c22c:	089b      	lsreq	r3, r3, #2
 800c22e:	3002      	addeq	r0, #2
 800c230:	07d9      	lsls	r1, r3, #31
 800c232:	d403      	bmi.n	800c23c <__lo0bits+0x4e>
 800c234:	085b      	lsrs	r3, r3, #1
 800c236:	f100 0001 	add.w	r0, r0, #1
 800c23a:	d003      	beq.n	800c244 <__lo0bits+0x56>
 800c23c:	6013      	str	r3, [r2, #0]
 800c23e:	4770      	bx	lr
 800c240:	2000      	movs	r0, #0
 800c242:	4770      	bx	lr
 800c244:	2020      	movs	r0, #32
 800c246:	4770      	bx	lr

0800c248 <__i2b>:
 800c248:	b510      	push	{r4, lr}
 800c24a:	460c      	mov	r4, r1
 800c24c:	2101      	movs	r1, #1
 800c24e:	f7ff ff09 	bl	800c064 <_Balloc>
 800c252:	4602      	mov	r2, r0
 800c254:	b928      	cbnz	r0, 800c262 <__i2b+0x1a>
 800c256:	4b05      	ldr	r3, [pc, #20]	@ (800c26c <__i2b+0x24>)
 800c258:	4805      	ldr	r0, [pc, #20]	@ (800c270 <__i2b+0x28>)
 800c25a:	f240 1145 	movw	r1, #325	@ 0x145
 800c25e:	f000 fec1 	bl	800cfe4 <__assert_func>
 800c262:	2301      	movs	r3, #1
 800c264:	6144      	str	r4, [r0, #20]
 800c266:	6103      	str	r3, [r0, #16]
 800c268:	bd10      	pop	{r4, pc}
 800c26a:	bf00      	nop
 800c26c:	0800e452 	.word	0x0800e452
 800c270:	0800e463 	.word	0x0800e463

0800c274 <__multiply>:
 800c274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c278:	f8d1 9010 	ldr.w	r9, [r1, #16]
 800c27c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800c280:	45d1      	cmp	r9, sl
 800c282:	b085      	sub	sp, #20
 800c284:	4688      	mov	r8, r1
 800c286:	4614      	mov	r4, r2
 800c288:	db04      	blt.n	800c294 <__multiply+0x20>
 800c28a:	4653      	mov	r3, sl
 800c28c:	460c      	mov	r4, r1
 800c28e:	46ca      	mov	sl, r9
 800c290:	4690      	mov	r8, r2
 800c292:	4699      	mov	r9, r3
 800c294:	68a3      	ldr	r3, [r4, #8]
 800c296:	6861      	ldr	r1, [r4, #4]
 800c298:	eb0a 0609 	add.w	r6, sl, r9
 800c29c:	42b3      	cmp	r3, r6
 800c29e:	bfb8      	it	lt
 800c2a0:	3101      	addlt	r1, #1
 800c2a2:	f7ff fedf 	bl	800c064 <_Balloc>
 800c2a6:	b930      	cbnz	r0, 800c2b6 <__multiply+0x42>
 800c2a8:	4602      	mov	r2, r0
 800c2aa:	4b45      	ldr	r3, [pc, #276]	@ (800c3c0 <__multiply+0x14c>)
 800c2ac:	4845      	ldr	r0, [pc, #276]	@ (800c3c4 <__multiply+0x150>)
 800c2ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c2b2:	f000 fe97 	bl	800cfe4 <__assert_func>
 800c2b6:	f100 0514 	add.w	r5, r0, #20
 800c2ba:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 800c2be:	462b      	mov	r3, r5
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	42bb      	cmp	r3, r7
 800c2c4:	d31f      	bcc.n	800c306 <__multiply+0x92>
 800c2c6:	f104 0c14 	add.w	ip, r4, #20
 800c2ca:	f108 0114 	add.w	r1, r8, #20
 800c2ce:	eb0c 038a 	add.w	r3, ip, sl, lsl #2
 800c2d2:	eb01 0289 	add.w	r2, r1, r9, lsl #2
 800c2d6:	9202      	str	r2, [sp, #8]
 800c2d8:	1b1a      	subs	r2, r3, r4
 800c2da:	3a15      	subs	r2, #21
 800c2dc:	f022 0203 	bic.w	r2, r2, #3
 800c2e0:	3415      	adds	r4, #21
 800c2e2:	429c      	cmp	r4, r3
 800c2e4:	bf88      	it	hi
 800c2e6:	2200      	movhi	r2, #0
 800c2e8:	9201      	str	r2, [sp, #4]
 800c2ea:	9a02      	ldr	r2, [sp, #8]
 800c2ec:	9103      	str	r1, [sp, #12]
 800c2ee:	428a      	cmp	r2, r1
 800c2f0:	d80c      	bhi.n	800c30c <__multiply+0x98>
 800c2f2:	2e00      	cmp	r6, #0
 800c2f4:	dd03      	ble.n	800c2fe <__multiply+0x8a>
 800c2f6:	f857 3d04 	ldr.w	r3, [r7, #-4]!
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d05d      	beq.n	800c3ba <__multiply+0x146>
 800c2fe:	6106      	str	r6, [r0, #16]
 800c300:	b005      	add	sp, #20
 800c302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c306:	f843 2b04 	str.w	r2, [r3], #4
 800c30a:	e7da      	b.n	800c2c2 <__multiply+0x4e>
 800c30c:	f8b1 a000 	ldrh.w	sl, [r1]
 800c310:	f1ba 0f00 	cmp.w	sl, #0
 800c314:	d024      	beq.n	800c360 <__multiply+0xec>
 800c316:	46e0      	mov	r8, ip
 800c318:	46a9      	mov	r9, r5
 800c31a:	f04f 0e00 	mov.w	lr, #0
 800c31e:	f858 2b04 	ldr.w	r2, [r8], #4
 800c322:	f8d9 4000 	ldr.w	r4, [r9]
 800c326:	fa1f fb82 	uxth.w	fp, r2
 800c32a:	b2a4      	uxth	r4, r4
 800c32c:	fb0a 440b 	mla	r4, sl, fp, r4
 800c330:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c334:	f8d9 2000 	ldr.w	r2, [r9]
 800c338:	4474      	add	r4, lr
 800c33a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c33e:	fb0a e20b 	mla	r2, sl, fp, lr
 800c342:	eb02 4214 	add.w	r2, r2, r4, lsr #16
 800c346:	b2a4      	uxth	r4, r4
 800c348:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c34c:	4543      	cmp	r3, r8
 800c34e:	f849 4b04 	str.w	r4, [r9], #4
 800c352:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c356:	d8e2      	bhi.n	800c31e <__multiply+0xaa>
 800c358:	9a01      	ldr	r2, [sp, #4]
 800c35a:	18aa      	adds	r2, r5, r2
 800c35c:	f8c2 e004 	str.w	lr, [r2, #4]
 800c360:	9a03      	ldr	r2, [sp, #12]
 800c362:	f8b2 8002 	ldrh.w	r8, [r2, #2]
 800c366:	3104      	adds	r1, #4
 800c368:	f1b8 0f00 	cmp.w	r8, #0
 800c36c:	d023      	beq.n	800c3b6 <__multiply+0x142>
 800c36e:	682a      	ldr	r2, [r5, #0]
 800c370:	46e6      	mov	lr, ip
 800c372:	4691      	mov	r9, r2
 800c374:	46aa      	mov	sl, r5
 800c376:	f04f 0b00 	mov.w	fp, #0
 800c37a:	f8be 4000 	ldrh.w	r4, [lr]
 800c37e:	fb08 b404 	mla	r4, r8, r4, fp
 800c382:	eb04 4419 	add.w	r4, r4, r9, lsr #16
 800c386:	b292      	uxth	r2, r2
 800c388:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c38c:	f84a 2b04 	str.w	r2, [sl], #4
 800c390:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c394:	f8da 9000 	ldr.w	r9, [sl]
 800c398:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c39c:	fa1f f289 	uxth.w	r2, r9
 800c3a0:	fb08 220b 	mla	r2, r8, fp, r2
 800c3a4:	eb02 4214 	add.w	r2, r2, r4, lsr #16
 800c3a8:	4573      	cmp	r3, lr
 800c3aa:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c3ae:	d8e4      	bhi.n	800c37a <__multiply+0x106>
 800c3b0:	9c01      	ldr	r4, [sp, #4]
 800c3b2:	192c      	adds	r4, r5, r4
 800c3b4:	6062      	str	r2, [r4, #4]
 800c3b6:	3504      	adds	r5, #4
 800c3b8:	e797      	b.n	800c2ea <__multiply+0x76>
 800c3ba:	3e01      	subs	r6, #1
 800c3bc:	e799      	b.n	800c2f2 <__multiply+0x7e>
 800c3be:	bf00      	nop
 800c3c0:	0800e452 	.word	0x0800e452
 800c3c4:	0800e463 	.word	0x0800e463

0800c3c8 <__pow5mult>:
 800c3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3cc:	4617      	mov	r7, r2
 800c3ce:	f012 0203 	ands.w	r2, r2, #3
 800c3d2:	4680      	mov	r8, r0
 800c3d4:	460d      	mov	r5, r1
 800c3d6:	d007      	beq.n	800c3e8 <__pow5mult+0x20>
 800c3d8:	4c26      	ldr	r4, [pc, #152]	@ (800c474 <__pow5mult+0xac>)
 800c3da:	3a01      	subs	r2, #1
 800c3dc:	2300      	movs	r3, #0
 800c3de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3e2:	f7ff fe9f 	bl	800c124 <__multadd>
 800c3e6:	4605      	mov	r5, r0
 800c3e8:	10bf      	asrs	r7, r7, #2
 800c3ea:	d03f      	beq.n	800c46c <__pow5mult+0xa4>
 800c3ec:	f8d8 401c 	ldr.w	r4, [r8, #28]
 800c3f0:	b994      	cbnz	r4, 800c418 <__pow5mult+0x50>
 800c3f2:	2010      	movs	r0, #16
 800c3f4:	f7ff fd80 	bl	800bef8 <malloc>
 800c3f8:	4604      	mov	r4, r0
 800c3fa:	f8c8 001c 	str.w	r0, [r8, #28]
 800c3fe:	b930      	cbnz	r0, 800c40e <__pow5mult+0x46>
 800c400:	4602      	mov	r2, r0
 800c402:	4b1d      	ldr	r3, [pc, #116]	@ (800c478 <__pow5mult+0xb0>)
 800c404:	481d      	ldr	r0, [pc, #116]	@ (800c47c <__pow5mult+0xb4>)
 800c406:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c40a:	f000 fdeb 	bl	800cfe4 <__assert_func>
 800c40e:	2300      	movs	r3, #0
 800c410:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800c414:	6003      	str	r3, [r0, #0]
 800c416:	60c3      	str	r3, [r0, #12]
 800c418:	68a6      	ldr	r6, [r4, #8]
 800c41a:	b946      	cbnz	r6, 800c42e <__pow5mult+0x66>
 800c41c:	f240 2171 	movw	r1, #625	@ 0x271
 800c420:	4640      	mov	r0, r8
 800c422:	f7ff ff11 	bl	800c248 <__i2b>
 800c426:	2300      	movs	r3, #0
 800c428:	60a0      	str	r0, [r4, #8]
 800c42a:	4606      	mov	r6, r0
 800c42c:	6003      	str	r3, [r0, #0]
 800c42e:	462c      	mov	r4, r5
 800c430:	f04f 0900 	mov.w	r9, #0
 800c434:	f007 0301 	and.w	r3, r7, #1
 800c438:	107f      	asrs	r7, r7, #1
 800c43a:	b153      	cbz	r3, 800c452 <__pow5mult+0x8a>
 800c43c:	4629      	mov	r1, r5
 800c43e:	4632      	mov	r2, r6
 800c440:	4640      	mov	r0, r8
 800c442:	f7ff ff17 	bl	800c274 <__multiply>
 800c446:	4621      	mov	r1, r4
 800c448:	4605      	mov	r5, r0
 800c44a:	4640      	mov	r0, r8
 800c44c:	f7ff fe48 	bl	800c0e0 <_Bfree>
 800c450:	b167      	cbz	r7, 800c46c <__pow5mult+0xa4>
 800c452:	6830      	ldr	r0, [r6, #0]
 800c454:	b938      	cbnz	r0, 800c466 <__pow5mult+0x9e>
 800c456:	4632      	mov	r2, r6
 800c458:	4631      	mov	r1, r6
 800c45a:	4640      	mov	r0, r8
 800c45c:	f7ff ff0a 	bl	800c274 <__multiply>
 800c460:	6030      	str	r0, [r6, #0]
 800c462:	f8c0 9000 	str.w	r9, [r0]
 800c466:	4606      	mov	r6, r0
 800c468:	462c      	mov	r4, r5
 800c46a:	e7e3      	b.n	800c434 <__pow5mult+0x6c>
 800c46c:	4628      	mov	r0, r5
 800c46e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c472:	bf00      	nop
 800c474:	0800e540 	.word	0x0800e540
 800c478:	0800e3b9 	.word	0x0800e3b9
 800c47c:	0800e463 	.word	0x0800e463

0800c480 <__lshift>:
 800c480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c484:	460c      	mov	r4, r1
 800c486:	6849      	ldr	r1, [r1, #4]
 800c488:	6923      	ldr	r3, [r4, #16]
 800c48a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c48e:	68a3      	ldr	r3, [r4, #8]
 800c490:	4607      	mov	r7, r0
 800c492:	4615      	mov	r5, r2
 800c494:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c498:	f108 0901 	add.w	r9, r8, #1
 800c49c:	454b      	cmp	r3, r9
 800c49e:	db0b      	blt.n	800c4b8 <__lshift+0x38>
 800c4a0:	4638      	mov	r0, r7
 800c4a2:	f7ff fddf 	bl	800c064 <_Balloc>
 800c4a6:	4606      	mov	r6, r0
 800c4a8:	b948      	cbnz	r0, 800c4be <__lshift+0x3e>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	4b29      	ldr	r3, [pc, #164]	@ (800c554 <__lshift+0xd4>)
 800c4ae:	482a      	ldr	r0, [pc, #168]	@ (800c558 <__lshift+0xd8>)
 800c4b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c4b4:	f000 fd96 	bl	800cfe4 <__assert_func>
 800c4b8:	3101      	adds	r1, #1
 800c4ba:	005b      	lsls	r3, r3, #1
 800c4bc:	e7ee      	b.n	800c49c <__lshift+0x1c>
 800c4be:	2300      	movs	r3, #0
 800c4c0:	f100 0c14 	add.w	ip, r0, #20
 800c4c4:	f100 0210 	add.w	r2, r0, #16
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	4553      	cmp	r3, sl
 800c4cc:	db35      	blt.n	800c53a <__lshift+0xba>
 800c4ce:	6922      	ldr	r2, [r4, #16]
 800c4d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c4d4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c4d8:	f104 0314 	add.w	r3, r4, #20
 800c4dc:	f015 0e1f 	ands.w	lr, r5, #31
 800c4e0:	4661      	mov	r1, ip
 800c4e2:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800c4e6:	d02c      	beq.n	800c542 <__lshift+0xc2>
 800c4e8:	f1ce 0a20 	rsb	sl, lr, #32
 800c4ec:	2500      	movs	r5, #0
 800c4ee:	6818      	ldr	r0, [r3, #0]
 800c4f0:	468b      	mov	fp, r1
 800c4f2:	fa00 f00e 	lsl.w	r0, r0, lr
 800c4f6:	4328      	orrs	r0, r5
 800c4f8:	f8cb 0000 	str.w	r0, [fp]
 800c4fc:	f853 5b04 	ldr.w	r5, [r3], #4
 800c500:	429a      	cmp	r2, r3
 800c502:	f101 0104 	add.w	r1, r1, #4
 800c506:	fa25 f50a 	lsr.w	r5, r5, sl
 800c50a:	d8f0      	bhi.n	800c4ee <__lshift+0x6e>
 800c50c:	1b13      	subs	r3, r2, r4
 800c50e:	3b15      	subs	r3, #21
 800c510:	f023 0303 	bic.w	r3, r3, #3
 800c514:	f104 0115 	add.w	r1, r4, #21
 800c518:	428a      	cmp	r2, r1
 800c51a:	bf38      	it	cc
 800c51c:	2300      	movcc	r3, #0
 800c51e:	449c      	add	ip, r3
 800c520:	f8cc 5004 	str.w	r5, [ip, #4]
 800c524:	b905      	cbnz	r5, 800c528 <__lshift+0xa8>
 800c526:	46c1      	mov	r9, r8
 800c528:	4638      	mov	r0, r7
 800c52a:	f8c6 9010 	str.w	r9, [r6, #16]
 800c52e:	4621      	mov	r1, r4
 800c530:	f7ff fdd6 	bl	800c0e0 <_Bfree>
 800c534:	4630      	mov	r0, r6
 800c536:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c53a:	f842 1f04 	str.w	r1, [r2, #4]!
 800c53e:	3301      	adds	r3, #1
 800c540:	e7c3      	b.n	800c4ca <__lshift+0x4a>
 800c542:	f853 5b04 	ldr.w	r5, [r3], #4
 800c546:	600d      	str	r5, [r1, #0]
 800c548:	429a      	cmp	r2, r3
 800c54a:	f101 0104 	add.w	r1, r1, #4
 800c54e:	d8f8      	bhi.n	800c542 <__lshift+0xc2>
 800c550:	e7e9      	b.n	800c526 <__lshift+0xa6>
 800c552:	bf00      	nop
 800c554:	0800e452 	.word	0x0800e452
 800c558:	0800e463 	.word	0x0800e463

0800c55c <__mcmp>:
 800c55c:	690a      	ldr	r2, [r1, #16]
 800c55e:	4603      	mov	r3, r0
 800c560:	6900      	ldr	r0, [r0, #16]
 800c562:	1a80      	subs	r0, r0, r2
 800c564:	b530      	push	{r4, r5, lr}
 800c566:	d10e      	bne.n	800c586 <__mcmp+0x2a>
 800c568:	3314      	adds	r3, #20
 800c56a:	3114      	adds	r1, #20
 800c56c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c570:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c574:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c578:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c57c:	4295      	cmp	r5, r2
 800c57e:	d003      	beq.n	800c588 <__mcmp+0x2c>
 800c580:	d205      	bcs.n	800c58e <__mcmp+0x32>
 800c582:	f04f 30ff 	mov.w	r0, #4294967295
 800c586:	bd30      	pop	{r4, r5, pc}
 800c588:	42a3      	cmp	r3, r4
 800c58a:	d3f3      	bcc.n	800c574 <__mcmp+0x18>
 800c58c:	e7fb      	b.n	800c586 <__mcmp+0x2a>
 800c58e:	2001      	movs	r0, #1
 800c590:	e7f9      	b.n	800c586 <__mcmp+0x2a>
	...

0800c594 <__mdiff>:
 800c594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c598:	468a      	mov	sl, r1
 800c59a:	4606      	mov	r6, r0
 800c59c:	4611      	mov	r1, r2
 800c59e:	4650      	mov	r0, sl
 800c5a0:	4614      	mov	r4, r2
 800c5a2:	f7ff ffdb 	bl	800c55c <__mcmp>
 800c5a6:	1e05      	subs	r5, r0, #0
 800c5a8:	d112      	bne.n	800c5d0 <__mdiff+0x3c>
 800c5aa:	4629      	mov	r1, r5
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	f7ff fd59 	bl	800c064 <_Balloc>
 800c5b2:	4602      	mov	r2, r0
 800c5b4:	b928      	cbnz	r0, 800c5c2 <__mdiff+0x2e>
 800c5b6:	4b41      	ldr	r3, [pc, #260]	@ (800c6bc <__mdiff+0x128>)
 800c5b8:	f240 2137 	movw	r1, #567	@ 0x237
 800c5bc:	4840      	ldr	r0, [pc, #256]	@ (800c6c0 <__mdiff+0x12c>)
 800c5be:	f000 fd11 	bl	800cfe4 <__assert_func>
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c5c8:	4610      	mov	r0, r2
 800c5ca:	b003      	add	sp, #12
 800c5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d0:	bfbc      	itt	lt
 800c5d2:	4653      	movlt	r3, sl
 800c5d4:	46a2      	movlt	sl, r4
 800c5d6:	4630      	mov	r0, r6
 800c5d8:	f8da 1004 	ldr.w	r1, [sl, #4]
 800c5dc:	bfba      	itte	lt
 800c5de:	461c      	movlt	r4, r3
 800c5e0:	2501      	movlt	r5, #1
 800c5e2:	2500      	movge	r5, #0
 800c5e4:	f7ff fd3e 	bl	800c064 <_Balloc>
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	b918      	cbnz	r0, 800c5f4 <__mdiff+0x60>
 800c5ec:	4b33      	ldr	r3, [pc, #204]	@ (800c6bc <__mdiff+0x128>)
 800c5ee:	f240 2145 	movw	r1, #581	@ 0x245
 800c5f2:	e7e3      	b.n	800c5bc <__mdiff+0x28>
 800c5f4:	f8da 7010 	ldr.w	r7, [sl, #16]
 800c5f8:	6926      	ldr	r6, [r4, #16]
 800c5fa:	60c5      	str	r5, [r0, #12]
 800c5fc:	f10a 0914 	add.w	r9, sl, #20
 800c600:	f104 0e14 	add.w	lr, r4, #20
 800c604:	f100 0514 	add.w	r5, r0, #20
 800c608:	f10a 0310 	add.w	r3, sl, #16
 800c60c:	eb09 0887 	add.w	r8, r9, r7, lsl #2
 800c610:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c614:	9301      	str	r3, [sp, #4]
 800c616:	46ab      	mov	fp, r5
 800c618:	f04f 0c00 	mov.w	ip, #0
 800c61c:	9b01      	ldr	r3, [sp, #4]
 800c61e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c622:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c626:	9301      	str	r3, [sp, #4]
 800c628:	fa1f f38a 	uxth.w	r3, sl
 800c62c:	4619      	mov	r1, r3
 800c62e:	b283      	uxth	r3, r0
 800c630:	1acb      	subs	r3, r1, r3
 800c632:	0c00      	lsrs	r0, r0, #16
 800c634:	4463      	add	r3, ip
 800c636:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c63a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c63e:	b29b      	uxth	r3, r3
 800c640:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c644:	4576      	cmp	r6, lr
 800c646:	f84b 3b04 	str.w	r3, [fp], #4
 800c64a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c64e:	d8e5      	bhi.n	800c61c <__mdiff+0x88>
 800c650:	1b33      	subs	r3, r6, r4
 800c652:	3b15      	subs	r3, #21
 800c654:	3415      	adds	r4, #21
 800c656:	f023 0303 	bic.w	r3, r3, #3
 800c65a:	42a6      	cmp	r6, r4
 800c65c:	bf38      	it	cc
 800c65e:	2300      	movcc	r3, #0
 800c660:	18e8      	adds	r0, r5, r3
 800c662:	444b      	add	r3, r9
 800c664:	1d1c      	adds	r4, r3, #4
 800c666:	3004      	adds	r0, #4
 800c668:	4626      	mov	r6, r4
 800c66a:	eba5 0509 	sub.w	r5, r5, r9
 800c66e:	4546      	cmp	r6, r8
 800c670:	eb06 0e05 	add.w	lr, r6, r5
 800c674:	d30e      	bcc.n	800c694 <__mdiff+0x100>
 800c676:	f108 0103 	add.w	r1, r8, #3
 800c67a:	1b09      	subs	r1, r1, r4
 800c67c:	f021 0103 	bic.w	r1, r1, #3
 800c680:	3301      	adds	r3, #1
 800c682:	4598      	cmp	r8, r3
 800c684:	bf38      	it	cc
 800c686:	2100      	movcc	r1, #0
 800c688:	4401      	add	r1, r0
 800c68a:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c68e:	b19b      	cbz	r3, 800c6b8 <__mdiff+0x124>
 800c690:	6117      	str	r7, [r2, #16]
 800c692:	e799      	b.n	800c5c8 <__mdiff+0x34>
 800c694:	f856 1b04 	ldr.w	r1, [r6], #4
 800c698:	46e2      	mov	sl, ip
 800c69a:	ea4f 4911 	mov.w	r9, r1, lsr #16
 800c69e:	fa1c fc81 	uxtah	ip, ip, r1
 800c6a2:	4451      	add	r1, sl
 800c6a4:	eb09 492c 	add.w	r9, r9, ip, asr #16
 800c6a8:	b289      	uxth	r1, r1
 800c6aa:	ea41 4109 	orr.w	r1, r1, r9, lsl #16
 800c6ae:	ea4f 4c29 	mov.w	ip, r9, asr #16
 800c6b2:	f8ce 1000 	str.w	r1, [lr]
 800c6b6:	e7da      	b.n	800c66e <__mdiff+0xda>
 800c6b8:	3f01      	subs	r7, #1
 800c6ba:	e7e6      	b.n	800c68a <__mdiff+0xf6>
 800c6bc:	0800e452 	.word	0x0800e452
 800c6c0:	0800e463 	.word	0x0800e463

0800c6c4 <__d2b>:
 800c6c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6c8:	460f      	mov	r7, r1
 800c6ca:	2101      	movs	r1, #1
 800c6cc:	ec59 8b10 	vmov	r8, r9, d0
 800c6d0:	4616      	mov	r6, r2
 800c6d2:	f7ff fcc7 	bl	800c064 <_Balloc>
 800c6d6:	4604      	mov	r4, r0
 800c6d8:	b930      	cbnz	r0, 800c6e8 <__d2b+0x24>
 800c6da:	4602      	mov	r2, r0
 800c6dc:	4b23      	ldr	r3, [pc, #140]	@ (800c76c <__d2b+0xa8>)
 800c6de:	4824      	ldr	r0, [pc, #144]	@ (800c770 <__d2b+0xac>)
 800c6e0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c6e4:	f000 fc7e 	bl	800cfe4 <__assert_func>
 800c6e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6f0:	b10d      	cbz	r5, 800c6f6 <__d2b+0x32>
 800c6f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6f6:	9301      	str	r3, [sp, #4]
 800c6f8:	f1b8 0300 	subs.w	r3, r8, #0
 800c6fc:	d023      	beq.n	800c746 <__d2b+0x82>
 800c6fe:	4668      	mov	r0, sp
 800c700:	9300      	str	r3, [sp, #0]
 800c702:	f7ff fd74 	bl	800c1ee <__lo0bits>
 800c706:	9900      	ldr	r1, [sp, #0]
 800c708:	b1d8      	cbz	r0, 800c742 <__d2b+0x7e>
 800c70a:	9a01      	ldr	r2, [sp, #4]
 800c70c:	f1c0 0320 	rsb	r3, r0, #32
 800c710:	fa02 f303 	lsl.w	r3, r2, r3
 800c714:	430b      	orrs	r3, r1
 800c716:	40c2      	lsrs	r2, r0
 800c718:	6163      	str	r3, [r4, #20]
 800c71a:	9201      	str	r2, [sp, #4]
 800c71c:	9b01      	ldr	r3, [sp, #4]
 800c71e:	61a3      	str	r3, [r4, #24]
 800c720:	2b00      	cmp	r3, #0
 800c722:	bf0c      	ite	eq
 800c724:	2201      	moveq	r2, #1
 800c726:	2202      	movne	r2, #2
 800c728:	6122      	str	r2, [r4, #16]
 800c72a:	b1a5      	cbz	r5, 800c756 <__d2b+0x92>
 800c72c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c730:	4405      	add	r5, r0
 800c732:	603d      	str	r5, [r7, #0]
 800c734:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c738:	6030      	str	r0, [r6, #0]
 800c73a:	4620      	mov	r0, r4
 800c73c:	b003      	add	sp, #12
 800c73e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c742:	6161      	str	r1, [r4, #20]
 800c744:	e7ea      	b.n	800c71c <__d2b+0x58>
 800c746:	a801      	add	r0, sp, #4
 800c748:	f7ff fd51 	bl	800c1ee <__lo0bits>
 800c74c:	9b01      	ldr	r3, [sp, #4]
 800c74e:	6163      	str	r3, [r4, #20]
 800c750:	3020      	adds	r0, #32
 800c752:	2201      	movs	r2, #1
 800c754:	e7e8      	b.n	800c728 <__d2b+0x64>
 800c756:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c75a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c75e:	6038      	str	r0, [r7, #0]
 800c760:	6918      	ldr	r0, [r3, #16]
 800c762:	f7ff fd25 	bl	800c1b0 <__hi0bits>
 800c766:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c76a:	e7e5      	b.n	800c738 <__d2b+0x74>
 800c76c:	0800e452 	.word	0x0800e452
 800c770:	0800e463 	.word	0x0800e463

0800c774 <__ssputs_r>:
 800c774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c778:	688e      	ldr	r6, [r1, #8]
 800c77a:	461f      	mov	r7, r3
 800c77c:	42be      	cmp	r6, r7
 800c77e:	4682      	mov	sl, r0
 800c780:	460c      	mov	r4, r1
 800c782:	4690      	mov	r8, r2
 800c784:	4633      	mov	r3, r6
 800c786:	d853      	bhi.n	800c830 <__ssputs_r+0xbc>
 800c788:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800c78c:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 800c790:	d02b      	beq.n	800c7ea <__ssputs_r+0x76>
 800c792:	6965      	ldr	r5, [r4, #20]
 800c794:	6823      	ldr	r3, [r4, #0]
 800c796:	6909      	ldr	r1, [r1, #16]
 800c798:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c79c:	eba3 0901 	sub.w	r9, r3, r1
 800c7a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7a4:	1c7b      	adds	r3, r7, #1
 800c7a6:	106d      	asrs	r5, r5, #1
 800c7a8:	444b      	add	r3, r9
 800c7aa:	42ab      	cmp	r3, r5
 800c7ac:	462a      	mov	r2, r5
 800c7ae:	bf84      	itt	hi
 800c7b0:	461d      	movhi	r5, r3
 800c7b2:	462a      	movhi	r2, r5
 800c7b4:	0543      	lsls	r3, r0, #21
 800c7b6:	d527      	bpl.n	800c808 <__ssputs_r+0x94>
 800c7b8:	4611      	mov	r1, r2
 800c7ba:	4650      	mov	r0, sl
 800c7bc:	f7ff fbc6 	bl	800bf4c <_malloc_r>
 800c7c0:	4606      	mov	r6, r0
 800c7c2:	b358      	cbz	r0, 800c81c <__ssputs_r+0xa8>
 800c7c4:	6921      	ldr	r1, [r4, #16]
 800c7c6:	464a      	mov	r2, r9
 800c7c8:	f7fe fd65 	bl	800b296 <memcpy>
 800c7cc:	89a3      	ldrh	r3, [r4, #12]
 800c7ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c7d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7d6:	81a3      	strh	r3, [r4, #12]
 800c7d8:	6126      	str	r6, [r4, #16]
 800c7da:	6165      	str	r5, [r4, #20]
 800c7dc:	444e      	add	r6, r9
 800c7de:	eba5 0509 	sub.w	r5, r5, r9
 800c7e2:	6026      	str	r6, [r4, #0]
 800c7e4:	60a5      	str	r5, [r4, #8]
 800c7e6:	463e      	mov	r6, r7
 800c7e8:	463b      	mov	r3, r7
 800c7ea:	461f      	mov	r7, r3
 800c7ec:	6820      	ldr	r0, [r4, #0]
 800c7ee:	463a      	mov	r2, r7
 800c7f0:	4641      	mov	r1, r8
 800c7f2:	f000 fbcd 	bl	800cf90 <memmove>
 800c7f6:	68a3      	ldr	r3, [r4, #8]
 800c7f8:	1b9b      	subs	r3, r3, r6
 800c7fa:	60a3      	str	r3, [r4, #8]
 800c7fc:	6823      	ldr	r3, [r4, #0]
 800c7fe:	443b      	add	r3, r7
 800c800:	6023      	str	r3, [r4, #0]
 800c802:	2000      	movs	r0, #0
 800c804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c808:	4650      	mov	r0, sl
 800c80a:	f000 fc2f 	bl	800d06c <_realloc_r>
 800c80e:	4606      	mov	r6, r0
 800c810:	2800      	cmp	r0, #0
 800c812:	d1e1      	bne.n	800c7d8 <__ssputs_r+0x64>
 800c814:	6921      	ldr	r1, [r4, #16]
 800c816:	4650      	mov	r0, sl
 800c818:	f7ff fb24 	bl	800be64 <_free_r>
 800c81c:	230c      	movs	r3, #12
 800c81e:	f8ca 3000 	str.w	r3, [sl]
 800c822:	89a3      	ldrh	r3, [r4, #12]
 800c824:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c828:	81a3      	strh	r3, [r4, #12]
 800c82a:	f04f 30ff 	mov.w	r0, #4294967295
 800c82e:	e7e9      	b.n	800c804 <__ssputs_r+0x90>
 800c830:	463e      	mov	r6, r7
 800c832:	e7db      	b.n	800c7ec <__ssputs_r+0x78>

0800c834 <_svfiprintf_r>:
 800c834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c838:	4698      	mov	r8, r3
 800c83a:	898b      	ldrh	r3, [r1, #12]
 800c83c:	061b      	lsls	r3, r3, #24
 800c83e:	b09d      	sub	sp, #116	@ 0x74
 800c840:	4607      	mov	r7, r0
 800c842:	460d      	mov	r5, r1
 800c844:	4614      	mov	r4, r2
 800c846:	d510      	bpl.n	800c86a <_svfiprintf_r+0x36>
 800c848:	690b      	ldr	r3, [r1, #16]
 800c84a:	b973      	cbnz	r3, 800c86a <_svfiprintf_r+0x36>
 800c84c:	2140      	movs	r1, #64	@ 0x40
 800c84e:	f7ff fb7d 	bl	800bf4c <_malloc_r>
 800c852:	6028      	str	r0, [r5, #0]
 800c854:	6128      	str	r0, [r5, #16]
 800c856:	b930      	cbnz	r0, 800c866 <_svfiprintf_r+0x32>
 800c858:	230c      	movs	r3, #12
 800c85a:	603b      	str	r3, [r7, #0]
 800c85c:	f04f 30ff 	mov.w	r0, #4294967295
 800c860:	b01d      	add	sp, #116	@ 0x74
 800c862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c866:	2340      	movs	r3, #64	@ 0x40
 800c868:	616b      	str	r3, [r5, #20]
 800c86a:	2300      	movs	r3, #0
 800c86c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c86e:	2320      	movs	r3, #32
 800c870:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c874:	f8cd 800c 	str.w	r8, [sp, #12]
 800c878:	2330      	movs	r3, #48	@ 0x30
 800c87a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ca18 <_svfiprintf_r+0x1e4>
 800c87e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c882:	f04f 0901 	mov.w	r9, #1
 800c886:	4623      	mov	r3, r4
 800c888:	469a      	mov	sl, r3
 800c88a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c88e:	b10a      	cbz	r2, 800c894 <_svfiprintf_r+0x60>
 800c890:	2a25      	cmp	r2, #37	@ 0x25
 800c892:	d1f9      	bne.n	800c888 <_svfiprintf_r+0x54>
 800c894:	ebba 0b04 	subs.w	fp, sl, r4
 800c898:	d00b      	beq.n	800c8b2 <_svfiprintf_r+0x7e>
 800c89a:	465b      	mov	r3, fp
 800c89c:	4622      	mov	r2, r4
 800c89e:	4629      	mov	r1, r5
 800c8a0:	4638      	mov	r0, r7
 800c8a2:	f7ff ff67 	bl	800c774 <__ssputs_r>
 800c8a6:	3001      	adds	r0, #1
 800c8a8:	f000 80a7 	beq.w	800c9fa <_svfiprintf_r+0x1c6>
 800c8ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8ae:	445a      	add	r2, fp
 800c8b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8b2:	f89a 3000 	ldrb.w	r3, [sl]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	f000 809f 	beq.w	800c9fa <_svfiprintf_r+0x1c6>
 800c8bc:	2300      	movs	r3, #0
 800c8be:	f04f 32ff 	mov.w	r2, #4294967295
 800c8c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8c6:	f10a 0a01 	add.w	sl, sl, #1
 800c8ca:	9304      	str	r3, [sp, #16]
 800c8cc:	9307      	str	r3, [sp, #28]
 800c8ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c8d2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8d4:	4654      	mov	r4, sl
 800c8d6:	2205      	movs	r2, #5
 800c8d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8dc:	484e      	ldr	r0, [pc, #312]	@ (800ca18 <_svfiprintf_r+0x1e4>)
 800c8de:	f7f3 fcdf 	bl	80002a0 <memchr>
 800c8e2:	9a04      	ldr	r2, [sp, #16]
 800c8e4:	b9d8      	cbnz	r0, 800c91e <_svfiprintf_r+0xea>
 800c8e6:	06d0      	lsls	r0, r2, #27
 800c8e8:	bf44      	itt	mi
 800c8ea:	2320      	movmi	r3, #32
 800c8ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8f0:	0711      	lsls	r1, r2, #28
 800c8f2:	bf44      	itt	mi
 800c8f4:	232b      	movmi	r3, #43	@ 0x2b
 800c8f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8fa:	f89a 3000 	ldrb.w	r3, [sl]
 800c8fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800c900:	d015      	beq.n	800c92e <_svfiprintf_r+0xfa>
 800c902:	9a07      	ldr	r2, [sp, #28]
 800c904:	4654      	mov	r4, sl
 800c906:	2000      	movs	r0, #0
 800c908:	f04f 0c0a 	mov.w	ip, #10
 800c90c:	4621      	mov	r1, r4
 800c90e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c912:	3b30      	subs	r3, #48	@ 0x30
 800c914:	2b09      	cmp	r3, #9
 800c916:	d94b      	bls.n	800c9b0 <_svfiprintf_r+0x17c>
 800c918:	b1b0      	cbz	r0, 800c948 <_svfiprintf_r+0x114>
 800c91a:	9207      	str	r2, [sp, #28]
 800c91c:	e014      	b.n	800c948 <_svfiprintf_r+0x114>
 800c91e:	eba0 0308 	sub.w	r3, r0, r8
 800c922:	fa09 f303 	lsl.w	r3, r9, r3
 800c926:	4313      	orrs	r3, r2
 800c928:	9304      	str	r3, [sp, #16]
 800c92a:	46a2      	mov	sl, r4
 800c92c:	e7d2      	b.n	800c8d4 <_svfiprintf_r+0xa0>
 800c92e:	9b03      	ldr	r3, [sp, #12]
 800c930:	1d19      	adds	r1, r3, #4
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	9103      	str	r1, [sp, #12]
 800c936:	2b00      	cmp	r3, #0
 800c938:	bfbb      	ittet	lt
 800c93a:	425b      	neglt	r3, r3
 800c93c:	f042 0202 	orrlt.w	r2, r2, #2
 800c940:	9307      	strge	r3, [sp, #28]
 800c942:	9307      	strlt	r3, [sp, #28]
 800c944:	bfb8      	it	lt
 800c946:	9204      	strlt	r2, [sp, #16]
 800c948:	7823      	ldrb	r3, [r4, #0]
 800c94a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c94c:	d10a      	bne.n	800c964 <_svfiprintf_r+0x130>
 800c94e:	7863      	ldrb	r3, [r4, #1]
 800c950:	2b2a      	cmp	r3, #42	@ 0x2a
 800c952:	d132      	bne.n	800c9ba <_svfiprintf_r+0x186>
 800c954:	9b03      	ldr	r3, [sp, #12]
 800c956:	1d1a      	adds	r2, r3, #4
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	9203      	str	r2, [sp, #12]
 800c95c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c960:	3402      	adds	r4, #2
 800c962:	9305      	str	r3, [sp, #20]
 800c964:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ca28 <_svfiprintf_r+0x1f4>
 800c968:	7821      	ldrb	r1, [r4, #0]
 800c96a:	2203      	movs	r2, #3
 800c96c:	4650      	mov	r0, sl
 800c96e:	f7f3 fc97 	bl	80002a0 <memchr>
 800c972:	b138      	cbz	r0, 800c984 <_svfiprintf_r+0x150>
 800c974:	9b04      	ldr	r3, [sp, #16]
 800c976:	eba0 000a 	sub.w	r0, r0, sl
 800c97a:	2240      	movs	r2, #64	@ 0x40
 800c97c:	4082      	lsls	r2, r0
 800c97e:	4313      	orrs	r3, r2
 800c980:	3401      	adds	r4, #1
 800c982:	9304      	str	r3, [sp, #16]
 800c984:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c988:	4824      	ldr	r0, [pc, #144]	@ (800ca1c <_svfiprintf_r+0x1e8>)
 800c98a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c98e:	2206      	movs	r2, #6
 800c990:	f7f3 fc86 	bl	80002a0 <memchr>
 800c994:	2800      	cmp	r0, #0
 800c996:	d036      	beq.n	800ca06 <_svfiprintf_r+0x1d2>
 800c998:	4b21      	ldr	r3, [pc, #132]	@ (800ca20 <_svfiprintf_r+0x1ec>)
 800c99a:	bb1b      	cbnz	r3, 800c9e4 <_svfiprintf_r+0x1b0>
 800c99c:	9b03      	ldr	r3, [sp, #12]
 800c99e:	3307      	adds	r3, #7
 800c9a0:	f023 0307 	bic.w	r3, r3, #7
 800c9a4:	3308      	adds	r3, #8
 800c9a6:	9303      	str	r3, [sp, #12]
 800c9a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9aa:	4433      	add	r3, r6
 800c9ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ae:	e76a      	b.n	800c886 <_svfiprintf_r+0x52>
 800c9b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9b4:	460c      	mov	r4, r1
 800c9b6:	2001      	movs	r0, #1
 800c9b8:	e7a8      	b.n	800c90c <_svfiprintf_r+0xd8>
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	3401      	adds	r4, #1
 800c9be:	9305      	str	r3, [sp, #20]
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	f04f 0c0a 	mov.w	ip, #10
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9cc:	3a30      	subs	r2, #48	@ 0x30
 800c9ce:	2a09      	cmp	r2, #9
 800c9d0:	d903      	bls.n	800c9da <_svfiprintf_r+0x1a6>
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d0c6      	beq.n	800c964 <_svfiprintf_r+0x130>
 800c9d6:	9105      	str	r1, [sp, #20]
 800c9d8:	e7c4      	b.n	800c964 <_svfiprintf_r+0x130>
 800c9da:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9de:	4604      	mov	r4, r0
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	e7f0      	b.n	800c9c6 <_svfiprintf_r+0x192>
 800c9e4:	ab03      	add	r3, sp, #12
 800c9e6:	9300      	str	r3, [sp, #0]
 800c9e8:	462a      	mov	r2, r5
 800c9ea:	4b0e      	ldr	r3, [pc, #56]	@ (800ca24 <_svfiprintf_r+0x1f0>)
 800c9ec:	a904      	add	r1, sp, #16
 800c9ee:	4638      	mov	r0, r7
 800c9f0:	f7fd feaa 	bl	800a748 <_printf_float>
 800c9f4:	1c42      	adds	r2, r0, #1
 800c9f6:	4606      	mov	r6, r0
 800c9f8:	d1d6      	bne.n	800c9a8 <_svfiprintf_r+0x174>
 800c9fa:	89ab      	ldrh	r3, [r5, #12]
 800c9fc:	065b      	lsls	r3, r3, #25
 800c9fe:	f53f af2d 	bmi.w	800c85c <_svfiprintf_r+0x28>
 800ca02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca04:	e72c      	b.n	800c860 <_svfiprintf_r+0x2c>
 800ca06:	ab03      	add	r3, sp, #12
 800ca08:	9300      	str	r3, [sp, #0]
 800ca0a:	462a      	mov	r2, r5
 800ca0c:	4b05      	ldr	r3, [pc, #20]	@ (800ca24 <_svfiprintf_r+0x1f0>)
 800ca0e:	a904      	add	r1, sp, #16
 800ca10:	4638      	mov	r0, r7
 800ca12:	f7fe f921 	bl	800ac58 <_printf_i>
 800ca16:	e7ed      	b.n	800c9f4 <_svfiprintf_r+0x1c0>
 800ca18:	0800e4e6 	.word	0x0800e4e6
 800ca1c:	0800e4f0 	.word	0x0800e4f0
 800ca20:	0800a749 	.word	0x0800a749
 800ca24:	0800c775 	.word	0x0800c775
 800ca28:	0800e4ec 	.word	0x0800e4ec

0800ca2c <__sfputc_r>:
 800ca2c:	6893      	ldr	r3, [r2, #8]
 800ca2e:	3b01      	subs	r3, #1
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	b410      	push	{r4}
 800ca34:	6093      	str	r3, [r2, #8]
 800ca36:	da08      	bge.n	800ca4a <__sfputc_r+0x1e>
 800ca38:	6994      	ldr	r4, [r2, #24]
 800ca3a:	42a3      	cmp	r3, r4
 800ca3c:	db01      	blt.n	800ca42 <__sfputc_r+0x16>
 800ca3e:	290a      	cmp	r1, #10
 800ca40:	d103      	bne.n	800ca4a <__sfputc_r+0x1e>
 800ca42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca46:	f000 ba11 	b.w	800ce6c <__swbuf_r>
 800ca4a:	6813      	ldr	r3, [r2, #0]
 800ca4c:	1c58      	adds	r0, r3, #1
 800ca4e:	6010      	str	r0, [r2, #0]
 800ca50:	7019      	strb	r1, [r3, #0]
 800ca52:	4608      	mov	r0, r1
 800ca54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca58:	4770      	bx	lr

0800ca5a <__sfputs_r>:
 800ca5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca5c:	4606      	mov	r6, r0
 800ca5e:	460f      	mov	r7, r1
 800ca60:	4614      	mov	r4, r2
 800ca62:	18d5      	adds	r5, r2, r3
 800ca64:	42ac      	cmp	r4, r5
 800ca66:	d101      	bne.n	800ca6c <__sfputs_r+0x12>
 800ca68:	2000      	movs	r0, #0
 800ca6a:	e007      	b.n	800ca7c <__sfputs_r+0x22>
 800ca6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca70:	463a      	mov	r2, r7
 800ca72:	4630      	mov	r0, r6
 800ca74:	f7ff ffda 	bl	800ca2c <__sfputc_r>
 800ca78:	1c43      	adds	r3, r0, #1
 800ca7a:	d1f3      	bne.n	800ca64 <__sfputs_r+0xa>
 800ca7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ca80 <_vfiprintf_r>:
 800ca80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca84:	460d      	mov	r5, r1
 800ca86:	b09d      	sub	sp, #116	@ 0x74
 800ca88:	4614      	mov	r4, r2
 800ca8a:	4698      	mov	r8, r3
 800ca8c:	4606      	mov	r6, r0
 800ca8e:	b118      	cbz	r0, 800ca98 <_vfiprintf_r+0x18>
 800ca90:	6a03      	ldr	r3, [r0, #32]
 800ca92:	b90b      	cbnz	r3, 800ca98 <_vfiprintf_r+0x18>
 800ca94:	f7fe fa8e 	bl	800afb4 <__sinit>
 800ca98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca9a:	07d9      	lsls	r1, r3, #31
 800ca9c:	d405      	bmi.n	800caaa <_vfiprintf_r+0x2a>
 800ca9e:	89ab      	ldrh	r3, [r5, #12]
 800caa0:	059a      	lsls	r2, r3, #22
 800caa2:	d402      	bmi.n	800caaa <_vfiprintf_r+0x2a>
 800caa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800caa6:	f7fe fbf4 	bl	800b292 <__retarget_lock_acquire_recursive>
 800caaa:	89ab      	ldrh	r3, [r5, #12]
 800caac:	071b      	lsls	r3, r3, #28
 800caae:	d501      	bpl.n	800cab4 <_vfiprintf_r+0x34>
 800cab0:	692b      	ldr	r3, [r5, #16]
 800cab2:	b99b      	cbnz	r3, 800cadc <_vfiprintf_r+0x5c>
 800cab4:	4629      	mov	r1, r5
 800cab6:	4630      	mov	r0, r6
 800cab8:	f000 fa16 	bl	800cee8 <__swsetup_r>
 800cabc:	b170      	cbz	r0, 800cadc <_vfiprintf_r+0x5c>
 800cabe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cac0:	07dc      	lsls	r4, r3, #31
 800cac2:	d504      	bpl.n	800cace <_vfiprintf_r+0x4e>
 800cac4:	f04f 30ff 	mov.w	r0, #4294967295
 800cac8:	b01d      	add	sp, #116	@ 0x74
 800caca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cace:	89ab      	ldrh	r3, [r5, #12]
 800cad0:	0598      	lsls	r0, r3, #22
 800cad2:	d4f7      	bmi.n	800cac4 <_vfiprintf_r+0x44>
 800cad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cad6:	f7fe fbdd 	bl	800b294 <__retarget_lock_release_recursive>
 800cada:	e7f3      	b.n	800cac4 <_vfiprintf_r+0x44>
 800cadc:	2300      	movs	r3, #0
 800cade:	9309      	str	r3, [sp, #36]	@ 0x24
 800cae0:	2320      	movs	r3, #32
 800cae2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cae6:	f8cd 800c 	str.w	r8, [sp, #12]
 800caea:	2330      	movs	r3, #48	@ 0x30
 800caec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cc9c <_vfiprintf_r+0x21c>
 800caf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800caf4:	f04f 0901 	mov.w	r9, #1
 800caf8:	4623      	mov	r3, r4
 800cafa:	469a      	mov	sl, r3
 800cafc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb00:	b10a      	cbz	r2, 800cb06 <_vfiprintf_r+0x86>
 800cb02:	2a25      	cmp	r2, #37	@ 0x25
 800cb04:	d1f9      	bne.n	800cafa <_vfiprintf_r+0x7a>
 800cb06:	ebba 0b04 	subs.w	fp, sl, r4
 800cb0a:	d00b      	beq.n	800cb24 <_vfiprintf_r+0xa4>
 800cb0c:	465b      	mov	r3, fp
 800cb0e:	4622      	mov	r2, r4
 800cb10:	4629      	mov	r1, r5
 800cb12:	4630      	mov	r0, r6
 800cb14:	f7ff ffa1 	bl	800ca5a <__sfputs_r>
 800cb18:	3001      	adds	r0, #1
 800cb1a:	f000 80a7 	beq.w	800cc6c <_vfiprintf_r+0x1ec>
 800cb1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb20:	445a      	add	r2, fp
 800cb22:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb24:	f89a 3000 	ldrb.w	r3, [sl]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	f000 809f 	beq.w	800cc6c <_vfiprintf_r+0x1ec>
 800cb2e:	2300      	movs	r3, #0
 800cb30:	f04f 32ff 	mov.w	r2, #4294967295
 800cb34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb38:	f10a 0a01 	add.w	sl, sl, #1
 800cb3c:	9304      	str	r3, [sp, #16]
 800cb3e:	9307      	str	r3, [sp, #28]
 800cb40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb44:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb46:	4654      	mov	r4, sl
 800cb48:	2205      	movs	r2, #5
 800cb4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb4e:	4853      	ldr	r0, [pc, #332]	@ (800cc9c <_vfiprintf_r+0x21c>)
 800cb50:	f7f3 fba6 	bl	80002a0 <memchr>
 800cb54:	9a04      	ldr	r2, [sp, #16]
 800cb56:	b9d8      	cbnz	r0, 800cb90 <_vfiprintf_r+0x110>
 800cb58:	06d1      	lsls	r1, r2, #27
 800cb5a:	bf44      	itt	mi
 800cb5c:	2320      	movmi	r3, #32
 800cb5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb62:	0713      	lsls	r3, r2, #28
 800cb64:	bf44      	itt	mi
 800cb66:	232b      	movmi	r3, #43	@ 0x2b
 800cb68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb6c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb70:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb72:	d015      	beq.n	800cba0 <_vfiprintf_r+0x120>
 800cb74:	9a07      	ldr	r2, [sp, #28]
 800cb76:	4654      	mov	r4, sl
 800cb78:	2000      	movs	r0, #0
 800cb7a:	f04f 0c0a 	mov.w	ip, #10
 800cb7e:	4621      	mov	r1, r4
 800cb80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb84:	3b30      	subs	r3, #48	@ 0x30
 800cb86:	2b09      	cmp	r3, #9
 800cb88:	d94b      	bls.n	800cc22 <_vfiprintf_r+0x1a2>
 800cb8a:	b1b0      	cbz	r0, 800cbba <_vfiprintf_r+0x13a>
 800cb8c:	9207      	str	r2, [sp, #28]
 800cb8e:	e014      	b.n	800cbba <_vfiprintf_r+0x13a>
 800cb90:	eba0 0308 	sub.w	r3, r0, r8
 800cb94:	fa09 f303 	lsl.w	r3, r9, r3
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	9304      	str	r3, [sp, #16]
 800cb9c:	46a2      	mov	sl, r4
 800cb9e:	e7d2      	b.n	800cb46 <_vfiprintf_r+0xc6>
 800cba0:	9b03      	ldr	r3, [sp, #12]
 800cba2:	1d19      	adds	r1, r3, #4
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	9103      	str	r1, [sp, #12]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	bfbb      	ittet	lt
 800cbac:	425b      	neglt	r3, r3
 800cbae:	f042 0202 	orrlt.w	r2, r2, #2
 800cbb2:	9307      	strge	r3, [sp, #28]
 800cbb4:	9307      	strlt	r3, [sp, #28]
 800cbb6:	bfb8      	it	lt
 800cbb8:	9204      	strlt	r2, [sp, #16]
 800cbba:	7823      	ldrb	r3, [r4, #0]
 800cbbc:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbbe:	d10a      	bne.n	800cbd6 <_vfiprintf_r+0x156>
 800cbc0:	7863      	ldrb	r3, [r4, #1]
 800cbc2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbc4:	d132      	bne.n	800cc2c <_vfiprintf_r+0x1ac>
 800cbc6:	9b03      	ldr	r3, [sp, #12]
 800cbc8:	1d1a      	adds	r2, r3, #4
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	9203      	str	r2, [sp, #12]
 800cbce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cbd2:	3402      	adds	r4, #2
 800cbd4:	9305      	str	r3, [sp, #20]
 800cbd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ccac <_vfiprintf_r+0x22c>
 800cbda:	7821      	ldrb	r1, [r4, #0]
 800cbdc:	2203      	movs	r2, #3
 800cbde:	4650      	mov	r0, sl
 800cbe0:	f7f3 fb5e 	bl	80002a0 <memchr>
 800cbe4:	b138      	cbz	r0, 800cbf6 <_vfiprintf_r+0x176>
 800cbe6:	9b04      	ldr	r3, [sp, #16]
 800cbe8:	eba0 000a 	sub.w	r0, r0, sl
 800cbec:	2240      	movs	r2, #64	@ 0x40
 800cbee:	4082      	lsls	r2, r0
 800cbf0:	4313      	orrs	r3, r2
 800cbf2:	3401      	adds	r4, #1
 800cbf4:	9304      	str	r3, [sp, #16]
 800cbf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbfa:	4829      	ldr	r0, [pc, #164]	@ (800cca0 <_vfiprintf_r+0x220>)
 800cbfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc00:	2206      	movs	r2, #6
 800cc02:	f7f3 fb4d 	bl	80002a0 <memchr>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	d03f      	beq.n	800cc8a <_vfiprintf_r+0x20a>
 800cc0a:	4b26      	ldr	r3, [pc, #152]	@ (800cca4 <_vfiprintf_r+0x224>)
 800cc0c:	bb1b      	cbnz	r3, 800cc56 <_vfiprintf_r+0x1d6>
 800cc0e:	9b03      	ldr	r3, [sp, #12]
 800cc10:	3307      	adds	r3, #7
 800cc12:	f023 0307 	bic.w	r3, r3, #7
 800cc16:	3308      	adds	r3, #8
 800cc18:	9303      	str	r3, [sp, #12]
 800cc1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc1c:	443b      	add	r3, r7
 800cc1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc20:	e76a      	b.n	800caf8 <_vfiprintf_r+0x78>
 800cc22:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc26:	460c      	mov	r4, r1
 800cc28:	2001      	movs	r0, #1
 800cc2a:	e7a8      	b.n	800cb7e <_vfiprintf_r+0xfe>
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	3401      	adds	r4, #1
 800cc30:	9305      	str	r3, [sp, #20]
 800cc32:	4619      	mov	r1, r3
 800cc34:	f04f 0c0a 	mov.w	ip, #10
 800cc38:	4620      	mov	r0, r4
 800cc3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc3e:	3a30      	subs	r2, #48	@ 0x30
 800cc40:	2a09      	cmp	r2, #9
 800cc42:	d903      	bls.n	800cc4c <_vfiprintf_r+0x1cc>
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d0c6      	beq.n	800cbd6 <_vfiprintf_r+0x156>
 800cc48:	9105      	str	r1, [sp, #20]
 800cc4a:	e7c4      	b.n	800cbd6 <_vfiprintf_r+0x156>
 800cc4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc50:	4604      	mov	r4, r0
 800cc52:	2301      	movs	r3, #1
 800cc54:	e7f0      	b.n	800cc38 <_vfiprintf_r+0x1b8>
 800cc56:	ab03      	add	r3, sp, #12
 800cc58:	9300      	str	r3, [sp, #0]
 800cc5a:	462a      	mov	r2, r5
 800cc5c:	4b12      	ldr	r3, [pc, #72]	@ (800cca8 <_vfiprintf_r+0x228>)
 800cc5e:	a904      	add	r1, sp, #16
 800cc60:	4630      	mov	r0, r6
 800cc62:	f7fd fd71 	bl	800a748 <_printf_float>
 800cc66:	4607      	mov	r7, r0
 800cc68:	1c78      	adds	r0, r7, #1
 800cc6a:	d1d6      	bne.n	800cc1a <_vfiprintf_r+0x19a>
 800cc6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc6e:	07d9      	lsls	r1, r3, #31
 800cc70:	d405      	bmi.n	800cc7e <_vfiprintf_r+0x1fe>
 800cc72:	89ab      	ldrh	r3, [r5, #12]
 800cc74:	059a      	lsls	r2, r3, #22
 800cc76:	d402      	bmi.n	800cc7e <_vfiprintf_r+0x1fe>
 800cc78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc7a:	f7fe fb0b 	bl	800b294 <__retarget_lock_release_recursive>
 800cc7e:	89ab      	ldrh	r3, [r5, #12]
 800cc80:	065b      	lsls	r3, r3, #25
 800cc82:	f53f af1f 	bmi.w	800cac4 <_vfiprintf_r+0x44>
 800cc86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cc88:	e71e      	b.n	800cac8 <_vfiprintf_r+0x48>
 800cc8a:	ab03      	add	r3, sp, #12
 800cc8c:	9300      	str	r3, [sp, #0]
 800cc8e:	462a      	mov	r2, r5
 800cc90:	4b05      	ldr	r3, [pc, #20]	@ (800cca8 <_vfiprintf_r+0x228>)
 800cc92:	a904      	add	r1, sp, #16
 800cc94:	4630      	mov	r0, r6
 800cc96:	f7fd ffdf 	bl	800ac58 <_printf_i>
 800cc9a:	e7e4      	b.n	800cc66 <_vfiprintf_r+0x1e6>
 800cc9c:	0800e4e6 	.word	0x0800e4e6
 800cca0:	0800e4f0 	.word	0x0800e4f0
 800cca4:	0800a749 	.word	0x0800a749
 800cca8:	0800ca5b 	.word	0x0800ca5b
 800ccac:	0800e4ec 	.word	0x0800e4ec

0800ccb0 <__sflush_r>:
 800ccb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ccb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccb8:	0716      	lsls	r6, r2, #28
 800ccba:	4605      	mov	r5, r0
 800ccbc:	460c      	mov	r4, r1
 800ccbe:	d451      	bmi.n	800cd64 <__sflush_r+0xb4>
 800ccc0:	684b      	ldr	r3, [r1, #4]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	dc02      	bgt.n	800cccc <__sflush_r+0x1c>
 800ccc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	dd49      	ble.n	800cd60 <__sflush_r+0xb0>
 800cccc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ccce:	2e00      	cmp	r6, #0
 800ccd0:	d046      	beq.n	800cd60 <__sflush_r+0xb0>
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ccd8:	682f      	ldr	r7, [r5, #0]
 800ccda:	602b      	str	r3, [r5, #0]
 800ccdc:	d031      	beq.n	800cd42 <__sflush_r+0x92>
 800ccde:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cce0:	89a3      	ldrh	r3, [r4, #12]
 800cce2:	0759      	lsls	r1, r3, #29
 800cce4:	d505      	bpl.n	800ccf2 <__sflush_r+0x42>
 800cce6:	6863      	ldr	r3, [r4, #4]
 800cce8:	1ad2      	subs	r2, r2, r3
 800ccea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ccec:	b10b      	cbz	r3, 800ccf2 <__sflush_r+0x42>
 800ccee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ccf0:	1ad2      	subs	r2, r2, r3
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ccf6:	6a21      	ldr	r1, [r4, #32]
 800ccf8:	4628      	mov	r0, r5
 800ccfa:	47b0      	blx	r6
 800ccfc:	1c42      	adds	r2, r0, #1
 800ccfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd02:	d106      	bne.n	800cd12 <__sflush_r+0x62>
 800cd04:	6829      	ldr	r1, [r5, #0]
 800cd06:	291d      	cmp	r1, #29
 800cd08:	d846      	bhi.n	800cd98 <__sflush_r+0xe8>
 800cd0a:	4a29      	ldr	r2, [pc, #164]	@ (800cdb0 <__sflush_r+0x100>)
 800cd0c:	40ca      	lsrs	r2, r1
 800cd0e:	07d6      	lsls	r6, r2, #31
 800cd10:	d542      	bpl.n	800cd98 <__sflush_r+0xe8>
 800cd12:	2200      	movs	r2, #0
 800cd14:	6062      	str	r2, [r4, #4]
 800cd16:	04d9      	lsls	r1, r3, #19
 800cd18:	6922      	ldr	r2, [r4, #16]
 800cd1a:	6022      	str	r2, [r4, #0]
 800cd1c:	d504      	bpl.n	800cd28 <__sflush_r+0x78>
 800cd1e:	1c42      	adds	r2, r0, #1
 800cd20:	d101      	bne.n	800cd26 <__sflush_r+0x76>
 800cd22:	682b      	ldr	r3, [r5, #0]
 800cd24:	b903      	cbnz	r3, 800cd28 <__sflush_r+0x78>
 800cd26:	6560      	str	r0, [r4, #84]	@ 0x54
 800cd28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd2a:	602f      	str	r7, [r5, #0]
 800cd2c:	b1c1      	cbz	r1, 800cd60 <__sflush_r+0xb0>
 800cd2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd32:	4299      	cmp	r1, r3
 800cd34:	d002      	beq.n	800cd3c <__sflush_r+0x8c>
 800cd36:	4628      	mov	r0, r5
 800cd38:	f7ff f894 	bl	800be64 <_free_r>
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	6363      	str	r3, [r4, #52]	@ 0x34
 800cd40:	e00e      	b.n	800cd60 <__sflush_r+0xb0>
 800cd42:	6a21      	ldr	r1, [r4, #32]
 800cd44:	2301      	movs	r3, #1
 800cd46:	4628      	mov	r0, r5
 800cd48:	47b0      	blx	r6
 800cd4a:	4602      	mov	r2, r0
 800cd4c:	1c50      	adds	r0, r2, #1
 800cd4e:	d1c7      	bne.n	800cce0 <__sflush_r+0x30>
 800cd50:	682b      	ldr	r3, [r5, #0]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d0c4      	beq.n	800cce0 <__sflush_r+0x30>
 800cd56:	2b1d      	cmp	r3, #29
 800cd58:	d001      	beq.n	800cd5e <__sflush_r+0xae>
 800cd5a:	2b16      	cmp	r3, #22
 800cd5c:	d11a      	bne.n	800cd94 <__sflush_r+0xe4>
 800cd5e:	602f      	str	r7, [r5, #0]
 800cd60:	2000      	movs	r0, #0
 800cd62:	e01e      	b.n	800cda2 <__sflush_r+0xf2>
 800cd64:	690f      	ldr	r7, [r1, #16]
 800cd66:	2f00      	cmp	r7, #0
 800cd68:	d0fa      	beq.n	800cd60 <__sflush_r+0xb0>
 800cd6a:	0793      	lsls	r3, r2, #30
 800cd6c:	680e      	ldr	r6, [r1, #0]
 800cd6e:	bf08      	it	eq
 800cd70:	694b      	ldreq	r3, [r1, #20]
 800cd72:	600f      	str	r7, [r1, #0]
 800cd74:	bf18      	it	ne
 800cd76:	2300      	movne	r3, #0
 800cd78:	eba6 0807 	sub.w	r8, r6, r7
 800cd7c:	608b      	str	r3, [r1, #8]
 800cd7e:	f1b8 0f00 	cmp.w	r8, #0
 800cd82:	dded      	ble.n	800cd60 <__sflush_r+0xb0>
 800cd84:	6a21      	ldr	r1, [r4, #32]
 800cd86:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cd88:	4643      	mov	r3, r8
 800cd8a:	463a      	mov	r2, r7
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	47b0      	blx	r6
 800cd90:	2800      	cmp	r0, #0
 800cd92:	dc08      	bgt.n	800cda6 <__sflush_r+0xf6>
 800cd94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd9c:	81a3      	strh	r3, [r4, #12]
 800cd9e:	f04f 30ff 	mov.w	r0, #4294967295
 800cda2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cda6:	4407      	add	r7, r0
 800cda8:	eba8 0800 	sub.w	r8, r8, r0
 800cdac:	e7e7      	b.n	800cd7e <__sflush_r+0xce>
 800cdae:	bf00      	nop
 800cdb0:	20400001 	.word	0x20400001

0800cdb4 <_fflush_r>:
 800cdb4:	b538      	push	{r3, r4, r5, lr}
 800cdb6:	690b      	ldr	r3, [r1, #16]
 800cdb8:	4605      	mov	r5, r0
 800cdba:	460c      	mov	r4, r1
 800cdbc:	b913      	cbnz	r3, 800cdc4 <_fflush_r+0x10>
 800cdbe:	2500      	movs	r5, #0
 800cdc0:	4628      	mov	r0, r5
 800cdc2:	bd38      	pop	{r3, r4, r5, pc}
 800cdc4:	b118      	cbz	r0, 800cdce <_fflush_r+0x1a>
 800cdc6:	6a03      	ldr	r3, [r0, #32]
 800cdc8:	b90b      	cbnz	r3, 800cdce <_fflush_r+0x1a>
 800cdca:	f7fe f8f3 	bl	800afb4 <__sinit>
 800cdce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d0f3      	beq.n	800cdbe <_fflush_r+0xa>
 800cdd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cdd8:	07d0      	lsls	r0, r2, #31
 800cdda:	d404      	bmi.n	800cde6 <_fflush_r+0x32>
 800cddc:	0599      	lsls	r1, r3, #22
 800cdde:	d402      	bmi.n	800cde6 <_fflush_r+0x32>
 800cde0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cde2:	f7fe fa56 	bl	800b292 <__retarget_lock_acquire_recursive>
 800cde6:	4628      	mov	r0, r5
 800cde8:	4621      	mov	r1, r4
 800cdea:	f7ff ff61 	bl	800ccb0 <__sflush_r>
 800cdee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cdf0:	07da      	lsls	r2, r3, #31
 800cdf2:	4605      	mov	r5, r0
 800cdf4:	d4e4      	bmi.n	800cdc0 <_fflush_r+0xc>
 800cdf6:	89a3      	ldrh	r3, [r4, #12]
 800cdf8:	059b      	lsls	r3, r3, #22
 800cdfa:	d4e1      	bmi.n	800cdc0 <_fflush_r+0xc>
 800cdfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cdfe:	f7fe fa49 	bl	800b294 <__retarget_lock_release_recursive>
 800ce02:	e7dd      	b.n	800cdc0 <_fflush_r+0xc>

0800ce04 <_putc_r>:
 800ce04:	b570      	push	{r4, r5, r6, lr}
 800ce06:	460d      	mov	r5, r1
 800ce08:	4614      	mov	r4, r2
 800ce0a:	4606      	mov	r6, r0
 800ce0c:	b118      	cbz	r0, 800ce16 <_putc_r+0x12>
 800ce0e:	6a03      	ldr	r3, [r0, #32]
 800ce10:	b90b      	cbnz	r3, 800ce16 <_putc_r+0x12>
 800ce12:	f7fe f8cf 	bl	800afb4 <__sinit>
 800ce16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce18:	07d8      	lsls	r0, r3, #31
 800ce1a:	d405      	bmi.n	800ce28 <_putc_r+0x24>
 800ce1c:	89a3      	ldrh	r3, [r4, #12]
 800ce1e:	0599      	lsls	r1, r3, #22
 800ce20:	d402      	bmi.n	800ce28 <_putc_r+0x24>
 800ce22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce24:	f7fe fa35 	bl	800b292 <__retarget_lock_acquire_recursive>
 800ce28:	68a3      	ldr	r3, [r4, #8]
 800ce2a:	3b01      	subs	r3, #1
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	60a3      	str	r3, [r4, #8]
 800ce30:	da05      	bge.n	800ce3e <_putc_r+0x3a>
 800ce32:	69a2      	ldr	r2, [r4, #24]
 800ce34:	4293      	cmp	r3, r2
 800ce36:	db12      	blt.n	800ce5e <_putc_r+0x5a>
 800ce38:	b2eb      	uxtb	r3, r5
 800ce3a:	2b0a      	cmp	r3, #10
 800ce3c:	d00f      	beq.n	800ce5e <_putc_r+0x5a>
 800ce3e:	6823      	ldr	r3, [r4, #0]
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	6022      	str	r2, [r4, #0]
 800ce44:	701d      	strb	r5, [r3, #0]
 800ce46:	b2ed      	uxtb	r5, r5
 800ce48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce4a:	07da      	lsls	r2, r3, #31
 800ce4c:	d405      	bmi.n	800ce5a <_putc_r+0x56>
 800ce4e:	89a3      	ldrh	r3, [r4, #12]
 800ce50:	059b      	lsls	r3, r3, #22
 800ce52:	d402      	bmi.n	800ce5a <_putc_r+0x56>
 800ce54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce56:	f7fe fa1d 	bl	800b294 <__retarget_lock_release_recursive>
 800ce5a:	4628      	mov	r0, r5
 800ce5c:	bd70      	pop	{r4, r5, r6, pc}
 800ce5e:	4629      	mov	r1, r5
 800ce60:	4622      	mov	r2, r4
 800ce62:	4630      	mov	r0, r6
 800ce64:	f000 f802 	bl	800ce6c <__swbuf_r>
 800ce68:	4605      	mov	r5, r0
 800ce6a:	e7ed      	b.n	800ce48 <_putc_r+0x44>

0800ce6c <__swbuf_r>:
 800ce6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce6e:	460e      	mov	r6, r1
 800ce70:	4614      	mov	r4, r2
 800ce72:	4605      	mov	r5, r0
 800ce74:	b118      	cbz	r0, 800ce7e <__swbuf_r+0x12>
 800ce76:	6a03      	ldr	r3, [r0, #32]
 800ce78:	b90b      	cbnz	r3, 800ce7e <__swbuf_r+0x12>
 800ce7a:	f7fe f89b 	bl	800afb4 <__sinit>
 800ce7e:	69a3      	ldr	r3, [r4, #24]
 800ce80:	60a3      	str	r3, [r4, #8]
 800ce82:	89a3      	ldrh	r3, [r4, #12]
 800ce84:	071a      	lsls	r2, r3, #28
 800ce86:	d501      	bpl.n	800ce8c <__swbuf_r+0x20>
 800ce88:	6923      	ldr	r3, [r4, #16]
 800ce8a:	b943      	cbnz	r3, 800ce9e <__swbuf_r+0x32>
 800ce8c:	4621      	mov	r1, r4
 800ce8e:	4628      	mov	r0, r5
 800ce90:	f000 f82a 	bl	800cee8 <__swsetup_r>
 800ce94:	b118      	cbz	r0, 800ce9e <__swbuf_r+0x32>
 800ce96:	f04f 37ff 	mov.w	r7, #4294967295
 800ce9a:	4638      	mov	r0, r7
 800ce9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce9e:	6823      	ldr	r3, [r4, #0]
 800cea0:	6922      	ldr	r2, [r4, #16]
 800cea2:	1a98      	subs	r0, r3, r2
 800cea4:	6963      	ldr	r3, [r4, #20]
 800cea6:	b2f6      	uxtb	r6, r6
 800cea8:	4283      	cmp	r3, r0
 800ceaa:	4637      	mov	r7, r6
 800ceac:	dc05      	bgt.n	800ceba <__swbuf_r+0x4e>
 800ceae:	4621      	mov	r1, r4
 800ceb0:	4628      	mov	r0, r5
 800ceb2:	f7ff ff7f 	bl	800cdb4 <_fflush_r>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d1ed      	bne.n	800ce96 <__swbuf_r+0x2a>
 800ceba:	68a3      	ldr	r3, [r4, #8]
 800cebc:	3b01      	subs	r3, #1
 800cebe:	60a3      	str	r3, [r4, #8]
 800cec0:	6823      	ldr	r3, [r4, #0]
 800cec2:	1c5a      	adds	r2, r3, #1
 800cec4:	6022      	str	r2, [r4, #0]
 800cec6:	701e      	strb	r6, [r3, #0]
 800cec8:	6962      	ldr	r2, [r4, #20]
 800ceca:	1c43      	adds	r3, r0, #1
 800cecc:	429a      	cmp	r2, r3
 800cece:	d004      	beq.n	800ceda <__swbuf_r+0x6e>
 800ced0:	89a3      	ldrh	r3, [r4, #12]
 800ced2:	07db      	lsls	r3, r3, #31
 800ced4:	d5e1      	bpl.n	800ce9a <__swbuf_r+0x2e>
 800ced6:	2e0a      	cmp	r6, #10
 800ced8:	d1df      	bne.n	800ce9a <__swbuf_r+0x2e>
 800ceda:	4621      	mov	r1, r4
 800cedc:	4628      	mov	r0, r5
 800cede:	f7ff ff69 	bl	800cdb4 <_fflush_r>
 800cee2:	2800      	cmp	r0, #0
 800cee4:	d0d9      	beq.n	800ce9a <__swbuf_r+0x2e>
 800cee6:	e7d6      	b.n	800ce96 <__swbuf_r+0x2a>

0800cee8 <__swsetup_r>:
 800cee8:	b538      	push	{r3, r4, r5, lr}
 800ceea:	4b28      	ldr	r3, [pc, #160]	@ (800cf8c <__swsetup_r+0xa4>)
 800ceec:	4605      	mov	r5, r0
 800ceee:	6818      	ldr	r0, [r3, #0]
 800cef0:	460c      	mov	r4, r1
 800cef2:	b118      	cbz	r0, 800cefc <__swsetup_r+0x14>
 800cef4:	6a03      	ldr	r3, [r0, #32]
 800cef6:	b90b      	cbnz	r3, 800cefc <__swsetup_r+0x14>
 800cef8:	f7fe f85c 	bl	800afb4 <__sinit>
 800cefc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf00:	071a      	lsls	r2, r3, #28
 800cf02:	d421      	bmi.n	800cf48 <__swsetup_r+0x60>
 800cf04:	06d8      	lsls	r0, r3, #27
 800cf06:	d407      	bmi.n	800cf18 <__swsetup_r+0x30>
 800cf08:	2209      	movs	r2, #9
 800cf0a:	602a      	str	r2, [r5, #0]
 800cf0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf10:	81a3      	strh	r3, [r4, #12]
 800cf12:	f04f 30ff 	mov.w	r0, #4294967295
 800cf16:	e030      	b.n	800cf7a <__swsetup_r+0x92>
 800cf18:	0759      	lsls	r1, r3, #29
 800cf1a:	d512      	bpl.n	800cf42 <__swsetup_r+0x5a>
 800cf1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf1e:	b141      	cbz	r1, 800cf32 <__swsetup_r+0x4a>
 800cf20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf24:	4299      	cmp	r1, r3
 800cf26:	d002      	beq.n	800cf2e <__swsetup_r+0x46>
 800cf28:	4628      	mov	r0, r5
 800cf2a:	f7fe ff9b 	bl	800be64 <_free_r>
 800cf2e:	2300      	movs	r3, #0
 800cf30:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf32:	2200      	movs	r2, #0
 800cf34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf38:	6062      	str	r2, [r4, #4]
 800cf3a:	6922      	ldr	r2, [r4, #16]
 800cf3c:	6022      	str	r2, [r4, #0]
 800cf3e:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cf42:	f043 0308 	orr.w	r3, r3, #8
 800cf46:	81a3      	strh	r3, [r4, #12]
 800cf48:	6922      	ldr	r2, [r4, #16]
 800cf4a:	b93a      	cbnz	r2, 800cf5c <__swsetup_r+0x74>
 800cf4c:	059a      	lsls	r2, r3, #22
 800cf4e:	d501      	bpl.n	800cf54 <__swsetup_r+0x6c>
 800cf50:	0618      	lsls	r0, r3, #24
 800cf52:	d503      	bpl.n	800cf5c <__swsetup_r+0x74>
 800cf54:	4621      	mov	r1, r4
 800cf56:	4628      	mov	r0, r5
 800cf58:	f000 f8fa 	bl	800d150 <__smakebuf_r>
 800cf5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf60:	f013 0201 	ands.w	r2, r3, #1
 800cf64:	d00a      	beq.n	800cf7c <__swsetup_r+0x94>
 800cf66:	2200      	movs	r2, #0
 800cf68:	60a2      	str	r2, [r4, #8]
 800cf6a:	6962      	ldr	r2, [r4, #20]
 800cf6c:	4252      	negs	r2, r2
 800cf6e:	61a2      	str	r2, [r4, #24]
 800cf70:	6922      	ldr	r2, [r4, #16]
 800cf72:	b942      	cbnz	r2, 800cf86 <__swsetup_r+0x9e>
 800cf74:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cf78:	d1c8      	bne.n	800cf0c <__swsetup_r+0x24>
 800cf7a:	bd38      	pop	{r3, r4, r5, pc}
 800cf7c:	0799      	lsls	r1, r3, #30
 800cf7e:	bf58      	it	pl
 800cf80:	6962      	ldrpl	r2, [r4, #20]
 800cf82:	60a2      	str	r2, [r4, #8]
 800cf84:	e7f4      	b.n	800cf70 <__swsetup_r+0x88>
 800cf86:	2000      	movs	r0, #0
 800cf88:	e7f7      	b.n	800cf7a <__swsetup_r+0x92>
 800cf8a:	bf00      	nop
 800cf8c:	20000124 	.word	0x20000124

0800cf90 <memmove>:
 800cf90:	4288      	cmp	r0, r1
 800cf92:	b510      	push	{r4, lr}
 800cf94:	eb01 0402 	add.w	r4, r1, r2
 800cf98:	d902      	bls.n	800cfa0 <memmove+0x10>
 800cf9a:	4284      	cmp	r4, r0
 800cf9c:	4623      	mov	r3, r4
 800cf9e:	d807      	bhi.n	800cfb0 <memmove+0x20>
 800cfa0:	1e43      	subs	r3, r0, #1
 800cfa2:	42a1      	cmp	r1, r4
 800cfa4:	d007      	beq.n	800cfb6 <memmove+0x26>
 800cfa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cfae:	e7f8      	b.n	800cfa2 <memmove+0x12>
 800cfb0:	4402      	add	r2, r0
 800cfb2:	4282      	cmp	r2, r0
 800cfb4:	d100      	bne.n	800cfb8 <memmove+0x28>
 800cfb6:	bd10      	pop	{r4, pc}
 800cfb8:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800cfbc:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800cfc0:	e7f7      	b.n	800cfb2 <memmove+0x22>
	...

0800cfc4 <_sbrk_r>:
 800cfc4:	b538      	push	{r3, r4, r5, lr}
 800cfc6:	4d06      	ldr	r5, [pc, #24]	@ (800cfe0 <_sbrk_r+0x1c>)
 800cfc8:	2300      	movs	r3, #0
 800cfca:	4604      	mov	r4, r0
 800cfcc:	4608      	mov	r0, r1
 800cfce:	602b      	str	r3, [r5, #0]
 800cfd0:	f7fb ff54 	bl	8008e7c <_sbrk>
 800cfd4:	1c43      	adds	r3, r0, #1
 800cfd6:	d102      	bne.n	800cfde <_sbrk_r+0x1a>
 800cfd8:	682b      	ldr	r3, [r5, #0]
 800cfda:	b103      	cbz	r3, 800cfde <_sbrk_r+0x1a>
 800cfdc:	6023      	str	r3, [r4, #0]
 800cfde:	bd38      	pop	{r3, r4, r5, pc}
 800cfe0:	2000355c 	.word	0x2000355c

0800cfe4 <__assert_func>:
 800cfe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfe6:	4614      	mov	r4, r2
 800cfe8:	461a      	mov	r2, r3
 800cfea:	4b09      	ldr	r3, [pc, #36]	@ (800d010 <__assert_func+0x2c>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	4605      	mov	r5, r0
 800cff0:	68d8      	ldr	r0, [r3, #12]
 800cff2:	b14c      	cbz	r4, 800d008 <__assert_func+0x24>
 800cff4:	4b07      	ldr	r3, [pc, #28]	@ (800d014 <__assert_func+0x30>)
 800cff6:	9100      	str	r1, [sp, #0]
 800cff8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cffc:	4906      	ldr	r1, [pc, #24]	@ (800d018 <__assert_func+0x34>)
 800cffe:	462b      	mov	r3, r5
 800d000:	f000 f870 	bl	800d0e4 <fiprintf>
 800d004:	f000 f900 	bl	800d208 <abort>
 800d008:	4b04      	ldr	r3, [pc, #16]	@ (800d01c <__assert_func+0x38>)
 800d00a:	461c      	mov	r4, r3
 800d00c:	e7f3      	b.n	800cff6 <__assert_func+0x12>
 800d00e:	bf00      	nop
 800d010:	20000124 	.word	0x20000124
 800d014:	0800e501 	.word	0x0800e501
 800d018:	0800e50e 	.word	0x0800e50e
 800d01c:	0800e53c 	.word	0x0800e53c

0800d020 <_calloc_r>:
 800d020:	b570      	push	{r4, r5, r6, lr}
 800d022:	fba1 5402 	umull	r5, r4, r1, r2
 800d026:	b934      	cbnz	r4, 800d036 <_calloc_r+0x16>
 800d028:	4629      	mov	r1, r5
 800d02a:	f7fe ff8f 	bl	800bf4c <_malloc_r>
 800d02e:	4606      	mov	r6, r0
 800d030:	b928      	cbnz	r0, 800d03e <_calloc_r+0x1e>
 800d032:	4630      	mov	r0, r6
 800d034:	bd70      	pop	{r4, r5, r6, pc}
 800d036:	220c      	movs	r2, #12
 800d038:	6002      	str	r2, [r0, #0]
 800d03a:	2600      	movs	r6, #0
 800d03c:	e7f9      	b.n	800d032 <_calloc_r+0x12>
 800d03e:	462a      	mov	r2, r5
 800d040:	4621      	mov	r1, r4
 800d042:	f7fe f8a9 	bl	800b198 <memset>
 800d046:	e7f4      	b.n	800d032 <_calloc_r+0x12>

0800d048 <__ascii_mbtowc>:
 800d048:	b082      	sub	sp, #8
 800d04a:	b901      	cbnz	r1, 800d04e <__ascii_mbtowc+0x6>
 800d04c:	a901      	add	r1, sp, #4
 800d04e:	b142      	cbz	r2, 800d062 <__ascii_mbtowc+0x1a>
 800d050:	b14b      	cbz	r3, 800d066 <__ascii_mbtowc+0x1e>
 800d052:	7813      	ldrb	r3, [r2, #0]
 800d054:	600b      	str	r3, [r1, #0]
 800d056:	7812      	ldrb	r2, [r2, #0]
 800d058:	1e10      	subs	r0, r2, #0
 800d05a:	bf18      	it	ne
 800d05c:	2001      	movne	r0, #1
 800d05e:	b002      	add	sp, #8
 800d060:	4770      	bx	lr
 800d062:	4610      	mov	r0, r2
 800d064:	e7fb      	b.n	800d05e <__ascii_mbtowc+0x16>
 800d066:	f06f 0001 	mvn.w	r0, #1
 800d06a:	e7f8      	b.n	800d05e <__ascii_mbtowc+0x16>

0800d06c <_realloc_r>:
 800d06c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d070:	4607      	mov	r7, r0
 800d072:	4614      	mov	r4, r2
 800d074:	460d      	mov	r5, r1
 800d076:	b921      	cbnz	r1, 800d082 <_realloc_r+0x16>
 800d078:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d07c:	4611      	mov	r1, r2
 800d07e:	f7fe bf65 	b.w	800bf4c <_malloc_r>
 800d082:	b92a      	cbnz	r2, 800d090 <_realloc_r+0x24>
 800d084:	f7fe feee 	bl	800be64 <_free_r>
 800d088:	4625      	mov	r5, r4
 800d08a:	4628      	mov	r0, r5
 800d08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d090:	f000 f8c1 	bl	800d216 <_malloc_usable_size_r>
 800d094:	4284      	cmp	r4, r0
 800d096:	4606      	mov	r6, r0
 800d098:	d802      	bhi.n	800d0a0 <_realloc_r+0x34>
 800d09a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d09e:	d8f4      	bhi.n	800d08a <_realloc_r+0x1e>
 800d0a0:	4621      	mov	r1, r4
 800d0a2:	4638      	mov	r0, r7
 800d0a4:	f7fe ff52 	bl	800bf4c <_malloc_r>
 800d0a8:	4680      	mov	r8, r0
 800d0aa:	b908      	cbnz	r0, 800d0b0 <_realloc_r+0x44>
 800d0ac:	4645      	mov	r5, r8
 800d0ae:	e7ec      	b.n	800d08a <_realloc_r+0x1e>
 800d0b0:	42b4      	cmp	r4, r6
 800d0b2:	4622      	mov	r2, r4
 800d0b4:	4629      	mov	r1, r5
 800d0b6:	bf28      	it	cs
 800d0b8:	4632      	movcs	r2, r6
 800d0ba:	f7fe f8ec 	bl	800b296 <memcpy>
 800d0be:	4629      	mov	r1, r5
 800d0c0:	4638      	mov	r0, r7
 800d0c2:	f7fe fecf 	bl	800be64 <_free_r>
 800d0c6:	e7f1      	b.n	800d0ac <_realloc_r+0x40>

0800d0c8 <__ascii_wctomb>:
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	4608      	mov	r0, r1
 800d0cc:	b141      	cbz	r1, 800d0e0 <__ascii_wctomb+0x18>
 800d0ce:	2aff      	cmp	r2, #255	@ 0xff
 800d0d0:	d904      	bls.n	800d0dc <__ascii_wctomb+0x14>
 800d0d2:	228a      	movs	r2, #138	@ 0x8a
 800d0d4:	601a      	str	r2, [r3, #0]
 800d0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0da:	4770      	bx	lr
 800d0dc:	700a      	strb	r2, [r1, #0]
 800d0de:	2001      	movs	r0, #1
 800d0e0:	4770      	bx	lr
	...

0800d0e4 <fiprintf>:
 800d0e4:	b40e      	push	{r1, r2, r3}
 800d0e6:	b503      	push	{r0, r1, lr}
 800d0e8:	4601      	mov	r1, r0
 800d0ea:	ab03      	add	r3, sp, #12
 800d0ec:	4805      	ldr	r0, [pc, #20]	@ (800d104 <fiprintf+0x20>)
 800d0ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0f2:	6800      	ldr	r0, [r0, #0]
 800d0f4:	9301      	str	r3, [sp, #4]
 800d0f6:	f7ff fcc3 	bl	800ca80 <_vfiprintf_r>
 800d0fa:	b002      	add	sp, #8
 800d0fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d100:	b003      	add	sp, #12
 800d102:	4770      	bx	lr
 800d104:	20000124 	.word	0x20000124

0800d108 <__swhatbuf_r>:
 800d108:	b570      	push	{r4, r5, r6, lr}
 800d10a:	460c      	mov	r4, r1
 800d10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d110:	2900      	cmp	r1, #0
 800d112:	b096      	sub	sp, #88	@ 0x58
 800d114:	4615      	mov	r5, r2
 800d116:	461e      	mov	r6, r3
 800d118:	da0a      	bge.n	800d130 <__swhatbuf_r+0x28>
 800d11a:	89a1      	ldrh	r1, [r4, #12]
 800d11c:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800d120:	d113      	bne.n	800d14a <__swhatbuf_r+0x42>
 800d122:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d126:	2000      	movs	r0, #0
 800d128:	6031      	str	r1, [r6, #0]
 800d12a:	602a      	str	r2, [r5, #0]
 800d12c:	b016      	add	sp, #88	@ 0x58
 800d12e:	bd70      	pop	{r4, r5, r6, pc}
 800d130:	466a      	mov	r2, sp
 800d132:	f000 f847 	bl	800d1c4 <_fstat_r>
 800d136:	2800      	cmp	r0, #0
 800d138:	dbef      	blt.n	800d11a <__swhatbuf_r+0x12>
 800d13a:	9901      	ldr	r1, [sp, #4]
 800d13c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d140:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d144:	4259      	negs	r1, r3
 800d146:	4159      	adcs	r1, r3
 800d148:	e7eb      	b.n	800d122 <__swhatbuf_r+0x1a>
 800d14a:	2100      	movs	r1, #0
 800d14c:	2240      	movs	r2, #64	@ 0x40
 800d14e:	e7ea      	b.n	800d126 <__swhatbuf_r+0x1e>

0800d150 <__smakebuf_r>:
 800d150:	898b      	ldrh	r3, [r1, #12]
 800d152:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d154:	079e      	lsls	r6, r3, #30
 800d156:	4605      	mov	r5, r0
 800d158:	460c      	mov	r4, r1
 800d15a:	d507      	bpl.n	800d16c <__smakebuf_r+0x1c>
 800d15c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d160:	6023      	str	r3, [r4, #0]
 800d162:	6123      	str	r3, [r4, #16]
 800d164:	2301      	movs	r3, #1
 800d166:	6163      	str	r3, [r4, #20]
 800d168:	b002      	add	sp, #8
 800d16a:	bd70      	pop	{r4, r5, r6, pc}
 800d16c:	ab01      	add	r3, sp, #4
 800d16e:	466a      	mov	r2, sp
 800d170:	f7ff ffca 	bl	800d108 <__swhatbuf_r>
 800d174:	9e00      	ldr	r6, [sp, #0]
 800d176:	4628      	mov	r0, r5
 800d178:	4631      	mov	r1, r6
 800d17a:	f7fe fee7 	bl	800bf4c <_malloc_r>
 800d17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d182:	b938      	cbnz	r0, 800d194 <__smakebuf_r+0x44>
 800d184:	059a      	lsls	r2, r3, #22
 800d186:	d4ef      	bmi.n	800d168 <__smakebuf_r+0x18>
 800d188:	f023 0303 	bic.w	r3, r3, #3
 800d18c:	f043 0302 	orr.w	r3, r3, #2
 800d190:	81a3      	strh	r3, [r4, #12]
 800d192:	e7e3      	b.n	800d15c <__smakebuf_r+0xc>
 800d194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d198:	81a3      	strh	r3, [r4, #12]
 800d19a:	9b01      	ldr	r3, [sp, #4]
 800d19c:	6020      	str	r0, [r4, #0]
 800d19e:	e9c4 0604 	strd	r0, r6, [r4, #16]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d0e0      	beq.n	800d168 <__smakebuf_r+0x18>
 800d1a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	f000 f81c 	bl	800d1e8 <_isatty_r>
 800d1b0:	2800      	cmp	r0, #0
 800d1b2:	d0d9      	beq.n	800d168 <__smakebuf_r+0x18>
 800d1b4:	89a3      	ldrh	r3, [r4, #12]
 800d1b6:	f023 0303 	bic.w	r3, r3, #3
 800d1ba:	f043 0301 	orr.w	r3, r3, #1
 800d1be:	81a3      	strh	r3, [r4, #12]
 800d1c0:	e7d2      	b.n	800d168 <__smakebuf_r+0x18>
	...

0800d1c4 <_fstat_r>:
 800d1c4:	b538      	push	{r3, r4, r5, lr}
 800d1c6:	4d07      	ldr	r5, [pc, #28]	@ (800d1e4 <_fstat_r+0x20>)
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	4604      	mov	r4, r0
 800d1cc:	4608      	mov	r0, r1
 800d1ce:	4611      	mov	r1, r2
 800d1d0:	602b      	str	r3, [r5, #0]
 800d1d2:	f7fb fe4a 	bl	8008e6a <_fstat>
 800d1d6:	1c43      	adds	r3, r0, #1
 800d1d8:	d102      	bne.n	800d1e0 <_fstat_r+0x1c>
 800d1da:	682b      	ldr	r3, [r5, #0]
 800d1dc:	b103      	cbz	r3, 800d1e0 <_fstat_r+0x1c>
 800d1de:	6023      	str	r3, [r4, #0]
 800d1e0:	bd38      	pop	{r3, r4, r5, pc}
 800d1e2:	bf00      	nop
 800d1e4:	2000355c 	.word	0x2000355c

0800d1e8 <_isatty_r>:
 800d1e8:	b538      	push	{r3, r4, r5, lr}
 800d1ea:	4d06      	ldr	r5, [pc, #24]	@ (800d204 <_isatty_r+0x1c>)
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	4604      	mov	r4, r0
 800d1f0:	4608      	mov	r0, r1
 800d1f2:	602b      	str	r3, [r5, #0]
 800d1f4:	f7fb fe3e 	bl	8008e74 <_isatty>
 800d1f8:	1c43      	adds	r3, r0, #1
 800d1fa:	d102      	bne.n	800d202 <_isatty_r+0x1a>
 800d1fc:	682b      	ldr	r3, [r5, #0]
 800d1fe:	b103      	cbz	r3, 800d202 <_isatty_r+0x1a>
 800d200:	6023      	str	r3, [r4, #0]
 800d202:	bd38      	pop	{r3, r4, r5, pc}
 800d204:	2000355c 	.word	0x2000355c

0800d208 <abort>:
 800d208:	b508      	push	{r3, lr}
 800d20a:	2006      	movs	r0, #6
 800d20c:	f000 f834 	bl	800d278 <raise>
 800d210:	2001      	movs	r0, #1
 800d212:	f7fb fe03 	bl	8008e1c <_exit>

0800d216 <_malloc_usable_size_r>:
 800d216:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d21a:	1f18      	subs	r0, r3, #4
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	bfbc      	itt	lt
 800d220:	580b      	ldrlt	r3, [r1, r0]
 800d222:	18c0      	addlt	r0, r0, r3
 800d224:	4770      	bx	lr

0800d226 <_raise_r>:
 800d226:	291f      	cmp	r1, #31
 800d228:	b538      	push	{r3, r4, r5, lr}
 800d22a:	4605      	mov	r5, r0
 800d22c:	460c      	mov	r4, r1
 800d22e:	d904      	bls.n	800d23a <_raise_r+0x14>
 800d230:	2316      	movs	r3, #22
 800d232:	6003      	str	r3, [r0, #0]
 800d234:	f04f 30ff 	mov.w	r0, #4294967295
 800d238:	bd38      	pop	{r3, r4, r5, pc}
 800d23a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d23c:	b112      	cbz	r2, 800d244 <_raise_r+0x1e>
 800d23e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d242:	b94b      	cbnz	r3, 800d258 <_raise_r+0x32>
 800d244:	4628      	mov	r0, r5
 800d246:	f000 f831 	bl	800d2ac <_getpid_r>
 800d24a:	4622      	mov	r2, r4
 800d24c:	4601      	mov	r1, r0
 800d24e:	4628      	mov	r0, r5
 800d250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d254:	f000 b818 	b.w	800d288 <_kill_r>
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d00a      	beq.n	800d272 <_raise_r+0x4c>
 800d25c:	1c59      	adds	r1, r3, #1
 800d25e:	d103      	bne.n	800d268 <_raise_r+0x42>
 800d260:	2316      	movs	r3, #22
 800d262:	6003      	str	r3, [r0, #0]
 800d264:	2001      	movs	r0, #1
 800d266:	e7e7      	b.n	800d238 <_raise_r+0x12>
 800d268:	2100      	movs	r1, #0
 800d26a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d26e:	4620      	mov	r0, r4
 800d270:	4798      	blx	r3
 800d272:	2000      	movs	r0, #0
 800d274:	e7e0      	b.n	800d238 <_raise_r+0x12>
	...

0800d278 <raise>:
 800d278:	4b02      	ldr	r3, [pc, #8]	@ (800d284 <raise+0xc>)
 800d27a:	4601      	mov	r1, r0
 800d27c:	6818      	ldr	r0, [r3, #0]
 800d27e:	f7ff bfd2 	b.w	800d226 <_raise_r>
 800d282:	bf00      	nop
 800d284:	20000124 	.word	0x20000124

0800d288 <_kill_r>:
 800d288:	b538      	push	{r3, r4, r5, lr}
 800d28a:	4d07      	ldr	r5, [pc, #28]	@ (800d2a8 <_kill_r+0x20>)
 800d28c:	2300      	movs	r3, #0
 800d28e:	4604      	mov	r4, r0
 800d290:	4608      	mov	r0, r1
 800d292:	4611      	mov	r1, r2
 800d294:	602b      	str	r3, [r5, #0]
 800d296:	f7fb fdb9 	bl	8008e0c <_kill>
 800d29a:	1c43      	adds	r3, r0, #1
 800d29c:	d102      	bne.n	800d2a4 <_kill_r+0x1c>
 800d29e:	682b      	ldr	r3, [r5, #0]
 800d2a0:	b103      	cbz	r3, 800d2a4 <_kill_r+0x1c>
 800d2a2:	6023      	str	r3, [r4, #0]
 800d2a4:	bd38      	pop	{r3, r4, r5, pc}
 800d2a6:	bf00      	nop
 800d2a8:	2000355c 	.word	0x2000355c

0800d2ac <_getpid_r>:
 800d2ac:	f7fb bdac 	b.w	8008e08 <_getpid>

0800d2b0 <__udivmoddi4>:
 800d2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2b4:	9d08      	ldr	r5, [sp, #32]
 800d2b6:	460f      	mov	r7, r1
 800d2b8:	4604      	mov	r4, r0
 800d2ba:	468c      	mov	ip, r1
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d148      	bne.n	800d352 <__udivmoddi4+0xa2>
 800d2c0:	428a      	cmp	r2, r1
 800d2c2:	4616      	mov	r6, r2
 800d2c4:	d961      	bls.n	800d38a <__udivmoddi4+0xda>
 800d2c6:	fab2 f382 	clz	r3, r2
 800d2ca:	b14b      	cbz	r3, 800d2e0 <__udivmoddi4+0x30>
 800d2cc:	f1c3 0220 	rsb	r2, r3, #32
 800d2d0:	fa01 fc03 	lsl.w	ip, r1, r3
 800d2d4:	fa20 f202 	lsr.w	r2, r0, r2
 800d2d8:	409e      	lsls	r6, r3
 800d2da:	ea42 0c0c 	orr.w	ip, r2, ip
 800d2de:	409c      	lsls	r4, r3
 800d2e0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800d2e4:	b2b7      	uxth	r7, r6
 800d2e6:	fbbc f1fe 	udiv	r1, ip, lr
 800d2ea:	0c22      	lsrs	r2, r4, #16
 800d2ec:	fb0e cc11 	mls	ip, lr, r1, ip
 800d2f0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800d2f4:	fb01 f007 	mul.w	r0, r1, r7
 800d2f8:	4290      	cmp	r0, r2
 800d2fa:	d909      	bls.n	800d310 <__udivmoddi4+0x60>
 800d2fc:	18b2      	adds	r2, r6, r2
 800d2fe:	f101 3cff 	add.w	ip, r1, #4294967295
 800d302:	f080 80ee 	bcs.w	800d4e2 <__udivmoddi4+0x232>
 800d306:	4290      	cmp	r0, r2
 800d308:	f240 80eb 	bls.w	800d4e2 <__udivmoddi4+0x232>
 800d30c:	3902      	subs	r1, #2
 800d30e:	4432      	add	r2, r6
 800d310:	1a12      	subs	r2, r2, r0
 800d312:	b2a4      	uxth	r4, r4
 800d314:	fbb2 f0fe 	udiv	r0, r2, lr
 800d318:	fb0e 2210 	mls	r2, lr, r0, r2
 800d31c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d320:	fb00 f707 	mul.w	r7, r0, r7
 800d324:	42a7      	cmp	r7, r4
 800d326:	d909      	bls.n	800d33c <__udivmoddi4+0x8c>
 800d328:	1934      	adds	r4, r6, r4
 800d32a:	f100 32ff 	add.w	r2, r0, #4294967295
 800d32e:	f080 80da 	bcs.w	800d4e6 <__udivmoddi4+0x236>
 800d332:	42a7      	cmp	r7, r4
 800d334:	f240 80d7 	bls.w	800d4e6 <__udivmoddi4+0x236>
 800d338:	4434      	add	r4, r6
 800d33a:	3802      	subs	r0, #2
 800d33c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800d340:	1be4      	subs	r4, r4, r7
 800d342:	2100      	movs	r1, #0
 800d344:	b11d      	cbz	r5, 800d34e <__udivmoddi4+0x9e>
 800d346:	40dc      	lsrs	r4, r3
 800d348:	2300      	movs	r3, #0
 800d34a:	e9c5 4300 	strd	r4, r3, [r5]
 800d34e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d352:	428b      	cmp	r3, r1
 800d354:	d906      	bls.n	800d364 <__udivmoddi4+0xb4>
 800d356:	b10d      	cbz	r5, 800d35c <__udivmoddi4+0xac>
 800d358:	e9c5 0100 	strd	r0, r1, [r5]
 800d35c:	2100      	movs	r1, #0
 800d35e:	4608      	mov	r0, r1
 800d360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d364:	fab3 f183 	clz	r1, r3
 800d368:	2900      	cmp	r1, #0
 800d36a:	d148      	bne.n	800d3fe <__udivmoddi4+0x14e>
 800d36c:	42bb      	cmp	r3, r7
 800d36e:	d302      	bcc.n	800d376 <__udivmoddi4+0xc6>
 800d370:	4282      	cmp	r2, r0
 800d372:	f200 8107 	bhi.w	800d584 <__udivmoddi4+0x2d4>
 800d376:	1a84      	subs	r4, r0, r2
 800d378:	eb67 0203 	sbc.w	r2, r7, r3
 800d37c:	2001      	movs	r0, #1
 800d37e:	4694      	mov	ip, r2
 800d380:	2d00      	cmp	r5, #0
 800d382:	d0e4      	beq.n	800d34e <__udivmoddi4+0x9e>
 800d384:	e9c5 4c00 	strd	r4, ip, [r5]
 800d388:	e7e1      	b.n	800d34e <__udivmoddi4+0x9e>
 800d38a:	2a00      	cmp	r2, #0
 800d38c:	f000 8092 	beq.w	800d4b4 <__udivmoddi4+0x204>
 800d390:	fab2 f382 	clz	r3, r2
 800d394:	2b00      	cmp	r3, #0
 800d396:	f040 80a8 	bne.w	800d4ea <__udivmoddi4+0x23a>
 800d39a:	1a8a      	subs	r2, r1, r2
 800d39c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800d3a0:	fa1f fc86 	uxth.w	ip, r6
 800d3a4:	2101      	movs	r1, #1
 800d3a6:	0c20      	lsrs	r0, r4, #16
 800d3a8:	fbb2 f7fe 	udiv	r7, r2, lr
 800d3ac:	fb0e 2217 	mls	r2, lr, r7, r2
 800d3b0:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 800d3b4:	fb0c f007 	mul.w	r0, ip, r7
 800d3b8:	4290      	cmp	r0, r2
 800d3ba:	d907      	bls.n	800d3cc <__udivmoddi4+0x11c>
 800d3bc:	18b2      	adds	r2, r6, r2
 800d3be:	f107 38ff 	add.w	r8, r7, #4294967295
 800d3c2:	d202      	bcs.n	800d3ca <__udivmoddi4+0x11a>
 800d3c4:	4290      	cmp	r0, r2
 800d3c6:	f200 80e2 	bhi.w	800d58e <__udivmoddi4+0x2de>
 800d3ca:	4647      	mov	r7, r8
 800d3cc:	1a12      	subs	r2, r2, r0
 800d3ce:	b2a4      	uxth	r4, r4
 800d3d0:	fbb2 f0fe 	udiv	r0, r2, lr
 800d3d4:	fb0e 2210 	mls	r2, lr, r0, r2
 800d3d8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d3dc:	fb0c fc00 	mul.w	ip, ip, r0
 800d3e0:	45a4      	cmp	ip, r4
 800d3e2:	d907      	bls.n	800d3f4 <__udivmoddi4+0x144>
 800d3e4:	1934      	adds	r4, r6, r4
 800d3e6:	f100 32ff 	add.w	r2, r0, #4294967295
 800d3ea:	d202      	bcs.n	800d3f2 <__udivmoddi4+0x142>
 800d3ec:	45a4      	cmp	ip, r4
 800d3ee:	f200 80cb 	bhi.w	800d588 <__udivmoddi4+0x2d8>
 800d3f2:	4610      	mov	r0, r2
 800d3f4:	eba4 040c 	sub.w	r4, r4, ip
 800d3f8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800d3fc:	e7a2      	b.n	800d344 <__udivmoddi4+0x94>
 800d3fe:	f1c1 0620 	rsb	r6, r1, #32
 800d402:	408b      	lsls	r3, r1
 800d404:	fa22 fc06 	lsr.w	ip, r2, r6
 800d408:	ea4c 0c03 	orr.w	ip, ip, r3
 800d40c:	fa07 f401 	lsl.w	r4, r7, r1
 800d410:	fa20 f306 	lsr.w	r3, r0, r6
 800d414:	40f7      	lsrs	r7, r6
 800d416:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800d41a:	4323      	orrs	r3, r4
 800d41c:	fa00 f801 	lsl.w	r8, r0, r1
 800d420:	fa1f fe8c 	uxth.w	lr, ip
 800d424:	fbb7 f0f9 	udiv	r0, r7, r9
 800d428:	0c1c      	lsrs	r4, r3, #16
 800d42a:	fb09 7710 	mls	r7, r9, r0, r7
 800d42e:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800d432:	fb00 f70e 	mul.w	r7, r0, lr
 800d436:	42a7      	cmp	r7, r4
 800d438:	fa02 f201 	lsl.w	r2, r2, r1
 800d43c:	d90a      	bls.n	800d454 <__udivmoddi4+0x1a4>
 800d43e:	eb1c 0404 	adds.w	r4, ip, r4
 800d442:	f100 3aff 	add.w	sl, r0, #4294967295
 800d446:	f080 809b 	bcs.w	800d580 <__udivmoddi4+0x2d0>
 800d44a:	42a7      	cmp	r7, r4
 800d44c:	f240 8098 	bls.w	800d580 <__udivmoddi4+0x2d0>
 800d450:	3802      	subs	r0, #2
 800d452:	4464      	add	r4, ip
 800d454:	1be4      	subs	r4, r4, r7
 800d456:	b29f      	uxth	r7, r3
 800d458:	fbb4 f3f9 	udiv	r3, r4, r9
 800d45c:	fb09 4413 	mls	r4, r9, r3, r4
 800d460:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 800d464:	fb03 fe0e 	mul.w	lr, r3, lr
 800d468:	45a6      	cmp	lr, r4
 800d46a:	d909      	bls.n	800d480 <__udivmoddi4+0x1d0>
 800d46c:	eb1c 0404 	adds.w	r4, ip, r4
 800d470:	f103 37ff 	add.w	r7, r3, #4294967295
 800d474:	f080 8082 	bcs.w	800d57c <__udivmoddi4+0x2cc>
 800d478:	45a6      	cmp	lr, r4
 800d47a:	d97f      	bls.n	800d57c <__udivmoddi4+0x2cc>
 800d47c:	3b02      	subs	r3, #2
 800d47e:	4464      	add	r4, ip
 800d480:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800d484:	eba4 040e 	sub.w	r4, r4, lr
 800d488:	fba0 e702 	umull	lr, r7, r0, r2
 800d48c:	42bc      	cmp	r4, r7
 800d48e:	4673      	mov	r3, lr
 800d490:	46b9      	mov	r9, r7
 800d492:	d363      	bcc.n	800d55c <__udivmoddi4+0x2ac>
 800d494:	d060      	beq.n	800d558 <__udivmoddi4+0x2a8>
 800d496:	b15d      	cbz	r5, 800d4b0 <__udivmoddi4+0x200>
 800d498:	ebb8 0203 	subs.w	r2, r8, r3
 800d49c:	eb64 0409 	sbc.w	r4, r4, r9
 800d4a0:	fa04 f606 	lsl.w	r6, r4, r6
 800d4a4:	fa22 f301 	lsr.w	r3, r2, r1
 800d4a8:	431e      	orrs	r6, r3
 800d4aa:	40cc      	lsrs	r4, r1
 800d4ac:	e9c5 6400 	strd	r6, r4, [r5]
 800d4b0:	2100      	movs	r1, #0
 800d4b2:	e74c      	b.n	800d34e <__udivmoddi4+0x9e>
 800d4b4:	0862      	lsrs	r2, r4, #1
 800d4b6:	0848      	lsrs	r0, r1, #1
 800d4b8:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 800d4bc:	0c0b      	lsrs	r3, r1, #16
 800d4be:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d4c2:	b28a      	uxth	r2, r1
 800d4c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d4c8:	fbb3 f1f6 	udiv	r1, r3, r6
 800d4cc:	07e4      	lsls	r4, r4, #31
 800d4ce:	46b4      	mov	ip, r6
 800d4d0:	4637      	mov	r7, r6
 800d4d2:	46b6      	mov	lr, r6
 800d4d4:	231f      	movs	r3, #31
 800d4d6:	fbb0 f0f6 	udiv	r0, r0, r6
 800d4da:	1bd2      	subs	r2, r2, r7
 800d4dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d4e0:	e761      	b.n	800d3a6 <__udivmoddi4+0xf6>
 800d4e2:	4661      	mov	r1, ip
 800d4e4:	e714      	b.n	800d310 <__udivmoddi4+0x60>
 800d4e6:	4610      	mov	r0, r2
 800d4e8:	e728      	b.n	800d33c <__udivmoddi4+0x8c>
 800d4ea:	f1c3 0120 	rsb	r1, r3, #32
 800d4ee:	fa20 f201 	lsr.w	r2, r0, r1
 800d4f2:	409e      	lsls	r6, r3
 800d4f4:	fa27 f101 	lsr.w	r1, r7, r1
 800d4f8:	409f      	lsls	r7, r3
 800d4fa:	433a      	orrs	r2, r7
 800d4fc:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800d500:	fa1f fc86 	uxth.w	ip, r6
 800d504:	fbb1 f7fe 	udiv	r7, r1, lr
 800d508:	fb0e 1017 	mls	r0, lr, r7, r1
 800d50c:	0c11      	lsrs	r1, r2, #16
 800d50e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d512:	fb07 f80c 	mul.w	r8, r7, ip
 800d516:	4588      	cmp	r8, r1
 800d518:	fa04 f403 	lsl.w	r4, r4, r3
 800d51c:	d93a      	bls.n	800d594 <__udivmoddi4+0x2e4>
 800d51e:	1871      	adds	r1, r6, r1
 800d520:	f107 30ff 	add.w	r0, r7, #4294967295
 800d524:	d201      	bcs.n	800d52a <__udivmoddi4+0x27a>
 800d526:	4588      	cmp	r8, r1
 800d528:	d81f      	bhi.n	800d56a <__udivmoddi4+0x2ba>
 800d52a:	eba1 0108 	sub.w	r1, r1, r8
 800d52e:	fbb1 f8fe 	udiv	r8, r1, lr
 800d532:	fb08 f70c 	mul.w	r7, r8, ip
 800d536:	fb0e 1118 	mls	r1, lr, r8, r1
 800d53a:	b292      	uxth	r2, r2
 800d53c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800d540:	42ba      	cmp	r2, r7
 800d542:	d22f      	bcs.n	800d5a4 <__udivmoddi4+0x2f4>
 800d544:	18b2      	adds	r2, r6, r2
 800d546:	f108 31ff 	add.w	r1, r8, #4294967295
 800d54a:	d2c6      	bcs.n	800d4da <__udivmoddi4+0x22a>
 800d54c:	42ba      	cmp	r2, r7
 800d54e:	d2c4      	bcs.n	800d4da <__udivmoddi4+0x22a>
 800d550:	f1a8 0102 	sub.w	r1, r8, #2
 800d554:	4432      	add	r2, r6
 800d556:	e7c0      	b.n	800d4da <__udivmoddi4+0x22a>
 800d558:	45f0      	cmp	r8, lr
 800d55a:	d29c      	bcs.n	800d496 <__udivmoddi4+0x1e6>
 800d55c:	ebbe 0302 	subs.w	r3, lr, r2
 800d560:	eb67 070c 	sbc.w	r7, r7, ip
 800d564:	3801      	subs	r0, #1
 800d566:	46b9      	mov	r9, r7
 800d568:	e795      	b.n	800d496 <__udivmoddi4+0x1e6>
 800d56a:	eba6 0808 	sub.w	r8, r6, r8
 800d56e:	4441      	add	r1, r8
 800d570:	1eb8      	subs	r0, r7, #2
 800d572:	fbb1 f8fe 	udiv	r8, r1, lr
 800d576:	fb08 f70c 	mul.w	r7, r8, ip
 800d57a:	e7dc      	b.n	800d536 <__udivmoddi4+0x286>
 800d57c:	463b      	mov	r3, r7
 800d57e:	e77f      	b.n	800d480 <__udivmoddi4+0x1d0>
 800d580:	4650      	mov	r0, sl
 800d582:	e767      	b.n	800d454 <__udivmoddi4+0x1a4>
 800d584:	4608      	mov	r0, r1
 800d586:	e6fb      	b.n	800d380 <__udivmoddi4+0xd0>
 800d588:	4434      	add	r4, r6
 800d58a:	3802      	subs	r0, #2
 800d58c:	e732      	b.n	800d3f4 <__udivmoddi4+0x144>
 800d58e:	3f02      	subs	r7, #2
 800d590:	4432      	add	r2, r6
 800d592:	e71b      	b.n	800d3cc <__udivmoddi4+0x11c>
 800d594:	eba1 0108 	sub.w	r1, r1, r8
 800d598:	4638      	mov	r0, r7
 800d59a:	fbb1 f8fe 	udiv	r8, r1, lr
 800d59e:	fb08 f70c 	mul.w	r7, r8, ip
 800d5a2:	e7c8      	b.n	800d536 <__udivmoddi4+0x286>
 800d5a4:	4641      	mov	r1, r8
 800d5a6:	e798      	b.n	800d4da <__udivmoddi4+0x22a>

0800d5a8 <_init>:
 800d5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5aa:	bf00      	nop
 800d5ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5ae:	bc08      	pop	{r3}
 800d5b0:	469e      	mov	lr, r3
 800d5b2:	4770      	bx	lr

0800d5b4 <_fini>:
 800d5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5b6:	bf00      	nop
 800d5b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5ba:	bc08      	pop	{r3}
 800d5bc:	469e      	mov	lr, r3
 800d5be:	4770      	bx	lr
