// Seed: 3002685676
module module_0;
  assign id_1 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input wire id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri id_0,
    output tri id_1
);
  id_3 :
  assert property (@(posedge 1) id_0 == id_0)
  else if (1 ? 1 : 1'h0 && id_3) begin : LABEL_0
    #1;
    $display(1'b0, 1);
  end
  assign id_3 = ~1'h0;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
