$date
	Mon Sep  8 06:26:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bitwise $end
$var wire 1 ! r5 $end
$var wire 1 " r4 $end
$var wire 1 # r3 $end
$var wire 1 $ r2 $end
$var wire 1 % r1 $end
$var reg 1 & x $end
$var reg 1 ' y $end
$scope module dut $end
$var wire 1 % r1 $end
$var wire 1 $ r2 $end
$var wire 1 # r3 $end
$var wire 1 " r4 $end
$var wire 1 ! r5 $end
$var wire 1 & x $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
1!
$end
#5
0!
1#
1"
1'
#10
0%
0!
0'
1&
#15
1!
1$
0"
1'
#20
