{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port base_ram_if -pg 1 -y 90 -defaultsOSRD
preplace port uart_txd -pg 1 -y 420 -defaultsOSRD
preplace port system_clk -pg 1 -y 190 -defaultsOSRD
preplace port system_rst -pg 1 -y 210 -defaultsOSRD
preplace port uart_rxd -pg 1 -y 500 -defaultsOSRD
preplace port ext_ram_if -pg 1 -y 250 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -y 380 -defaultsOSRD
preplace inst axi_emc_0 -pg 1 -lvl 4 -y 90 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 2 -y 220 -defaultsOSRD
preplace inst axi_emc_1 -pg 1 -lvl 4 -y 250 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 330 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 4 -y 410 -defaultsOSRD
preplace inst core_0 -pg 1 -lvl 1 -y 200 -defaultsOSRD
preplace netloc axi_crossbar_0_M00_AXI 1 2 2 NJ 200 920
preplace netloc sin_0_1 1 0 5 NJ 500 NJ 500 NJ 500 NJ 500 1200
preplace netloc system_clk_0_1 1 0 4 30 270 330 310 630 460 930
preplace netloc axi_crossbar_0_M02_AXI 1 2 1 640
preplace netloc axi_uart16550_0_sout 1 4 1 NJ
preplace netloc util_vector_logic_0_Res 1 1 3 340 330 620 470 940
preplace netloc smartconnect_0_M00_AXI 1 3 1 N
preplace netloc axi_emc_0_EMC_INTF 1 4 1 NJ
preplace netloc axi_emc_1_EMC_INTF 1 4 1 NJ
preplace netloc system_rst_0_1 1 0 1 20
preplace netloc core_0_ibus 1 1 1 N
preplace netloc axi_crossbar_0_M01_AXI 1 2 2 NJ 220 N
preplace netloc core_0_dbus 1 1 1 N
levelinfo -pg 1 0 180 480 780 1070 1220 -top 0 -bot 520
"
}
{
   "da_board_cnt":"1"
}
