
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
ö
+Loading parts and site information from %s
36*device2V
B/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ß
!Parsing RTL primitives file [%s]
14*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
∞
*Finished parsing RTL primitives file [%s]
11*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
õ
Command: %s
53*	vivadotcl2s
_synth_design -top lloyds_kernel_top -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 776.648 ; gain = 147.391
2default:default
Ç
synthesizing module '%s'638*oasys2%
lloyds_kernel_top2default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
482default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2•
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
632default:default20
data_points_buffer_0_value_U2default:default2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
2062default:default8@Z8-3491
…
synthesizing module '%s'638*oasys2P
<lloyds_kernel_top_data_points_buffer_0_value__parameterized02default:default2ß
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
772default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Ω
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2•
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
132default:default2F
2lloyds_kernel_top_data_points_buffer_0_value_ram_U2default:default2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2ß
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
912default:default8@Z8-3491
Ω
synthesizing module '%s'638*oasys2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2ß
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
302default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 16 - type: integer 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2
12default:default2
12default:default2ß
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
302default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2P
<lloyds_kernel_top_data_points_buffer_0_value__parameterized02default:default2
22default:default2
12default:default2ß
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
772default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2•
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
632default:default20
data_points_buffer_1_value_U2default:default2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
2192default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2•
ê/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
632default:default20
data_points_buffer_2_value_U2default:default2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
2322default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
load_points_buffer2default:default2ä
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
122default:default20
grp_load_points_buffer_fu_872default:default2&
load_points_buffer2default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
2452default:default8@Z8-3491
Ñ
synthesizing module '%s'638*oasys2&
load_points_buffer2default:default2å
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
462default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
load_points_buffer_int_buffer2default:default2ñ
Å/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1022default:default2 
int_buffer_U2default:default21
load_points_buffer_int_buffer2default:default2å
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
1632default:default8@Z8-3491
¨
synthesizing module '%s'638*oasys2A
-load_points_buffer_int_buffer__parameterized02default:default2ò
Å/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1202default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
Û
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!load_points_buffer_int_buffer_ram2default:default2ñ
Å/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
132default:default27
#load_points_buffer_int_buffer_ram_U2default:default25
!load_points_buffer_int_buffer_ram2default:default2ò
Å/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1382default:default8@Z8-3491
ü
synthesizing module '%s'638*oasys25
!load_points_buffer_int_buffer_ram2default:default2ò
Å/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
342default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 48 - type: integer 
2default:default
⁄
%done synthesizing module '%s' (%s#%s)256*oasys25
!load_points_buffer_int_buffer_ram2default:default2
32default:default2
12default:default2ò
Å/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
342default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2A
-load_points_buffer_int_buffer__parameterized02default:default2
42default:default2
12default:default2ò
Å/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1202default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2&
load_points_buffer2default:default2
52default:default2
12default:default2å
v/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
462default:default8@Z8-256
’
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2.
store_output_points_buffer2default:default2í
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer.vhd2default:default2
122default:default28
$grp_store_output_points_buffer_fu_992default:default2.
store_output_points_buffer2default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
2772default:default8@Z8-3491
î
synthesizing module '%s'638*oasys2.
store_output_points_buffer2default:default2î
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer.vhd2default:default2
342default:default8@Z8-638
U
%s*synth2F
2	Parameter DataWidth bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
Ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys29
%store_output_points_buffer_int_buffer2default:default2û
â/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer_int_buffer.vhd2default:default2
932default:default2 
int_buffer_U2default:default29
%store_output_points_buffer_int_buffer2default:default2î
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer.vhd2default:default2
1312default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2I
5store_output_points_buffer_int_buffer__parameterized02default:default2†
â/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer_int_buffer.vhd2default:default2
1122default:default8@Z8-638
U
%s*synth2F
2	Parameter DataWidth bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2=
)store_output_points_buffer_int_buffer_ram2default:default2û
â/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer_int_buffer.vhd2default:default2
132default:default2?
+store_output_points_buffer_int_buffer_ram_U2default:default2=
)store_output_points_buffer_int_buffer_ram2default:default2†
â/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer_int_buffer.vhd2default:default2
1312default:default8@Z8-3491
Ø
synthesizing module '%s'638*oasys2=
)store_output_points_buffer_int_buffer_ram2default:default2†
â/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer_int_buffer.vhd2default:default2
352default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
R
%s*synth2C
/	Parameter dwidth bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 48 - type: integer 
2default:default
Í
%done synthesizing module '%s' (%s#%s)256*oasys2=
)store_output_points_buffer_int_buffer_ram2default:default2
62default:default2
12default:default2†
â/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer_int_buffer.vhd2default:default2
352default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys2I
5store_output_points_buffer_int_buffer__parameterized02default:default2
72default:default2
12default:default2†
â/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer_int_buffer.vhd2default:default2
1122default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
store_output_points_buffer2default:default2
82default:default2
12default:default2î
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer.vhd2default:default2
342default:default8@Z8-256
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2%
lloyds_kernel_top2default:default2
92default:default2
12default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
482default:default8@Z8-256
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_req_din2default:default2
02default:defaultZ8-3917
Æ
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2*
master_portB_req_write2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_rsp_read2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[31]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[30]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[29]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[28]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[27]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[26]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[25]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[24]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[23]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[22]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[21]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[20]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[19]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[18]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[17]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[16]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[15]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[14]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[13]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[12]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[11]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_address[10]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[9]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[8]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[7]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[6]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[5]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[4]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[3]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[2]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[1]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_address[0]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[31]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[30]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[29]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[28]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[27]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[26]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[25]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[24]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[23]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[22]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[21]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[20]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[19]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[18]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[17]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[16]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[15]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[14]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[13]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[12]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[11]2default:default2
02default:defaultZ8-3917
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portB_dataout[10]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[9]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[8]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[7]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[6]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[5]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[4]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[3]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[2]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[1]2default:default2
02default:defaultZ8-3917
Ø
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2+
master_portB_dataout[0]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[31]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[30]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[29]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[28]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[27]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[26]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[25]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[24]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[23]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[22]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[21]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[20]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[19]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[18]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[17]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[16]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[15]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[14]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[13]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[12]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[11]2default:default2
02default:defaultZ8-3917
≠
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2)
master_portB_size[10]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[9]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[8]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[7]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[6]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[5]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[4]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[3]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[2]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[1]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2(
master_portB_size[0]2default:default2
02default:defaultZ8-3917
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_req_full_n2default:defaultZ8-3331
è
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2,
master_portB_rsp_empty_n2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[31]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[30]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[29]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[28]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[27]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[26]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[25]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[24]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[23]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[22]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[21]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[20]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[19]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[18]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[17]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[16]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[15]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[14]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[13]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[12]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[11]2default:defaultZ8-3331
é
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2+
master_portB_datain[10]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[9]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[8]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[7]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[6]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[5]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[4]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[3]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[2]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[1]2default:defaultZ8-3331
ç
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2*
master_portB_datain[0]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[31]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[30]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[29]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[28]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[27]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[26]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[25]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[24]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[23]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[22]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[21]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[20]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[19]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[18]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[17]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[16]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[15]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[14]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[13]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[12]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[11]2default:defaultZ8-3331
ä
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2'
centres_in_addr[10]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[9]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[8]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[7]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[6]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[5]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[4]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[3]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[2]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[1]2default:defaultZ8-3331
â
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[0]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[31]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[30]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[29]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[28]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[27]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[26]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[25]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[24]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[23]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[22]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[21]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[20]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[19]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[18]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[17]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[16]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[15]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[14]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[13]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[12]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[11]2default:defaultZ8-3331
à
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2%
update_points[10]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[9]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[8]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[7]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[6]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[5]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[4]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[3]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[2]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[1]2default:defaultZ8-3331
á
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2$
update_points[0]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[31]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[30]2default:defaultZ8-3331
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33312default:default2
1002default:defaultZ17-14
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 812.469 ; gain = 183.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
≠
Loading clock regions from %s
13*device2v
b/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
Æ
Loading clock buffers from %s
11*device2w
c/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
Æ
&Loading clock placement rules from %s
318*place2n
Z/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¨
)Loading package pin functions from %s...
17*device2j
V/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
™
Loading package from %s
16*device2y
e/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
°
Loading io standards from %s
15*device2k
W/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
¿
Parsing XDC File [%s]
179*designutils2â
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc2default:defaultZ20-179
√
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2ã
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc2default:default2
12default:default8@Z12-2286
…
Finished Parsing XDC File [%s]
178*designutils2â
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
∂
%s*synth2¶
ëFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1102.242 ; gain = 472.984
2default:default
û
%s*synth2é
zFinished RTL Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1102.242 ; gain = 472.984
2default:default
ï
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2&
load_points_buffer2default:defaultZ8-802
ù
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2.
store_output_points_buffer2default:defaultZ8-802
î
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2%
lloyds_kernel_top2default:defaultZ8-802
ç
øThe signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
62default:defaultZ8-3969
»
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2&
load_points_buffer2default:defaultZ8-3354
ç
øThe signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
62default:defaultZ8-3969
u
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2
ram_reg2default:defaultZ8-3971
–
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2.
store_output_points_buffer2default:defaultZ8-3354
«
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2%
lloyds_kernel_top2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
2default:default
≤
%s*synth2¢
çFinished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1144.578 ; gain = 515.320
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 31    
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               48 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 36    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
=
%s*synth2.
Module lloyds_kernel_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
\
%s*synth2M
9Module lloyds_kernel_top_data_points_buffer_0_value_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
h
%s*synth2Y
EModule lloyds_kernel_top_data_points_buffer_0_value__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module load_points_buffer_int_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
Y
%s*synth2J
6Module load_points_buffer_int_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module load_points_buffer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 11    
2default:default
U
%s*synth2F
2Module store_output_points_buffer_int_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               48 Bit         RAMs := 1     
2default:default
a
%s*synth2R
>Module store_output_points_buffer_int_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module store_output_points_buffer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_5_reg_377_reg[6] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_5_reg_377_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_5_reg_377_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_5_reg_377_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_5_reg_377_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_5_reg_377_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_5_reg_377_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_6_reg_392_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_6_reg_392_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_6_reg_392_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_6_reg_392_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\grp_load_points_buffer_fu_87/tmp_6_reg_392_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it1_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it1_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it1_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it1_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it1_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it1_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it2_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it2_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it2_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it2_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it2_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it2_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it3_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it3_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it3_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it3_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it3_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it3_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it4_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it4_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it4_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it4_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it4_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it4_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it5_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it5_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it5_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it5_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it5_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it5_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\grp_load_points_buffer_fu_87/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2`
L\grp_load_points_buffer_fu_87/ap_reg_ppstg_exitcond2_reg_350_pp0_it6_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[31] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[30] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[29] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[28] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[27] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[26] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[25] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[24] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[23] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[22] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[21] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[20] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[19] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[18] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[17] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[16] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[15] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[14] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[13] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[12] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[11] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2P
<\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[10] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[9] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[8] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[7] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[6] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_load_points_buffer_fu_87/bus_addr_read_reg_363_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg[6] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Q
=\grp_store_output_points_buffer_fu_99/isIter0_reg_336_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\grp_store_output_points_buffer_fu_99/ap_reg_ppstg_isIter0_reg_336_pp1_it1_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2J
6grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg2default:default2
72default:default2
62default:default2î
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_points_buffer.vhd2default:default2
3372default:default8@Z8-3936
∞
+design %s has port %s driven by constant %s3447*oasys2%
lloyds_kernel_top2default:default2,
master_portA_address[31]2default:default2
02default:defaultZ8-3917
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-39172default:default2
1002default:defaultZ17-14
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1144.578 ; gain = 515.320
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
¯
%s*synth2Ë
”+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------+
2default:default
˘
%s*synth2È
‘|Module Name                               | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                   | 
2default:default
¯
%s*synth2Ë
”+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------+
2default:default
˘
%s*synth2È
‘|load_points_buffer_int_buffer_ram         | ram_reg    | 64 X 32(WRITE_FIRST)   | W | R | 64 X 32(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | load_points_buffer_int_buffer_ram/extram            | 
2default:default
˘
%s*synth2È
‘|store_output_points_buffer_int_buffer_ram | ram_reg    | 64 X 1(WRITE_FIRST)    | W |   | 64 X 1(WRITE_FIRST)    | W | R | Port A and B | 1      | 0      | store_output_points_buffer_int_buffer_ram/extram__1 | 
2default:default
˘
%s*synth2È
‘+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------+

2default:default
∆
%s*synth2∂
°Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
s
%s*synth2d
PRemoved BRAM instance from module lloyds_kernel_top due to constant propagation
2default:default
u
%s*synth2f
RRemoved 1 RAM instances from module lloyds_kernel_top due to constant propagation
2default:default
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@i_2_2/\grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[5] 2default:defaultZ8-3333
ü
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default27
#i_2_0/\FSM_onehot_ap_CS_fsm_reg[5] 2default:defaultZ8-3333
ƒ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hi_2_4/\grp_store_output_points_buffer_fu_99/FSM_onehot_ap_CS_fsm_reg[6] 2default:defaultZ8-3333
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2N
:\grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
›
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\grp_store_output_points_buffer_fu_99/FSM_onehot_ap_CS_fsm_reg[6] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
∏
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\FSM_onehot_ap_CS_fsm_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
;\grp_store_output_points_buffer_fu_99/tmp_4_reg_312_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
˝
%s*synth2Ì
ÿWrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc
2default:default
Æ
%s*synth2û
âFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\grp_store_output_points_buffer_fu_99/int_buffer_load_reg_340_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
„
%s*synth2”
æ+------------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
‰
%s*synth2‘
ø|Module Name       | RTL Name                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
„
%s*synth2”
æ+------------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
‰
%s*synth2‘
ø|lloyds_kernel_top | grp_load_points_buffer_fu_87/ap_reg_ppstg_exitcond2_reg_350_pp0_it5_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‰
%s*synth2‘
ø+------------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |CARRY4 |    24|
2default:default
;
%s*synth2,
|2     |LUT1   |     4|
2default:default
;
%s*synth2,
|3     |LUT2   |    99|
2default:default
;
%s*synth2,
|4     |LUT3   |    83|
2default:default
;
%s*synth2,
|5     |LUT4   |    14|
2default:default
;
%s*synth2,
|6     |LUT5   |    32|
2default:default
;
%s*synth2,
|7     |LUT6   |    40|
2default:default
;
%s*synth2,
|8     |SRL16E |     1|
2default:default
;
%s*synth2,
|9     |FDRE   |   261|
2default:default
;
%s*synth2,
|10    |FDSE   |     3|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
w
%s*synth2h
T+------+---------------------------------------+---------------------------+------+
2default:default
w
%s*synth2h
T|      |Instance                               |Module                     |Cells |
2default:default
w
%s*synth2h
T+------+---------------------------------------+---------------------------+------+
2default:default
w
%s*synth2h
T|1     |top                                    |                           |   561|
2default:default
w
%s*synth2h
T|2     |  grp_store_output_points_buffer_fu_99 |store_output_points_buffer |   204|
2default:default
w
%s*synth2h
T|3     |  grp_load_points_buffer_fu_87         |load_points_buffer         |   176|
2default:default
w
%s*synth2h
T+------+---------------------------------------+---------------------------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 453 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1179.637 ; gain = 550.379
2default:default
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
462default:default2
2952default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:342default:default2
00:00:422default:default2
1529.1172default:default2
803.4692default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ç
vreport_utilization: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1531.133 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue Jun 10 14:58:05 20142default:defaultZ17-206