/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [2:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_46z;
  wire [9:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_14z;
  wire [19:0] celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_28z ? celloutsig_0_0z[6] : celloutsig_0_13z[4]);
  assign celloutsig_0_38z = !(celloutsig_0_22z ? celloutsig_0_22z : celloutsig_0_21z[3]);
  assign celloutsig_1_1z = !(celloutsig_1_0z[5] ? celloutsig_1_0z[16] : celloutsig_1_0z[1]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_0z[2]);
  assign celloutsig_1_8z = !(celloutsig_1_0z[13] ? celloutsig_1_6z : celloutsig_1_2z);
  assign celloutsig_1_19z = !(celloutsig_1_10z ? celloutsig_1_5z[1] : celloutsig_1_6z);
  assign celloutsig_0_7z = !(celloutsig_0_5z[2] ? celloutsig_0_5z[6] : celloutsig_0_0z[3]);
  assign celloutsig_0_14z = !(celloutsig_0_10z[1] ? _00_ : celloutsig_0_5z[0]);
  reg [4:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= { celloutsig_0_2z[18:17], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign { _01_[4], _00_, _01_[2:0] } = _11_;
  reg [12:0] _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 13'h0000;
    else _12_ <= celloutsig_1_16z[13:1];
  assign out_data[140:128] = _12_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[114:97] & in_data[164:147];
  assign celloutsig_1_4z = celloutsig_1_0z[15:11] & { celloutsig_1_3z[4:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_0z[5:3] & in_data[139:137];
  assign celloutsig_0_10z = { _02_[2:1], celloutsig_0_1z } & { _00_, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z } & celloutsig_0_10z;
  assign celloutsig_0_3z = { celloutsig_0_2z[15:12], celloutsig_0_0z } < { in_data[70:60], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_4z[1:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } < { in_data[103:100], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_7z[10:9], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } < celloutsig_1_0z[9:1];
  assign celloutsig_0_12z = { celloutsig_0_10z[2], celloutsig_0_8z, celloutsig_0_3z } < { _02_[1:0], celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_5z[7:4], celloutsig_0_8z } < { celloutsig_0_5z[7:2], celloutsig_0_20z };
  assign celloutsig_0_23z = { celloutsig_0_5z[4:0], celloutsig_0_18z, celloutsig_0_14z } < { celloutsig_0_16z[4:3], celloutsig_0_14z, _02_, celloutsig_0_20z };
  assign celloutsig_0_28z = celloutsig_0_0z[5:1] < { _01_[4], _00_, _01_[2:0] };
  assign celloutsig_0_30z = { celloutsig_0_5z, celloutsig_0_23z } < { celloutsig_0_15z[1:0], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_3z, _02_, celloutsig_0_18z };
  assign celloutsig_0_46z = celloutsig_0_3z ? { _01_[4], _00_, _01_[2:1], celloutsig_0_9z } : { celloutsig_0_5z[7], celloutsig_0_9z, celloutsig_0_28z, 1'h0, celloutsig_0_7z };
  assign celloutsig_1_9z = celloutsig_1_8z ? { in_data[108:107], celloutsig_1_1z } : { celloutsig_1_1z, 2'h1 };
  assign celloutsig_0_5z = celloutsig_0_2z[11] ? { celloutsig_0_0z[6:0], celloutsig_0_3z } : celloutsig_0_0z;
  assign celloutsig_1_16z = celloutsig_1_2z ? { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_14z } : { celloutsig_1_7z[10:3], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_13z = celloutsig_0_0z[5] ? celloutsig_0_11z[11:4] : celloutsig_0_11z[14:7];
  assign celloutsig_0_2z = in_data[27] ? { in_data[32:28], 1'h1, in_data[26:11] } : in_data[90:69];
  assign celloutsig_0_40z = ~ { celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_30z };
  assign celloutsig_0_47z = ~ { celloutsig_0_40z[9:1], celloutsig_0_35z };
  assign celloutsig_1_7z = ~ { in_data[123:119], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_14z = ~ in_data[101:96];
  assign celloutsig_0_8z = ~ _01_[2:0];
  assign celloutsig_0_11z = ~ { celloutsig_0_8z[1], celloutsig_0_10z, _01_[4], _00_, _01_[2:0], celloutsig_0_5z };
  assign celloutsig_0_21z = ~ celloutsig_0_5z[6:2];
  assign celloutsig_0_0z = in_data[30:23] | in_data[72:65];
  assign celloutsig_1_3z = { celloutsig_1_0z[2:0], celloutsig_1_2z, celloutsig_1_1z } | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_48z = & { celloutsig_0_46z[4], celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_15z };
  assign celloutsig_0_9z = & { celloutsig_0_8z, in_data[20:1], celloutsig_0_0z };
  assign celloutsig_0_1z = & celloutsig_0_0z;
  assign celloutsig_0_18z = & { celloutsig_0_12z, celloutsig_0_11z[11:7], celloutsig_0_10z };
  assign celloutsig_0_20z = & { celloutsig_0_12z, celloutsig_0_2z[5:4] };
  assign { celloutsig_0_16z[2], celloutsig_0_16z[0], celloutsig_0_16z[6:3] } = ~ { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_2z[17:14] };
  assign _01_[3] = _00_;
  assign celloutsig_0_16z[1] = celloutsig_0_16z[2];
  assign { out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
