// Seed: 2989475241
module module_0 ();
  wire id_1;
  assign module_1.id_3 = 0;
  assign id_1 = ~|1;
  reg id_2 = 1;
  always @(*) begin : LABEL_0
    #1 begin : LABEL_0
      id_2 <= 1;
    end
  end
  wire id_3 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2
    , id_21,
    input wand id_3,
    input uwire id_4,
    input wor id_5
    , id_22,
    input tri0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input uwire id_9,
    output tri1 id_10
    , id_23,
    output supply1 id_11,
    output tri1 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input wand id_18,
    input tri0 id_19
);
  module_0 modCall_1 ();
  tri0 id_24 = id_18;
  wire id_25;
  tri0 id_26 = 1'b0;
  wire id_27;
endmodule
