# Active SVF file /home/IC/Labs/System/Backend/DFT/SYS_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Labs/System/Backend/DFT/SYS_TOP.svf
# Timestamp : Wed Oct  1 21:05:02 2025
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Labs/System/Backend/DFT } \
    { analyze { -format verilog -library WORK \{ /home/IC/Labs/System/RTL/ALU/ALU_16B.v /home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v /home/IC/Labs/System/RTL/Clock_Gating/CLK_GATE.v /home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v /home/IC/Labs/System/RTL/RegFile/Register_file8_16.v /home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v /home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v /home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v /home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v /home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v /home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v /home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v /home/IC/Labs/System/RTL/UART/UART_RX/Uart_Rx_Top.v /home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v /home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v /home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v /home/IC/Labs/System/RTL/UART/UART_TX/UART_TX_TOP.v /home/IC/Labs/System/RTL/SYS_TOP/System_Top_dft.v /home/IC/Labs/System/RTL/SYS_TOP/mux2X1.v /home/IC/Labs/System/RTL/ASYNC_FIFO/ASYNC_FIFO.v /home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v /home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v /home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v \} } } \
    { analyze { -format sverilog -library WORK \{ /home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv /home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv /home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv \} } } } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_mux2X1 } \
  -linked { mux2X1 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { RX } \
  -linked { UART_RX_TOP } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { Data_sync } \
  -linked { DATA_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { REGISTER } \
  -linked { Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U_system_control } \
  -linked { system_control } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { Prescalemux } \
  -linked { P_MUX } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { clock_divider_RX } \
  -linked { ClkDiv } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { RSTSYNC1 } \
  -linked { RST_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { ALU } \
  -linked { ALU_16B } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/ALU/ALU_16B.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { FIFO } \
  -linked { ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { TX } \
  -linked { UART_TX } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { pulse_gen } \
  -linked { pulse_gen } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { DUT1 } \
  -linked { FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { DUT2 } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { DUT3 } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { DUT4 } \
  -linked { parity_check } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { DUT5 } \
  -linked { deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { DUT6 } \
  -linked { strt_check } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { DUT7 } \
  -linked { stop_check } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3 } \
  -instance { MEM } \
  -linked { FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3 } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3 } \
  -instance { WR } \
  -linked { FIFO_WR_ADDR_SIZE3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3 } \
  -instance { RD } \
  -linked { FIFO_RD_ADDR_SIZE3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3 } \
  -instance { sync_r2w } \
  -linked { DF_SYNC_BUS_WIDTH4 } 

guide_instance_map \
  -design { UART_TX } \
  -instance { DUT1 } \
  -linked { Serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { DUT2 } \
  -linked { uart_fsm } 

guide_instance_map \
  -design { UART_TX } \
  -instance { DUT3 } \
  -linked { parity_calc } 

guide_instance_map \
  -design { UART_TX } \
  -instance { DUT4 } \
  -linked { mux } 

guide_environment \
  { { elaborate { -library WORK SYS_TOP } } \
    { current_design SYS_TOP } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { clock_divider_RX ClkDiv_0 } \
    { clock_divider_TX ClkDiv_0 } \
    { FIFO/sync_r2w DF_SYNC_BUS_WIDTH4_0 } \
    { FIFO/sync_w2r DF_SYNC_BUS_WIDTH4_0 } \
    { RSTSYNC1 RST_SYNC_NUM_STAGES2_0 } \
    { RSTSYNC2 RST_SYNC_NUM_STAGES2_0 } \
    { U2_mux2X1 mux2X1_0 } \
    { U6_mux2X1 mux2X1_0 } \
    { U7_mux2X1 mux2X1_0 } \
    { U0_mux2X1 mux2X1_1 } \
    { U1_mux2X1 mux2X1_1 } \
    { U3_mux2X1 mux2X1_1 } \
    { U4_mux2X1 mux2X1_1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 8 src4 } \
  -output { 1 src6 } \
  -output { 1 src5 } \
  -pre_resource { { 1 } gt_31 = UGT { { src4 } { `b00000001 } } } \
  -pre_resource { { 1 } gt_64 = UGT { { src4 } { `b00000001 } } } \
  -pre_assign { src6 = { gt_31.out.1 } } \
  -pre_assign { src5 = { gt_64.out.1 } } \
  -post_resource { { 1 0 } r76 = CMP2A { { `b00000001 } { src4 } { 0 } { 0 } } } \
  -post_assign { src6 = { r76.out.1 } } \
  -post_assign { src5 = { r76.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 8 src8 } \
  -input { 8 src3 } \
  -output { 1 src9 } \
  -output { 1 src10 } \
  -pre_resource { { 1 } gte_34 = UGTE { { src8 } { src3 } } } \
  -pre_resource { { 1 } gte_40 = UGTE { { src8 } { src3 } } } \
  -pre_assign { src9 = { gte_34.out.1 } } \
  -pre_assign { src10 = { gte_40.out.1 } } \
  -post_resource { { 1 0 } r77 = CMP2A { { src3 } { src8 } { 0 } { 1 } } } \
  -post_assign { src9 = { r77.out.1 } } \
  -post_assign { src10 = { r77.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 7 src1 } \
  -output { 8 src3 } \
  -pre_resource { { 8 } sub_19 = USUB { { src1 ZERO 8 } { `b00000001 } } } \
  -pre_assign { src3 = { sub_19.out.1 } } \
  -post_resource { { 8 } sub_19 = SUB { { src1 ZERO 8 } { `b00000001 } } } \
  -post_assign { src3 = { sub_19.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 8 src3 } \
  -output { 8 src7 } \
  -pre_resource { { 8 } add_20 = UADD { { src3 } { `b00000001 } } } \
  -pre_assign { src7 = { add_20.out.1 } } \
  -post_resource { { 8 } add_20 = ADD { { src3 } { `b00000001 } } } \
  -post_assign { src7 = { add_20.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 8 src8 } \
  -input { 8 src7 } \
  -output { 1 src11 } \
  -pre_resource { { 1 } gte_40_2 = UGTE { { src8 } { src7 } } } \
  -pre_assign { src11 = { gte_40_2.out.1 } } \
  -post_resource { { 1 0 } gte_40_2 = CMP2A { { src7 } { src8 } { 0 } { 1 } } } \
  -post_assign { src11 = { gte_40_2.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 8 src8 } \
  -output { 8 src12 } \
  -pre_resource { { 8 } add_49 = UADD { { src8 } { `b00000001 } } } \
  -pre_assign { src12 = { add_49.out.1 } } \
  -post_resource { { 8 } add_49 = ADD { { src8 } { `b00000001 } } } \
  -post_assign { src12 = { add_49.out.1 } } 

guide_transformation \
  -design { Serializer } \
  -type { map } \
  -input { 4 src52 } \
  -output { 1 src54 } \
  -pre_resource { { 1 } lt_32 = ULT { { src52 } { `b0111 } } } \
  -pre_assign { src54 = { lt_32.out.1 } } \
  -post_resource { { 1 0 } lt_32 = CMP2A { { src52 } { `b0111 } { 0 } { 0 } } } \
  -post_assign { src54 = { lt_32.out.1 } } 

guide_transformation \
  -design { Serializer } \
  -type { map } \
  -input { 4 src52 } \
  -output { 4 src56 } \
  -pre_resource { { 4 } add_36 = UADD { { src52 } { `b0001 } } } \
  -pre_assign { src56 = { add_36.out.1 } } \
  -post_resource { { 4 } add_36 = ADD { { src52 } { `b0001 } } } \
  -post_assign { src56 = { add_36.out.1 } } 

guide_reg_constant \
  -design { Serializer } \
  { COUNT_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { Serializer } \
  { S_DATA_reg[7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { FIFO_RD_ADDR_SIZE3 } \
  -type { map } \
  -input { 4 src75 } \
  -input { 1 src76 } \
  -output { 4 src77 } \
  -pre_resource { { 4 } add_33 = UADD { { src75 } { src76 ZERO 4 } } } \
  -pre_assign { src77 = { add_33.out.1 } } \
  -post_resource { { 4 } add_33 = ADD { { src75 } { src76 ZERO 4 } } } \
  -post_assign { src77 = { add_33.out.1 } } 

guide_transformation \
  -design { FIFO_RD_ADDR_SIZE3 } \
  -type { map } \
  -input { 4 src78 } \
  -input { 4 src79 } \
  -output { 1 src80 } \
  -pre_resource { { 1 } eq_35 = EQ { { src78 } { src79 } } } \
  -pre_assign { src80 = { eq_35.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_35 = CMP6 { { src78 } { src79 } { 0 } } } \
  -post_assign { src80 = { eq_35.out.5 } } 

guide_transformation \
  -design { FIFO_WR_ADDR_SIZE3 } \
  -type { map } \
  -input { 4 src81 } \
  -input { 1 src82 } \
  -output { 4 src83 } \
  -pre_resource { { 4 } add_36 = UADD { { src81 } { src82 ZERO 4 } } } \
  -pre_assign { src83 = { add_36.out.1 } } \
  -post_resource { { 4 } add_36 = ADD { { src81 } { src82 ZERO 4 } } } \
  -post_assign { src83 = { add_36.out.1 } } 

guide_transformation \
  -design { FIFO_WR_ADDR_SIZE3 } \
  -type { map } \
  -input { 2 src84 } \
  -input { 2 src85 } \
  -output { 1 src86 } \
  -pre_resource { { 1 } eq_39 = EQ { { src84 } { src85 } } } \
  -pre_assign { src86 = { eq_39.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_39 = CMP6 { { src84 } { src85 } { 0 } } } \
  -post_assign { src86 = { eq_39.out.5 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { share } \
  -input { 8 src90 } \
  -input { 8 src91 } \
  -output { 1 src95 } \
  -output { 1 src94 } \
  -output { 1 src93 } \
  -pre_resource { { 1 } eq_92 = EQ { { src90 } { src91 } } } \
  -pre_resource { { 1 } gt_97 = UGT { { src90 } { src91 } } } \
  -pre_resource { { 1 } lt_102 = ULT { { src90 } { src91 } } } \
  -pre_assign { src95 = { eq_92.out.1 } } \
  -pre_assign { src94 = { gt_97.out.1 } } \
  -pre_assign { src93 = { lt_102.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r72 = CMP6 { { src90 } { src91 } { 0 } } } \
  -post_assign { src95 = { r72.out.5 } } \
  -post_assign { src94 = { r72.out.3 } } \
  -post_assign { src93 = { r72.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src90 } \
  -input { 8 src91 } \
  -output { 9 src92 } \
  -pre_resource { { 9 } add_39 = UADD { { src90 ZERO 9 } { src91 ZERO 9 } } } \
  -pre_assign { src92 = { add_39.out.1 } } \
  -post_resource { { 9 } add_39 = ADD { { src90 ZERO 9 } { src91 ZERO 9 } } } \
  -post_assign { src92 = { add_39.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src90 } \
  -input { 8 src91 } \
  -output { 9 src97 } \
  -pre_resource { { 9 } sub_44 = USUB { { src90 ZERO 9 } { src91 ZERO 9 } } } \
  -pre_assign { src97 = { sub_44.out.1 } } \
  -post_resource { { 9 } sub_44 = SUB { { src90 ZERO 9 } { src91 ZERO 9 } } } \
  -post_assign { src97 = { sub_44.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src90 } \
  -input { 8 src91 } \
  -output { 16 src96 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src90 } { src91 } { 0 } } } \
  -pre_assign { src96 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src90 } { src91 } { 0 } } } \
  -post_assign { src96 = { mult_49.out.1 } } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src90 } \
  -input { 8 src91 } \
  -output { 8 src98 } \
  -pre_resource { { 8 } div_56 = UDIV { { src90 } { src91 } } } \
  -pre_assign { src98 = { div_56.out.1 } } \
  -post_resource { { 8 } div_56 = UDIV { { src90 } { src91 } } } \
  -post_assign { src98 = { div_56.out.1 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 6 src196 } \
  -output { 7 src198 } \
  -pre_resource { { 7 } sub_20 = USUB { { src196 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src198 = { sub_20.out.1 } } \
  -post_resource { { 7 } sub_20 = SUB { { src196 ZERO 7 } { `b0000001 } } } \
  -post_assign { src198 = { sub_20.out.1 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 5 src199 } \
  -input { 32 src200 } \
  -output { 1 src201 } \
  -pre_resource { { 1 } eq_20 = EQ { { src199 ZERO 32 } { src200 } } } \
  -pre_assign { src201 = { eq_20.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_20 = CMP6 { { src199 ZERO 32 } { src200 } { 0 } } } \
  -post_assign { src201 = { eq_20.out.5 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 3 src202 } \
  -output { 3 src203 } \
  -pre_resource { { 3 } add_24 = UADD { { src202 } { `b001 } } } \
  -pre_assign { src203 = { add_24.out.1 } } \
  -post_resource { { 3 } add_24 = ADD { { src202 } { `b001 } } } \
  -post_assign { src203 = { add_24.out.1 } } 

guide_transformation \
  -design { parity_check } \
  -type { map } \
  -input { 6 src211 } \
  -output { 7 src213 } \
  -pre_resource { { 7 } sub_25 = USUB { { src211 ZERO 7 } { `b0000010 } } } \
  -pre_assign { src213 = { sub_25.out.1 } } \
  -post_resource { { 7 } sub_25 = SUB { { src211 ZERO 7 } { `b0000010 } } } \
  -post_assign { src213 = { sub_25.out.1 } } 

guide_transformation \
  -design { parity_check } \
  -type { map } \
  -input { 5 src214 } \
  -input { 32 src215 } \
  -output { 1 src216 } \
  -pre_resource { { 1 } eq_25 = EQ { { src214 ZERO 32 } { src215 } } } \
  -pre_assign { src216 = { eq_25.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_25 = CMP6 { { src214 ZERO 32 } { src215 } { 0 } } } \
  -post_assign { src216 = { eq_25.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { tree } \
  -input { 1 src222 } \
  -input { 1 src223 } \
  -input { 1 src225 } \
  -output { 3 O1 } \
  -pre_resource { { 2 } add_48 = UADD { { src222 ZERO 2 } { src223 ZERO 2 } } } \
  -pre_resource { { 3 } add_48_2 = UADD { { add_48.out.1 ZERO 3 } { src225 ZERO 3 } } } \
  -pre_assign { O1 = { add_48_2 } } \
  -post_resource { { 3 } add_1_root_add_48_2 = UADD { { src223 ZERO 3 } { src225 ZERO 3 } { src222 } } } \
  -post_assign { O1 = { add_1_root_add_48_2 } } 

guide_transformation \
  -design { data_sampling } \
  -type { tree } \
  -input { 1 src222 } \
  -input { 1 src223 } \
  -input { 1 src225 } \
  -output { 3 O1 } \
  -pre_resource { { 2 } add_38 = UADD { { src222 ZERO 2 } { src223 ZERO 2 } } } \
  -pre_resource { { 3 } add_38_2 = UADD { { add_38.out.1 ZERO 3 } { src225 ZERO 3 } } } \
  -pre_assign { O1 = { add_38_2 } } \
  -post_resource { { 3 } add_1_root_add_38_2 = UADD { { src223 ZERO 3 } { src225 ZERO 3 } { src222 } } } \
  -post_assign { O1 = { add_1_root_add_38_2 } } 

guide_transformation \
  -design { data_sampling } \
  -type { tree } \
  -input { 1 src222 } \
  -input { 1 src223 } \
  -input { 1 src225 } \
  -output { 3 O1 } \
  -pre_resource { { 2 } add_28 = UADD { { src222 ZERO 2 } { src223 ZERO 2 } } } \
  -pre_resource { { 3 } add_28_2 = UADD { { add_28.out.1 ZERO 3 } { src225 ZERO 3 } } } \
  -pre_assign { O1 = { add_28_2 } } \
  -post_resource { { 3 } add_1_root_add_28_2 = UADD { { src223 ZERO 3 } { src225 ZERO 3 } { src222 } } } \
  -post_assign { O1 = { add_1_root_add_28_2 } } 

guide_transformation \
  -design { data_sampling } \
  -type { share } \
  -input { 1 src223 } \
  -input { 1 src225 } \
  -input { 1 src222 } \
  -output { 3 src230 } \
  -output { 3 src229 } \
  -output { 3 src226 } \
  -pre_resource { { 3 } add_1_root_add_28_2 = UADD { { src223 ZERO 3 } { src225 ZERO 3 } { src222 } } } \
  -pre_resource { { 3 } add_1_root_add_38_2 = UADD { { src223 ZERO 3 } { src225 ZERO 3 } { src222 } } } \
  -pre_resource { { 3 } add_1_root_add_48_2 = UADD { { src223 ZERO 3 } { src225 ZERO 3 } { src222 } } } \
  -pre_assign { src230 = { add_1_root_add_28_2.out.1 } } \
  -pre_assign { src229 = { add_1_root_add_38_2.out.1 } } \
  -pre_assign { src226 = { add_1_root_add_48_2.out.1 } } \
  -post_resource { { 3 } r82 = ADD { { src223 ZERO 3 } { src225 ZERO 3 } { src222 } } } \
  -post_assign { src230 = { r82.out.1 } } \
  -post_assign { src229 = { r82.out.1 } } \
  -post_assign { src226 = { r82.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src255 } \
  -output { 7 src257 } \
  -pre_resource { { 7 } sub_21 = USUB { { src255 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src257 = { sub_21.out.1 } } \
  -post_resource { { 7 } sub_21 = SUB { { src255 ZERO 7 } { `b0000001 } } } \
  -post_assign { src257 = { sub_21.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 5 src258 } \
  -input { 32 src259 } \
  -output { 1 src260 } \
  -pre_resource { { 1 } eq_21 = EQ { { src258 ZERO 32 } { src259 } } } \
  -pre_assign { src260 = { eq_21.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_21 = CMP6 { { src258 ZERO 32 } { src259 } { 0 } } } \
  -post_assign { src260 = { eq_21.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 4 src261 } \
  -output { 4 src262 } \
  -pre_resource { { 4 } add_25 = UADD { { src261 } { `b0001 } } } \
  -pre_assign { src262 = { add_25.out.1 } } \
  -post_resource { { 4 } add_25 = ADD { { src261 } { `b0001 } } } \
  -post_assign { src262 = { add_25.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 5 src258 } \
  -output { 5 src263 } \
  -pre_resource { { 5 } add_30 = UADD { { src258 } { `b00001 } } } \
  -pre_assign { src263 = { add_30.out.1 } } \
  -post_resource { { 5 } add_30 = ADD { { src258 } { `b00001 } } } \
  -post_assign { src263 = { add_30.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { map } \
  -input { 6 src270 } \
  -output { 7 src272 } \
  -pre_resource { { 7 } sub_70 = USUB { { src270 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src272 = { sub_70.out.1 } } \
  -post_resource { { 7 } sub_70 = SUB { { src270 ZERO 7 } { `b0000001 } } } \
  -post_assign { src272 = { sub_70.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { map } \
  -input { 5 src273 } \
  -input { 32 src274 } \
  -output { 1 src275 } \
  -pre_resource { { 1 } eq_70 = EQ { { src273 ZERO 32 } { src274 } } } \
  -pre_assign { src275 = { eq_70.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_70 = CMP6 { { src273 ZERO 32 } { src274 } { 0 } } } \
  -post_assign { src275 = { eq_70.out.5 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U4_mux2X1 mux2X1_2 } \
    { U3_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_4 } \
    { clock_divider_TX ClkDiv_1 } \
    { RSTSYNC2 RST_SYNC_NUM_STAGES2_1 } \
    { FIFO/sync_w2r DF_SYNC_BUS_WIDTH4_1 } \
    { U7_mux2X1 mux2X1_5 } \
    { U6_mux2X1 mux2X1_6 } \
    { U7_mux2X1/U1 mux2X1_0_MUX_OP_2_1_1_0 } \
    { U6_mux2X1/U1 mux2X1_0_MUX_OP_2_1_1_1 } \
    { U2_mux2X1/U1 mux2X1_0_MUX_OP_2_1_1_2 } \
    { U4_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_0 } \
    { U3_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_1 } \
    { U1_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_2 } \
    { U0_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_3 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { ALU/div_56 ALU_16B_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_16B } \
  -type { map } \
  -input { 8 src122 } \
  -input { 8 src123 } \
  -output { 16 src124 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src122 } { src123 } { 0 } } } \
  -pre_assign { src124 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src122 } { src123 } { 0 } } } \
  -post_assign { src124 = { mult_49.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { ALU/dp_cluster_0/mult_49 ALU_16B_DW02_mult_0 } } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { ALU/div_56 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { ALU/mult_49 } \
  -arch { csa } 

guide_uniquify \
  -design { SYS_TOP } \
  { { Data_sync DATA_SYNC_NUM_STAGES2_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO/MEM FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO/RD FIFO_RD_ADDR_SIZE3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO/WR FIFO_WR_ADDR_SIZE3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO/sync_r2w DF_SYNC_BUS_WIDTH4_test_0 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO/sync_w2r DF_SYNC_BUS_WIDTH4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { REGISTER Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RSTSYNC1 RST_SYNC_NUM_STAGES2_test_0 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RSTSYNC2 RST_SYNC_NUM_STAGES2_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX UART_RX_TOP_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX/DUT1 FSM_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX/DUT3 data_sampling_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX/DUT4 parity_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX/DUT5 deserializer_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX/DUT6 strt_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { TX UART_TX_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { TX/DUT1 Serializer_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { TX/DUT2 uart_fsm_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { TX/DUT3 parity_calc_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U_system_control system_control_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { clock_divider_RX ClkDiv_test_0 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { clock_divider_TX ClkDiv_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { pulse_gen pulse_gen_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX/DUT7 stop_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { ALU ALU_16B_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RX/DUT2 edge_bit_counter_test_1 } } 

guide_scan_input \
  -design { SYS_TOP } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { SYS_TOP } \
  -disable_value { 1 } \
  -ports { test_mode } 

guide_ununiquify \
  -design { SYS_TOP } \
  { { FIFO/sync_r2w DF_SYNC_BUS_WIDTH4_test_1 } \
    { RSTSYNC1 RST_SYNC_NUM_STAGES2_test_1 } \
    { U6_mux2X1 mux2X1_5 } \
    { U2_mux2X1 mux2X1_5 } \
    { U4_mux2X1 mux2X1_5 } \
    { U3_mux2X1 mux2X1_5 } \
    { U1_mux2X1 mux2X1_5 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U4_mux2X1 mux2X1_2 } \
    { U3_mux2X1 mux2X1_2 } \
    { U1_mux2X1 mux2X1_2 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U7_mux2X1 mux2X1_5 } \
    { U6_mux2X1 mux2X1_6 } \
    { U2_mux2X1 mux2X1_0 } \
    { FIFO/sync_w2r DF_SYNC_BUS_WIDTH4_test_1 } \
    { FIFO/sync_r2w DF_SYNC_BUS_WIDTH4_test_0 } \
    { RSTSYNC2 RST_SYNC_NUM_STAGES2_test_1 } \
    { RSTSYNC1 RST_SYNC_NUM_STAGES2_test_0 } \
    { U4_mux2X1 mux2X1_2 } \
    { U3_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_4 } } 

#---- Recording stopped at Wed Oct  1 21:05:38 2025

setup
