
---------- Begin Simulation Statistics ----------
final_tick                               1012051615500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 685651                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709168                       # Number of bytes of host memory used
host_op_rate                                  1001668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   729.23                       # Real time elapsed on the host
host_tick_rate                             1387828825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450365                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.012052                       # Number of seconds simulated
sim_ticks                                1012051615500                       # Number of ticks simulated
system.cpu.Branches                          37843254                       # Number of branches fetched
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450365                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   225946812                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        616831                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    70038706                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        534101                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   687734691                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            56                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2024103231                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2024103231                       # Number of busy cycles
system.cpu.num_cc_register_reads            180840253                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245101                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     31770444                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_func_calls                     1453964                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             729688772                       # Number of integer alu accesses
system.cpu.num_int_insts                    729688772                       # number of integer instructions
system.cpu.num_int_register_reads          1698743224                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892853                       # number of times the integer registers were written
system.cpu.num_load_insts                   225946804                       # Number of load instructions
system.cpu.num_mem_refs                     295985508                       # number of memory refs
system.cpu.num_store_insts                   70038704                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                329042      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                 434348870     59.44%     59.49% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                      15      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                      122      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdCvt                      120      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMisc                     205      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::MemRead                225946726     30.92%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038540      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  78      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730684669                       # Class of executed instruction
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       266299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        570740                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       630618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       115059                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1278614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         115059                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             147781                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       178499                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87800                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156660                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        147781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       875181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       875181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30908160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30908160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30908160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304441                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1292675000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1629511000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            324574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       607012                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          372645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           323422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          323422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1924622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1926610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     68832960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               68896576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          349039                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11423936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           997035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.115402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.319507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 881975     88.46%     88.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 115060     11.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             997035                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1067820000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         970503000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1491000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               343554                       # number of demand (read+write) hits
system.l2.demand_hits::total                   343555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data              343554                       # number of overall hits
system.l2.overall_hits::total                  343555                       # number of overall hits
system.l2.demand_misses::.cpu.inst                993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303448                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               993                       # number of overall misses
system.l2.overall_misses::.cpu.data            303448                       # number of overall misses
system.l2.overall_misses::total                304441                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     77378500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24863240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24940618500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     77378500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24863240000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24940618500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           647002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               647996                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          647002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              647996                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.469006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.469819                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.469006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.469819                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77923.967774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81935.751760                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81922.666461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77923.967774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81935.751760                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81922.666461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              178499                       # number of writebacks
system.l2.writebacks::total                    178499                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304441                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304441                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     67448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21828760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21896208500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21828760000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21896208500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.469006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.469819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.469006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.469819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67923.967774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71935.751760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71922.666461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67923.967774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71935.751760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71922.666461                       # average overall mshr miss latency
system.l2.replacements                         349039                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       428513                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           428513                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       428513                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       428513                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        32319                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         32319                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            166762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                166762                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          156660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156660                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13042444500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13042444500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        323422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            323422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.484383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.484383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83253.188434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83253.188434                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       156660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11475844500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11475844500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.484383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.484383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73253.188434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73253.188434                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     77378500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77378500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77923.967774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77923.967774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67923.967774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67923.967774                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        176792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            176792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       146788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11820795500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11820795500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.453637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.453637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80529.712919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80529.712919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       146788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10352915500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10352915500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.453637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.453637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70529.712919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70529.712919                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32639.268110                       # Cycle average of tags in use
system.l2.tags.total_refs                     1246294                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    381807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.264199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5191.034609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.793027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27395.440473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.158418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.836042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996071                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32517                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10610711                       # Number of tag accesses
system.l2.tags.data_accesses                 10610711                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          63552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19420672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19484224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11423936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11423936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       178499                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             178499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             62795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19189409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19252204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        62795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            62795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11287899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11287899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11287899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            62795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19189409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30540102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    178499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.353117212500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1041626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             168373                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     178499                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   178499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11535                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3743416750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1521360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9448516750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12302.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31052.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   185585                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101015                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               178499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  295683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       196149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.512585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.710168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.243803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       134344     68.49%     68.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27488     14.01%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11586      5.91%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4598      2.34%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9303      4.74%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1136      0.58%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      0.48%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          867      0.44%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5885      3.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       196149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.333494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.667976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10212     98.57%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          124      1.20%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           19      0.18%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.227510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.196583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4153     40.09%     40.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      0.86%     40.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5727     55.28%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              390      3.76%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19473408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11422528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19484224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11423936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        19.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1012018338500                       # Total gap between requests
system.mem_ctrls.avgGap                    2095536.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        63552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19409856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11422528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 62795.216199128736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19178721.423620909452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11286507.353043202311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       178499                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26917250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9421599500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22754188099000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27107.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31048.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 127475157.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            689981040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            366733620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1076983320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          465832800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     79890292560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      80941672950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     320466411840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       483897908130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.135602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 832308322000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33794540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 145948753500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            710522820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            377651835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1095518760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          465817140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79890292560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      83349308490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     318438929280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       484328040885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        478.560612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 827013938750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33794540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 151243136750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    687733697                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687733697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    687733697                       # number of overall hits
system.cpu.icache.overall_hits::total       687733697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          994                       # number of overall misses
system.cpu.icache.overall_misses::total           994                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     79875500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79875500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79875500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79875500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    687734691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687734691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    687734691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687734691                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80357.645875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80357.645875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80357.645875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80357.645875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78881500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78881500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79357.645875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79357.645875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79357.645875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79357.645875                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    687733697                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687733697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           994                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79875500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79875500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    687734691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687734691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80357.645875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80357.645875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79357.645875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79357.645875                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           680.783511                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687734691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          691886.007042                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   680.783511                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.041552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.041552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          994                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          962                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.060669                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1375470376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1375470376                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    295338516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        295338516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    295338516                       # number of overall hits
system.cpu.dcache.overall_hits::total       295338516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       630618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         630618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       647002                       # number of overall misses
system.cpu.dcache.overall_misses::total        647002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28768094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28768094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28768094000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28768094000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    295969134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    295985518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45618.891310                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45618.891310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44463.686356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44463.686356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       245572                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5351                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.892730                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       428513                       # number of writebacks
system.cpu.dcache.writebacks::total            428513                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       630618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       630618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       647002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       647002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28137476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28137476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29441272493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29441272493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002186                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002186                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44618.891310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44618.891310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45504.144490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45504.144490                       # average overall mshr miss latency
system.cpu.dcache.replacements                 630618                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    225623232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225623232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       307196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        307196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13166069500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13166069500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    225930428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001360                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001360                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42858.857212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42858.857212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       307196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       307196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12858873500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12858873500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41858.857212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41858.857212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     69715284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69715284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       323422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       323422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15602024500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15602024500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70038706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48240.455195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48240.455195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       323422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       323422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15278602500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15278602500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47240.455195                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47240.455195                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1303796493                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1303796493                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79577.422668                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79577.422668                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1012051615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         16327.039580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           295985518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            647002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            457.472339                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data 16327.039580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4        16165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         592618038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        592618038                       # Number of data accesses

---------- End Simulation Statistics   ----------
