# This script segment is generated automatically by AutoPilot

set id 563
set name hyperspectral_hw_wrapped_mux_1798_16_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 16
set din0_signed 0
set din1_width 16
set din1_signed 0
set din2_width 16
set din2_signed 0
set din3_width 16
set din3_signed 0
set din4_width 16
set din4_signed 0
set din5_width 16
set din5_signed 0
set din6_width 16
set din6_signed 0
set din7_width 16
set din7_signed 0
set din8_width 16
set din8_signed 0
set din9_width 16
set din9_signed 0
set din10_width 16
set din10_signed 0
set din11_width 16
set din11_signed 0
set din12_width 16
set din12_signed 0
set din13_width 16
set din13_signed 0
set din14_width 16
set din14_signed 0
set din15_width 16
set din15_signed 0
set din16_width 16
set din16_signed 0
set din17_width 16
set din17_signed 0
set din18_width 16
set din18_signed 0
set din19_width 16
set din19_signed 0
set din20_width 16
set din20_signed 0
set din21_width 16
set din21_signed 0
set din22_width 16
set din22_signed 0
set din23_width 16
set din23_signed 0
set din24_width 16
set din24_signed 0
set din25_width 16
set din25_signed 0
set din26_width 16
set din26_signed 0
set din27_width 16
set din27_signed 0
set din28_width 16
set din28_signed 0
set din29_width 16
set din29_signed 0
set din30_width 16
set din30_signed 0
set din31_width 16
set din31_signed 0
set din32_width 16
set din32_signed 0
set din33_width 16
set din33_signed 0
set din34_width 16
set din34_signed 0
set din35_width 16
set din35_signed 0
set din36_width 16
set din36_signed 0
set din37_width 16
set din37_signed 0
set din38_width 16
set din38_signed 0
set din39_width 16
set din39_signed 0
set din40_width 16
set din40_signed 0
set din41_width 16
set din41_signed 0
set din42_width 16
set din42_signed 0
set din43_width 16
set din43_signed 0
set din44_width 16
set din44_signed 0
set din45_width 16
set din45_signed 0
set din46_width 16
set din46_signed 0
set din47_width 16
set din47_signed 0
set din48_width 16
set din48_signed 0
set din49_width 16
set din49_signed 0
set din50_width 16
set din50_signed 0
set din51_width 16
set din51_signed 0
set din52_width 16
set din52_signed 0
set din53_width 16
set din53_signed 0
set din54_width 16
set din54_signed 0
set din55_width 16
set din55_signed 0
set din56_width 16
set din56_signed 0
set din57_width 16
set din57_signed 0
set din58_width 16
set din58_signed 0
set din59_width 16
set din59_signed 0
set din60_width 16
set din60_signed 0
set din61_width 16
set din61_signed 0
set din62_width 16
set din62_signed 0
set din63_width 16
set din63_signed 0
set din64_width 16
set din64_signed 0
set din65_width 16
set din65_signed 0
set din66_width 16
set din66_signed 0
set din67_width 16
set din67_signed 0
set din68_width 16
set din68_signed 0
set din69_width 16
set din69_signed 0
set din70_width 16
set din70_signed 0
set din71_width 16
set din71_signed 0
set din72_width 16
set din72_signed 0
set din73_width 16
set din73_signed 0
set din74_width 16
set din74_signed 0
set din75_width 16
set din75_signed 0
set din76_width 16
set din76_signed 0
set din77_width 16
set din77_signed 0
set din78_width 16
set din78_signed 0
set din79_width 16
set din79_signed 0
set din80_width 16
set din80_signed 0
set din81_width 16
set din81_signed 0
set din82_width 16
set din82_signed 0
set din83_width 16
set din83_signed 0
set din84_width 16
set din84_signed 0
set din85_width 16
set din85_signed 0
set din86_width 16
set din86_signed 0
set din87_width 16
set din87_signed 0
set din88_width 16
set din88_signed 0
set din89_width 16
set din89_signed 0
set din90_width 16
set din90_signed 0
set din91_width 16
set din91_signed 0
set din92_width 16
set din92_signed 0
set din93_width 16
set din93_signed 0
set din94_width 16
set din94_signed 0
set din95_width 16
set din95_signed 0
set din96_width 16
set din96_signed 0
set din97_width 16
set din97_signed 0
set din98_width 16
set din98_signed 0
set din99_width 16
set din99_signed 0
set din100_width 16
set din100_signed 0
set din101_width 16
set din101_signed 0
set din102_width 16
set din102_signed 0
set din103_width 16
set din103_signed 0
set din104_width 16
set din104_signed 0
set din105_width 16
set din105_signed 0
set din106_width 16
set din106_signed 0
set din107_width 16
set din107_signed 0
set din108_width 16
set din108_signed 0
set din109_width 16
set din109_signed 0
set din110_width 16
set din110_signed 0
set din111_width 16
set din111_signed 0
set din112_width 16
set din112_signed 0
set din113_width 16
set din113_signed 0
set din114_width 16
set din114_signed 0
set din115_width 16
set din115_signed 0
set din116_width 16
set din116_signed 0
set din117_width 16
set din117_signed 0
set din118_width 16
set din118_signed 0
set din119_width 16
set din119_signed 0
set din120_width 16
set din120_signed 0
set din121_width 16
set din121_signed 0
set din122_width 16
set din122_signed 0
set din123_width 16
set din123_signed 0
set din124_width 16
set din124_signed 0
set din125_width 16
set din125_signed 0
set din126_width 16
set din126_signed 0
set din127_width 16
set din127_signed 0
set din128_width 16
set din128_signed 0
set din129_width 16
set din129_signed 0
set din130_width 16
set din130_signed 0
set din131_width 16
set din131_signed 0
set din132_width 16
set din132_signed 0
set din133_width 16
set din133_signed 0
set din134_width 16
set din134_signed 0
set din135_width 16
set din135_signed 0
set din136_width 16
set din136_signed 0
set din137_width 16
set din137_signed 0
set din138_width 16
set din138_signed 0
set din139_width 16
set din139_signed 0
set din140_width 16
set din140_signed 0
set din141_width 16
set din141_signed 0
set din142_width 16
set din142_signed 0
set din143_width 16
set din143_signed 0
set din144_width 16
set din144_signed 0
set din145_width 16
set din145_signed 0
set din146_width 16
set din146_signed 0
set din147_width 16
set din147_signed 0
set din148_width 16
set din148_signed 0
set din149_width 16
set din149_signed 0
set din150_width 16
set din150_signed 0
set din151_width 16
set din151_signed 0
set din152_width 16
set din152_signed 0
set din153_width 16
set din153_signed 0
set din154_width 16
set din154_signed 0
set din155_width 16
set din155_signed 0
set din156_width 16
set din156_signed 0
set din157_width 16
set din157_signed 0
set din158_width 16
set din158_signed 0
set din159_width 16
set din159_signed 0
set din160_width 16
set din160_signed 0
set din161_width 16
set din161_signed 0
set din162_width 16
set din162_signed 0
set din163_width 16
set din163_signed 0
set din164_width 16
set din164_signed 0
set din165_width 16
set din165_signed 0
set din166_width 16
set din166_signed 0
set din167_width 16
set din167_signed 0
set din168_width 16
set din168_signed 0
set din169_width 16
set din169_signed 0
set din170_width 16
set din170_signed 0
set din171_width 16
set din171_signed 0
set din172_width 16
set din172_signed 0
set din173_width 16
set din173_signed 0
set din174_width 16
set din174_signed 0
set din175_width 16
set din175_signed 0
set din176_width 16
set din176_signed 0
set din177_width 16
set din177_signed 0
set din178_width 16
set din178_signed 0
set din179_width 8
set din179_signed 0
set dout_width 16
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    din121_width ${din121_width} \
    din121_signed ${din121_signed} \
    din122_width ${din122_width} \
    din122_signed ${din122_signed} \
    din123_width ${din123_width} \
    din123_signed ${din123_signed} \
    din124_width ${din124_width} \
    din124_signed ${din124_signed} \
    din125_width ${din125_width} \
    din125_signed ${din125_signed} \
    din126_width ${din126_width} \
    din126_signed ${din126_signed} \
    din127_width ${din127_width} \
    din127_signed ${din127_signed} \
    din128_width ${din128_width} \
    din128_signed ${din128_signed} \
    din129_width ${din129_width} \
    din129_signed ${din129_signed} \
    din130_width ${din130_width} \
    din130_signed ${din130_signed} \
    din131_width ${din131_width} \
    din131_signed ${din131_signed} \
    din132_width ${din132_width} \
    din132_signed ${din132_signed} \
    din133_width ${din133_width} \
    din133_signed ${din133_signed} \
    din134_width ${din134_width} \
    din134_signed ${din134_signed} \
    din135_width ${din135_width} \
    din135_signed ${din135_signed} \
    din136_width ${din136_width} \
    din136_signed ${din136_signed} \
    din137_width ${din137_width} \
    din137_signed ${din137_signed} \
    din138_width ${din138_width} \
    din138_signed ${din138_signed} \
    din139_width ${din139_width} \
    din139_signed ${din139_signed} \
    din140_width ${din140_width} \
    din140_signed ${din140_signed} \
    din141_width ${din141_width} \
    din141_signed ${din141_signed} \
    din142_width ${din142_width} \
    din142_signed ${din142_signed} \
    din143_width ${din143_width} \
    din143_signed ${din143_signed} \
    din144_width ${din144_width} \
    din144_signed ${din144_signed} \
    din145_width ${din145_width} \
    din145_signed ${din145_signed} \
    din146_width ${din146_width} \
    din146_signed ${din146_signed} \
    din147_width ${din147_width} \
    din147_signed ${din147_signed} \
    din148_width ${din148_width} \
    din148_signed ${din148_signed} \
    din149_width ${din149_width} \
    din149_signed ${din149_signed} \
    din150_width ${din150_width} \
    din150_signed ${din150_signed} \
    din151_width ${din151_width} \
    din151_signed ${din151_signed} \
    din152_width ${din152_width} \
    din152_signed ${din152_signed} \
    din153_width ${din153_width} \
    din153_signed ${din153_signed} \
    din154_width ${din154_width} \
    din154_signed ${din154_signed} \
    din155_width ${din155_width} \
    din155_signed ${din155_signed} \
    din156_width ${din156_width} \
    din156_signed ${din156_signed} \
    din157_width ${din157_width} \
    din157_signed ${din157_signed} \
    din158_width ${din158_width} \
    din158_signed ${din158_signed} \
    din159_width ${din159_width} \
    din159_signed ${din159_signed} \
    din160_width ${din160_width} \
    din160_signed ${din160_signed} \
    din161_width ${din161_width} \
    din161_signed ${din161_signed} \
    din162_width ${din162_width} \
    din162_signed ${din162_signed} \
    din163_width ${din163_width} \
    din163_signed ${din163_signed} \
    din164_width ${din164_width} \
    din164_signed ${din164_signed} \
    din165_width ${din165_width} \
    din165_signed ${din165_signed} \
    din166_width ${din166_width} \
    din166_signed ${din166_signed} \
    din167_width ${din167_width} \
    din167_signed ${din167_signed} \
    din168_width ${din168_width} \
    din168_signed ${din168_signed} \
    din169_width ${din169_width} \
    din169_signed ${din169_signed} \
    din170_width ${din170_width} \
    din170_signed ${din170_signed} \
    din171_width ${din171_width} \
    din171_signed ${din171_signed} \
    din172_width ${din172_width} \
    din172_signed ${din172_signed} \
    din173_width ${din173_width} \
    din173_signed ${din173_signed} \
    din174_width ${din174_width} \
    din174_signed ${din174_signed} \
    din175_width ${din175_width} \
    din175_signed ${din175_signed} \
    din176_width ${din176_width} \
    din176_signed ${din176_signed} \
    din177_width ${din177_width} \
    din177_signed ${din177_signed} \
    din178_width ${din178_width} \
    din178_signed ${din178_signed} \
    din179_width ${din179_width} \
    din179_signed ${din179_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 746 \
    name out_stream_V_data_V \
    reset_level 1 \
    sync_rst true \
    corename {out_stream} \
    metadata {  } \
    op interface \
    ports { out_stream_TREADY { I 1 bit } out_stream_TDATA { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_stream_V_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 747 \
    name out_stream_V_keep_V \
    reset_level 1 \
    sync_rst true \
    corename {out_stream} \
    metadata {  } \
    op interface \
    ports { out_stream_TKEEP { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_stream_V_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 748 \
    name out_stream_V_strb_V \
    reset_level 1 \
    sync_rst true \
    corename {out_stream} \
    metadata {  } \
    op interface \
    ports { out_stream_TSTRB { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_stream_V_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 749 \
    name out_stream_V_user_V \
    reset_level 1 \
    sync_rst true \
    corename {out_stream} \
    metadata {  } \
    op interface \
    ports { out_stream_TUSER { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_stream_V_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 750 \
    name out_stream_V_last_V \
    reset_level 1 \
    sync_rst true \
    corename {out_stream} \
    metadata {  } \
    op interface \
    ports { out_stream_TLAST { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_stream_V_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 751 \
    name out_stream_V_id_V \
    reset_level 1 \
    sync_rst true \
    corename {out_stream} \
    metadata {  } \
    op interface \
    ports { out_stream_TID { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_stream_V_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 752 \
    name out_stream_V_dest_V \
    reset_level 1 \
    sync_rst true \
    corename {out_stream} \
    metadata {  } \
    op interface \
    ports { out_stream_TVALID { O 1 bit } out_stream_TDEST { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_stream_V_dest_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name closest_pixel_V_359_04_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_359_04_reload \
    op interface \
    ports { closest_pixel_V_359_04_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name closest_pixel_V_360_06_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_360_06_reload \
    op interface \
    ports { closest_pixel_V_360_06_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name closest_pixel_V_361_08_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_361_08_reload \
    op interface \
    ports { closest_pixel_V_361_08_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name closest_pixel_V_362_010_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_362_010_reload \
    op interface \
    ports { closest_pixel_V_362_010_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name closest_pixel_V_363_012_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_363_012_reload \
    op interface \
    ports { closest_pixel_V_363_012_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name closest_pixel_V_364_014_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_364_014_reload \
    op interface \
    ports { closest_pixel_V_364_014_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name closest_pixel_V_365_016_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_365_016_reload \
    op interface \
    ports { closest_pixel_V_365_016_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name closest_pixel_V_366_018_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_366_018_reload \
    op interface \
    ports { closest_pixel_V_366_018_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name closest_pixel_V_367_020_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_367_020_reload \
    op interface \
    ports { closest_pixel_V_367_020_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name closest_pixel_V_368_022_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_368_022_reload \
    op interface \
    ports { closest_pixel_V_368_022_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name closest_pixel_V_369_024_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_369_024_reload \
    op interface \
    ports { closest_pixel_V_369_024_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name closest_pixel_V_370_026_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_370_026_reload \
    op interface \
    ports { closest_pixel_V_370_026_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name closest_pixel_V_371_028_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_371_028_reload \
    op interface \
    ports { closest_pixel_V_371_028_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name closest_pixel_V_372_030_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_372_030_reload \
    op interface \
    ports { closest_pixel_V_372_030_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name closest_pixel_V_373_032_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_373_032_reload \
    op interface \
    ports { closest_pixel_V_373_032_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name closest_pixel_V_374_034_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_374_034_reload \
    op interface \
    ports { closest_pixel_V_374_034_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name closest_pixel_V_375_036_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_375_036_reload \
    op interface \
    ports { closest_pixel_V_375_036_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name closest_pixel_V_376_038_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_376_038_reload \
    op interface \
    ports { closest_pixel_V_376_038_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name closest_pixel_V_377_040_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_377_040_reload \
    op interface \
    ports { closest_pixel_V_377_040_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name closest_pixel_V_378_042_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_378_042_reload \
    op interface \
    ports { closest_pixel_V_378_042_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name closest_pixel_V_379_044_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_379_044_reload \
    op interface \
    ports { closest_pixel_V_379_044_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name closest_pixel_V_380_046_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_380_046_reload \
    op interface \
    ports { closest_pixel_V_380_046_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name closest_pixel_V_381_048_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_381_048_reload \
    op interface \
    ports { closest_pixel_V_381_048_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name closest_pixel_V_382_050_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_382_050_reload \
    op interface \
    ports { closest_pixel_V_382_050_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name closest_pixel_V_383_052_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_383_052_reload \
    op interface \
    ports { closest_pixel_V_383_052_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name closest_pixel_V_384_054_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_384_054_reload \
    op interface \
    ports { closest_pixel_V_384_054_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name closest_pixel_V_385_056_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_385_056_reload \
    op interface \
    ports { closest_pixel_V_385_056_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name closest_pixel_V_386_058_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_386_058_reload \
    op interface \
    ports { closest_pixel_V_386_058_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name closest_pixel_V_387_060_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_387_060_reload \
    op interface \
    ports { closest_pixel_V_387_060_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name closest_pixel_V_388_062_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_388_062_reload \
    op interface \
    ports { closest_pixel_V_388_062_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name closest_pixel_V_389_064_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_389_064_reload \
    op interface \
    ports { closest_pixel_V_389_064_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name closest_pixel_V_390_066_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_390_066_reload \
    op interface \
    ports { closest_pixel_V_390_066_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name closest_pixel_V_391_068_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_391_068_reload \
    op interface \
    ports { closest_pixel_V_391_068_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name closest_pixel_V_392_070_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_392_070_reload \
    op interface \
    ports { closest_pixel_V_392_070_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name closest_pixel_V_393_072_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_393_072_reload \
    op interface \
    ports { closest_pixel_V_393_072_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name closest_pixel_V_394_074_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_394_074_reload \
    op interface \
    ports { closest_pixel_V_394_074_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name closest_pixel_V_395_076_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_395_076_reload \
    op interface \
    ports { closest_pixel_V_395_076_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name closest_pixel_V_396_078_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_396_078_reload \
    op interface \
    ports { closest_pixel_V_396_078_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name closest_pixel_V_397_080_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_397_080_reload \
    op interface \
    ports { closest_pixel_V_397_080_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name closest_pixel_V_398_082_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_398_082_reload \
    op interface \
    ports { closest_pixel_V_398_082_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name closest_pixel_V_399_084_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_399_084_reload \
    op interface \
    ports { closest_pixel_V_399_084_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name closest_pixel_V_400_086_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_400_086_reload \
    op interface \
    ports { closest_pixel_V_400_086_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name closest_pixel_V_401_088_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_401_088_reload \
    op interface \
    ports { closest_pixel_V_401_088_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name closest_pixel_V_402_090_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_402_090_reload \
    op interface \
    ports { closest_pixel_V_402_090_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name closest_pixel_V_403_092_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_403_092_reload \
    op interface \
    ports { closest_pixel_V_403_092_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name closest_pixel_V_404_094_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_404_094_reload \
    op interface \
    ports { closest_pixel_V_404_094_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name closest_pixel_V_405_096_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_405_096_reload \
    op interface \
    ports { closest_pixel_V_405_096_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name closest_pixel_V_406_098_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_406_098_reload \
    op interface \
    ports { closest_pixel_V_406_098_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name closest_pixel_V_407_0100_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_407_0100_reload \
    op interface \
    ports { closest_pixel_V_407_0100_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name closest_pixel_V_408_0102_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_408_0102_reload \
    op interface \
    ports { closest_pixel_V_408_0102_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name closest_pixel_V_409_0104_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_409_0104_reload \
    op interface \
    ports { closest_pixel_V_409_0104_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name closest_pixel_V_410_0106_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_410_0106_reload \
    op interface \
    ports { closest_pixel_V_410_0106_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name closest_pixel_V_411_0108_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_411_0108_reload \
    op interface \
    ports { closest_pixel_V_411_0108_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name closest_pixel_V_412_0110_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_412_0110_reload \
    op interface \
    ports { closest_pixel_V_412_0110_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name closest_pixel_V_413_0112_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_413_0112_reload \
    op interface \
    ports { closest_pixel_V_413_0112_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name closest_pixel_V_414_0114_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_414_0114_reload \
    op interface \
    ports { closest_pixel_V_414_0114_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name closest_pixel_V_415_0116_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_415_0116_reload \
    op interface \
    ports { closest_pixel_V_415_0116_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name closest_pixel_V_416_0118_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_416_0118_reload \
    op interface \
    ports { closest_pixel_V_416_0118_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name closest_pixel_V_417_0120_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_417_0120_reload \
    op interface \
    ports { closest_pixel_V_417_0120_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name closest_pixel_V_418_0122_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_418_0122_reload \
    op interface \
    ports { closest_pixel_V_418_0122_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name closest_pixel_V_419_0124_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_419_0124_reload \
    op interface \
    ports { closest_pixel_V_419_0124_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name closest_pixel_V_420_0126_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_420_0126_reload \
    op interface \
    ports { closest_pixel_V_420_0126_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name closest_pixel_V_421_0128_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_421_0128_reload \
    op interface \
    ports { closest_pixel_V_421_0128_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name closest_pixel_V_422_0130_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_422_0130_reload \
    op interface \
    ports { closest_pixel_V_422_0130_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name closest_pixel_V_423_0132_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_423_0132_reload \
    op interface \
    ports { closest_pixel_V_423_0132_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name closest_pixel_V_424_0134_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_424_0134_reload \
    op interface \
    ports { closest_pixel_V_424_0134_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name closest_pixel_V_425_0136_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_425_0136_reload \
    op interface \
    ports { closest_pixel_V_425_0136_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name closest_pixel_V_426_0138_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_426_0138_reload \
    op interface \
    ports { closest_pixel_V_426_0138_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name closest_pixel_V_427_0140_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_427_0140_reload \
    op interface \
    ports { closest_pixel_V_427_0140_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name closest_pixel_V_428_0142_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_428_0142_reload \
    op interface \
    ports { closest_pixel_V_428_0142_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name closest_pixel_V_429_0144_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_429_0144_reload \
    op interface \
    ports { closest_pixel_V_429_0144_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name closest_pixel_V_430_0146_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_430_0146_reload \
    op interface \
    ports { closest_pixel_V_430_0146_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name closest_pixel_V_431_0148_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_431_0148_reload \
    op interface \
    ports { closest_pixel_V_431_0148_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name closest_pixel_V_432_0150_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_432_0150_reload \
    op interface \
    ports { closest_pixel_V_432_0150_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name closest_pixel_V_433_0152_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_433_0152_reload \
    op interface \
    ports { closest_pixel_V_433_0152_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name closest_pixel_V_434_0154_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_434_0154_reload \
    op interface \
    ports { closest_pixel_V_434_0154_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name closest_pixel_V_435_0156_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_435_0156_reload \
    op interface \
    ports { closest_pixel_V_435_0156_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name closest_pixel_V_436_0158_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_436_0158_reload \
    op interface \
    ports { closest_pixel_V_436_0158_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name closest_pixel_V_437_0160_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_437_0160_reload \
    op interface \
    ports { closest_pixel_V_437_0160_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name closest_pixel_V_438_0162_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_438_0162_reload \
    op interface \
    ports { closest_pixel_V_438_0162_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 646 \
    name closest_pixel_V_439_0164_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_439_0164_reload \
    op interface \
    ports { closest_pixel_V_439_0164_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 647 \
    name closest_pixel_V_440_0166_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_440_0166_reload \
    op interface \
    ports { closest_pixel_V_440_0166_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 648 \
    name closest_pixel_V_441_0168_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_441_0168_reload \
    op interface \
    ports { closest_pixel_V_441_0168_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 649 \
    name closest_pixel_V_442_0170_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_442_0170_reload \
    op interface \
    ports { closest_pixel_V_442_0170_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name closest_pixel_V_443_0172_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_443_0172_reload \
    op interface \
    ports { closest_pixel_V_443_0172_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name closest_pixel_V_444_0174_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_444_0174_reload \
    op interface \
    ports { closest_pixel_V_444_0174_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name closest_pixel_V_445_0176_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_445_0176_reload \
    op interface \
    ports { closest_pixel_V_445_0176_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 653 \
    name closest_pixel_V_446_0178_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_446_0178_reload \
    op interface \
    ports { closest_pixel_V_446_0178_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 654 \
    name closest_pixel_V_447_0180_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_447_0180_reload \
    op interface \
    ports { closest_pixel_V_447_0180_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 655 \
    name closest_pixel_V_448_0182_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_448_0182_reload \
    op interface \
    ports { closest_pixel_V_448_0182_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 656 \
    name closest_pixel_V_449_05_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_449_05_reload \
    op interface \
    ports { closest_pixel_V_449_05_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name closest_pixel_V_450_07_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_450_07_reload \
    op interface \
    ports { closest_pixel_V_450_07_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name closest_pixel_V_451_09_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_451_09_reload \
    op interface \
    ports { closest_pixel_V_451_09_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name closest_pixel_V_452_011_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_452_011_reload \
    op interface \
    ports { closest_pixel_V_452_011_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name closest_pixel_V_453_013_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_453_013_reload \
    op interface \
    ports { closest_pixel_V_453_013_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name closest_pixel_V_454_015_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_454_015_reload \
    op interface \
    ports { closest_pixel_V_454_015_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name closest_pixel_V_455_017_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_455_017_reload \
    op interface \
    ports { closest_pixel_V_455_017_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 663 \
    name closest_pixel_V_456_019_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_456_019_reload \
    op interface \
    ports { closest_pixel_V_456_019_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 664 \
    name closest_pixel_V_457_021_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_457_021_reload \
    op interface \
    ports { closest_pixel_V_457_021_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 665 \
    name closest_pixel_V_458_023_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_458_023_reload \
    op interface \
    ports { closest_pixel_V_458_023_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 666 \
    name closest_pixel_V_459_025_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_459_025_reload \
    op interface \
    ports { closest_pixel_V_459_025_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name closest_pixel_V_460_027_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_460_027_reload \
    op interface \
    ports { closest_pixel_V_460_027_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name closest_pixel_V_461_029_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_461_029_reload \
    op interface \
    ports { closest_pixel_V_461_029_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name closest_pixel_V_462_031_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_462_031_reload \
    op interface \
    ports { closest_pixel_V_462_031_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name closest_pixel_V_463_033_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_463_033_reload \
    op interface \
    ports { closest_pixel_V_463_033_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name closest_pixel_V_464_035_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_464_035_reload \
    op interface \
    ports { closest_pixel_V_464_035_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name closest_pixel_V_465_037_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_465_037_reload \
    op interface \
    ports { closest_pixel_V_465_037_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name closest_pixel_V_466_039_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_466_039_reload \
    op interface \
    ports { closest_pixel_V_466_039_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name closest_pixel_V_467_041_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_467_041_reload \
    op interface \
    ports { closest_pixel_V_467_041_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name closest_pixel_V_468_043_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_468_043_reload \
    op interface \
    ports { closest_pixel_V_468_043_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name closest_pixel_V_469_045_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_469_045_reload \
    op interface \
    ports { closest_pixel_V_469_045_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name closest_pixel_V_470_047_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_470_047_reload \
    op interface \
    ports { closest_pixel_V_470_047_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name closest_pixel_V_471_049_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_471_049_reload \
    op interface \
    ports { closest_pixel_V_471_049_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name closest_pixel_V_472_051_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_472_051_reload \
    op interface \
    ports { closest_pixel_V_472_051_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name closest_pixel_V_473_053_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_473_053_reload \
    op interface \
    ports { closest_pixel_V_473_053_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name closest_pixel_V_474_055_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_474_055_reload \
    op interface \
    ports { closest_pixel_V_474_055_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name closest_pixel_V_475_057_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_475_057_reload \
    op interface \
    ports { closest_pixel_V_475_057_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name closest_pixel_V_476_059_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_476_059_reload \
    op interface \
    ports { closest_pixel_V_476_059_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name closest_pixel_V_477_061_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_477_061_reload \
    op interface \
    ports { closest_pixel_V_477_061_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name closest_pixel_V_478_063_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_478_063_reload \
    op interface \
    ports { closest_pixel_V_478_063_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name closest_pixel_V_479_065_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_479_065_reload \
    op interface \
    ports { closest_pixel_V_479_065_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name closest_pixel_V_480_067_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_480_067_reload \
    op interface \
    ports { closest_pixel_V_480_067_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name closest_pixel_V_481_069_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_481_069_reload \
    op interface \
    ports { closest_pixel_V_481_069_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name closest_pixel_V_482_071_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_482_071_reload \
    op interface \
    ports { closest_pixel_V_482_071_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 690 \
    name closest_pixel_V_483_073_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_483_073_reload \
    op interface \
    ports { closest_pixel_V_483_073_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 691 \
    name closest_pixel_V_484_075_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_484_075_reload \
    op interface \
    ports { closest_pixel_V_484_075_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 692 \
    name closest_pixel_V_485_077_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_485_077_reload \
    op interface \
    ports { closest_pixel_V_485_077_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 693 \
    name closest_pixel_V_486_079_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_486_079_reload \
    op interface \
    ports { closest_pixel_V_486_079_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 694 \
    name closest_pixel_V_487_081_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_487_081_reload \
    op interface \
    ports { closest_pixel_V_487_081_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 695 \
    name closest_pixel_V_488_083_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_488_083_reload \
    op interface \
    ports { closest_pixel_V_488_083_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 696 \
    name closest_pixel_V_489_085_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_489_085_reload \
    op interface \
    ports { closest_pixel_V_489_085_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 697 \
    name closest_pixel_V_490_087_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_490_087_reload \
    op interface \
    ports { closest_pixel_V_490_087_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 698 \
    name closest_pixel_V_491_089_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_491_089_reload \
    op interface \
    ports { closest_pixel_V_491_089_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 699 \
    name closest_pixel_V_492_091_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_492_091_reload \
    op interface \
    ports { closest_pixel_V_492_091_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 700 \
    name closest_pixel_V_493_093_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_493_093_reload \
    op interface \
    ports { closest_pixel_V_493_093_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 701 \
    name closest_pixel_V_494_095_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_494_095_reload \
    op interface \
    ports { closest_pixel_V_494_095_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 702 \
    name closest_pixel_V_495_097_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_495_097_reload \
    op interface \
    ports { closest_pixel_V_495_097_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 703 \
    name closest_pixel_V_496_099_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_496_099_reload \
    op interface \
    ports { closest_pixel_V_496_099_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 704 \
    name closest_pixel_V_497_0101_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_497_0101_reload \
    op interface \
    ports { closest_pixel_V_497_0101_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 705 \
    name closest_pixel_V_498_0103_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_498_0103_reload \
    op interface \
    ports { closest_pixel_V_498_0103_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 706 \
    name closest_pixel_V_499_0105_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_499_0105_reload \
    op interface \
    ports { closest_pixel_V_499_0105_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 707 \
    name closest_pixel_V_500_0107_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_500_0107_reload \
    op interface \
    ports { closest_pixel_V_500_0107_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 708 \
    name closest_pixel_V_501_0109_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_501_0109_reload \
    op interface \
    ports { closest_pixel_V_501_0109_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 709 \
    name closest_pixel_V_502_0111_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_502_0111_reload \
    op interface \
    ports { closest_pixel_V_502_0111_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 710 \
    name closest_pixel_V_503_0113_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_503_0113_reload \
    op interface \
    ports { closest_pixel_V_503_0113_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 711 \
    name closest_pixel_V_504_0115_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_504_0115_reload \
    op interface \
    ports { closest_pixel_V_504_0115_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name closest_pixel_V_505_0117_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_505_0117_reload \
    op interface \
    ports { closest_pixel_V_505_0117_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name closest_pixel_V_506_0119_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_506_0119_reload \
    op interface \
    ports { closest_pixel_V_506_0119_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name closest_pixel_V_507_0121_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_507_0121_reload \
    op interface \
    ports { closest_pixel_V_507_0121_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name closest_pixel_V_508_0123_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_508_0123_reload \
    op interface \
    ports { closest_pixel_V_508_0123_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name closest_pixel_V_509_0125_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_509_0125_reload \
    op interface \
    ports { closest_pixel_V_509_0125_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name closest_pixel_V_510_0127_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_510_0127_reload \
    op interface \
    ports { closest_pixel_V_510_0127_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name closest_pixel_V_511_0129_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_511_0129_reload \
    op interface \
    ports { closest_pixel_V_511_0129_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name closest_pixel_V_512_0131_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_512_0131_reload \
    op interface \
    ports { closest_pixel_V_512_0131_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name closest_pixel_V_513_0133_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_513_0133_reload \
    op interface \
    ports { closest_pixel_V_513_0133_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name closest_pixel_V_514_0135_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_514_0135_reload \
    op interface \
    ports { closest_pixel_V_514_0135_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 722 \
    name closest_pixel_V_515_0137_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_515_0137_reload \
    op interface \
    ports { closest_pixel_V_515_0137_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 723 \
    name closest_pixel_V_516_0139_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_516_0139_reload \
    op interface \
    ports { closest_pixel_V_516_0139_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 724 \
    name closest_pixel_V_517_0141_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_517_0141_reload \
    op interface \
    ports { closest_pixel_V_517_0141_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 725 \
    name closest_pixel_V_518_0143_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_518_0143_reload \
    op interface \
    ports { closest_pixel_V_518_0143_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 726 \
    name closest_pixel_V_519_0145_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_519_0145_reload \
    op interface \
    ports { closest_pixel_V_519_0145_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 727 \
    name closest_pixel_V_520_0147_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_520_0147_reload \
    op interface \
    ports { closest_pixel_V_520_0147_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 728 \
    name closest_pixel_V_521_0149_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_521_0149_reload \
    op interface \
    ports { closest_pixel_V_521_0149_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 729 \
    name closest_pixel_V_522_0151_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_522_0151_reload \
    op interface \
    ports { closest_pixel_V_522_0151_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 730 \
    name closest_pixel_V_523_0153_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_523_0153_reload \
    op interface \
    ports { closest_pixel_V_523_0153_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 731 \
    name closest_pixel_V_524_0155_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_524_0155_reload \
    op interface \
    ports { closest_pixel_V_524_0155_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 732 \
    name closest_pixel_V_525_0157_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_525_0157_reload \
    op interface \
    ports { closest_pixel_V_525_0157_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 733 \
    name closest_pixel_V_526_0159_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_526_0159_reload \
    op interface \
    ports { closest_pixel_V_526_0159_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 734 \
    name closest_pixel_V_527_0161_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_527_0161_reload \
    op interface \
    ports { closest_pixel_V_527_0161_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 735 \
    name closest_pixel_V_528_0163_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_528_0163_reload \
    op interface \
    ports { closest_pixel_V_528_0163_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 736 \
    name closest_pixel_V_529_0165_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_529_0165_reload \
    op interface \
    ports { closest_pixel_V_529_0165_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 737 \
    name closest_pixel_V_530_0167_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_530_0167_reload \
    op interface \
    ports { closest_pixel_V_530_0167_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 738 \
    name closest_pixel_V_531_0169_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_531_0169_reload \
    op interface \
    ports { closest_pixel_V_531_0169_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 739 \
    name closest_pixel_V_532_0171_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_532_0171_reload \
    op interface \
    ports { closest_pixel_V_532_0171_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name closest_pixel_V_533_0173_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_533_0173_reload \
    op interface \
    ports { closest_pixel_V_533_0173_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name closest_pixel_V_534_0175_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_534_0175_reload \
    op interface \
    ports { closest_pixel_V_534_0175_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name closest_pixel_V_535_0177_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_535_0177_reload \
    op interface \
    ports { closest_pixel_V_535_0177_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name closest_pixel_V_536_0179_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_536_0179_reload \
    op interface \
    ports { closest_pixel_V_536_0179_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name closest_pixel_V_537_0181_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_537_0181_reload \
    op interface \
    ports { closest_pixel_V_537_0181_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name closest_pixel_V_538_0183_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_closest_pixel_V_538_0183_reload \
    op interface \
    ports { closest_pixel_V_538_0183_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init_U
set CompName hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix hyperspectral_hw_wrapped_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


