Notice 0: Reading LEF file:  liberty1.lef
Notice 0:     Created 2 technology layers
Notice 0:     Created 7 library cells
Notice 0: Finished LEF file:  liberty1.lef
Notice 0: 
Reading DEF file: rebuffer2.def
Notice 0: Design: reg1
Notice 0:     Created 1 pins.
Notice 0:     Created 5 components and 25 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 2 nets and 10 connections.
Notice 0: Finished DEF file: rebuffer2.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CP (snl_ffqx1)
   5.21   15.07   15.07 v r1/Q (snl_ffqx1)
           0.04   15.12 v r3/D (snl_ffqx1)
                  15.12   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CP (snl_ffqx1)
          -6.02   -5.02   library setup time
                  -5.02   data required time
----------------------------------------------------------------
                  -5.02   data required time
                 -15.12   data arrival time
----------------------------------------------------------------
                 -20.14   slack (VIOLATED)


Inserted 2 buffers.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CP (snl_ffqx1)
   0.01    0.25    0.25 v r1/Q (snl_ffqx1)
           0.00    0.25 v buffer1/A (snl_bufx2)
   2.61    2.32    2.57 v buffer1/Z (snl_bufx2)
           0.04    2.62 v r3/D (snl_ffqx1)
                   2.62   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CP (snl_ffqx1)
          -1.09   -0.09   library setup time
                  -0.09   data required time
----------------------------------------------------------------
                  -0.09   data required time
                  -2.62   data arrival time
----------------------------------------------------------------
                  -2.71   slack (VIOLATED)


No differences found.
