INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:59:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 buffer16/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            muli1/multiply_unit/q0_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.899ns (18.841%)  route 3.873ns (81.159%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    buffer16/clk
                         FDRE                                         r  buffer16/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer16/dataReg_reg[0]/Q
                         net (fo=9, unplaced)         0.429     1.163    buffer16/control/Q[0]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.288 r  buffer16/control/r_loadAddr[0]_INST_0_i_1/O
                         net (fo=12, unplaced)        0.425     1.713    buffer16/control/dataReg_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.756 r  buffer16/control/result0_carry_i_8/O
                         net (fo=2, unplaced)         0.255     2.011    buffer16/control/result0_carry_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.054 r  buffer16/control/result0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.248     2.302    cmpi1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.498 r  cmpi1/result0_carry/CO[3]
                         net (fo=21, unplaced)        0.649     3.147    buffer38/fifo/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.190 f  buffer38/fifo/transmitValue_i_2__17/O
                         net (fo=4, unplaced)         0.268     3.458    fork13/control/generateBlocks[0].regblock/transmitValue_reg_6
                         LUT3 (Prop_lut3_I2_O)        0.047     3.505 r  fork13/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=1, unplaced)         0.377     3.882    control_merge1/tehb/control/fullReg_i_2__4
                         LUT6 (Prop_lut6_I0_O)        0.043     3.925 f  control_merge1/tehb/control/fullReg_i_3__3/O
                         net (fo=1, unplaced)         0.244     4.169    fork11/control/generateBlocks[4].regblock/dataReg_reg[31]_0
                         LUT4 (Prop_lut4_I3_O)        0.043     4.212 f  fork11/control/generateBlocks[4].regblock/fullReg_i_2__4/O
                         net (fo=3, unplaced)         0.262     4.474    muli1/oehb/control/dataReg_reg[31]
                         LUT4 (Prop_lut4_I1_O)        0.047     4.521 f  muli1/oehb/control/fullReg_i_2__3/O
                         net (fo=8, unplaced)         0.282     4.803    muli1/oehb/control/outputValid_reg_1
                         LUT1 (Prop_lut1_I0_O)        0.043     4.846 r  muli1/oehb/control/q0_reg_i_1__0/O
                         net (fo=50, unplaced)        0.434     5.280    muli1/multiply_unit/oehb_ready
                         DSP48E1                                      r  muli1/multiply_unit/q0_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=853, unset)          0.483    12.183    muli1/multiply_unit/clk
                         DSP48E1                                      r  muli1/multiply_unit/q0_reg/CLK
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.304    11.843    muli1/multiply_unit/q0_reg
  -------------------------------------------------------------------
                         required time                         11.843    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  6.564    




