<module name="A53SS0_CORE1_ETM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="APBADDR_ETM_CPU1_TRCPRGCTLR" acronym="APBADDR_ETM_CPU1_TRCPRGCTLR" offset="0x4" width="32" description="Programming Control Register">
		<bitfield id="RES0_TRCPRGCTLR_31_1" width="31" begin="31" end="1" resetval="0x0" description="Reserved, RES0." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Trace unit enable bit. Possible values are:       0              The trace unit is disabled. All trace resources are inactive and no trace is generated.                          1              The trace unit is enabled.                   " range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSTATR" acronym="APBADDR_ETM_CPU1_TRCSTATR" offset="0xC" width="32" description="Status Register ">
		<bitfield id="RES0_TRCSTATR_31_2" width="30" begin="31" end="2" resetval="0x0" description="Reserved, RES0." range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="PMSTABLE" width="1" begin="1" end="1" resetval="0x0" description="Programmer's model stable bit:       0              The programmer's model is not stable.                          1              The programmer's model is stable. When polled, the trace unit trace registers return stable data.                   The programmer's model is stable when all of the following are true:TRCPRGCTLR.EN==0 or the OS Lock is locked.Reads from trace unit registers return stable data." range="1" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="0" end="0" resetval="0x0" description="Idle status bit:       0              The trace unit is not idle.                          1              The trace unit is idle.                   The trace unit is idle when all of the following are true:TRCPRGCTLR.EN==0 or the OS Lock is locked.The trace unit is drained of any trace.With the exception of the programming interfaces, all external interfaces on the trace unit are quiescent." range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCONFIGR" acronym="APBADDR_ETM_CPU1_TRCCONFIGR" offset="0x10" width="32" description="Trace Configuration Register ">
		<bitfield id="RES0_TRCCONFIGR_31_18" width="14" begin="31" end="18" resetval="0x0" description="Reserved, RES0." range="31 - 18" rwaccess="R/W"/> 
		<bitfield id="DV" width="1" begin="17" end="17" resetval="0x0" description="Data value tracing bit:       0              Data value tracing is disabled.                          1              Data value tracing is enabled when INSTP0 is not 0b00.                   TRCIDR0.TRCDATA indicates whether this bit is supported. If it is not supported then this bit is RES0." range="17" rwaccess="R/W"/> 
		<bitfield id="DA" width="1" begin="16" end="16" resetval="0x0" description="Data address tracing bit:       0              Data address tracing is disabled.                          1              Data address tracing is enabled when INSTP0 is not 0b00.                   TRCIDR0.TRCDATA indicates whether this bit is supported. If it is not supported then this bit is RES0." range="16" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCCONFIGR_15_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved, RES0." range="15" rwaccess="R/W"/> 
		<bitfield id="QE" width="2" begin="14" end="13" resetval="0x0" description="Q element enable field:       00              Q elements are disabled.                          01              Q elements with instruction counts are enabled. Q elements without instruction counts are disabled.                          11              Q elements with and without instruction counts are enabled.                   The value 0b10 is reserved.TRCIDR0.QSUPP indicates which values of this field are implemented.TRCCONFIGR.QE must be set to 0b00 if any of the following are true:TRCCONFIGR.INSTP0 is not 0b00.TRCCONFIGR.COND is not 0b000.TRCCONFIGR.BB is not 0." range="14 - 13" rwaccess="R/W"/> 
		<bitfield id="RS" width="1" begin="12" end="12" resetval="0x0" description="Return stack enable bit.       0              Return stack is disabled.                          1              Return stack is enabled.                   TRCIDR0.RETSTACK indicates whether this bit is supported. If it is not supported then this bit is RES0." range="12" rwaccess="R/W"/> 
		<bitfield id="TS" width="1" begin="11" end="11" resetval="0x0" description="Global timestamp tracing bit:       0              Global timestamp tracing is disabled.                          1              Global timestamp tracing is enabled. TRCTSCTLR controls the insertion of timestamps in the trace.                   TRCIDR0.TSSIZE indicates whether this bit is supported. If it is not supported then this bit is RES0." range="11" rwaccess="R/W"/> 
		<bitfield id="COND" width="3" begin="10" end="8" resetval="0x0" description="Conditional instruction tracing bit. The permitted values are:       000              Conditional instruction tracing is disabled.                          001              Conditional load instructions are traced.                          010              Conditional store instructions are traced.                          011              Conditional load and store instructions are traced.                          111              All conditional instructions are traced.                   All other values are reserved.TRCIDR0.TRCCOND indicates whether this field is supported. If it is not supported then this field is RES0." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="VMID" width="1" begin="7" end="7" resetval="0x0" description="VMID tracing bit:       0              VMID tracing is disabled.                          1              VMID tracing is enabled.                   TRCIDR2.VMIDSIZE indicates whether this bit is supported. If it is not supported then this bit is RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CID" width="1" begin="6" end="6" resetval="0x0" description="Context ID tracing bit:       0              Context ID tracing is disabled.                          1              Context ID tracing is enabled.                   TRCIDR2.CIDSIZE indicates whether this bit is supported. If it is not supported then this bit is RES0." range="6" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCCONFIGR_5_5" width="1" begin="5" end="5" resetval="0x0" description="Reserved, RES0." range="5" rwaccess="R/W"/> 
		<bitfield id="CCI" width="1" begin="4" end="4" resetval="0x0" description="Cycle counting instruction trace bit:       0              Cycle counting in the instruction trace is disabled.                          1              Cycle counting in the instruction trace is enabled. TRCCCCTLR controls the threshold value for cycle counting.                   TRCIDR0.TRCCCI indicates whether this bit is supported. If it is not supported then this bit is RES0." range="4" rwaccess="R/W"/> 
		<bitfield id="BB" width="1" begin="3" end="3" resetval="0x0" description="Branch broadcast mode bit:       0              Branch broadcast mode is disabled.                          1              Branch broadcast mode is enabled. TRCBBCTLR controls which regions of memory are enabled to use branch broadcasting.                   TRCIDR0.TRCBB indicates whether this bit is supported. If it is not supported then this bit is RES0." range="3" rwaccess="R/W"/> 
		<bitfield id="INSTP0" width="2" begin="2" end="1" resetval="0x0" description="Instruction P0 bit. This field controls whether load and store instructions are traced as P0 instructions:       00              Do not trace load and store instructions as P0 instructions.                          01              Trace load instructions as P0 instructions.                          10              Trace store instructions as P0 instructions.                          11              Trace load and store instructions as P0 instructions.                   TRCIDR0.INSTP0 indicates whether this field is supported. If it is not supported then this field is RES0." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="RES1_TRCCONFIGR_0_0" width="1" begin="0" end="0" resetval="0x1" description="Reserved, RES1." range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCAUXCTLR" acronym="APBADDR_ETM_CPU1_TRCAUXCTLR" offset="0x18" width="32" description="Auxiliary Control Register ">
		<bitfield id="RES0_TRCAUXCTLR_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved RES0" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="COREIFEN" width="1" begin="7" end="7" resetval="0x0" description="Keep core interface enabled regardless of trace enable register state" range="7" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCAUXCTLR_6_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved RES0" range="6" rwaccess="R/W"/> 
		<bitfield id="AUTHNOFLUSH" width="1" begin="5" end="5" resetval="0x0" description="Do not flush trace on de-assertion of authentication inputs. When this bit is set to 1 the trace unit behavior deviates from architecturally-specified behavior." range="5" rwaccess="R/W"/> 
		<bitfield id="TSNODELAY" width="1" begin="4" end="4" resetval="0x0" description="Do not delay timestamp insertion based on FIFO depth." range="4" rwaccess="R/W"/> 
		<bitfield id="SYNCDELAY" width="1" begin="3" end="3" resetval="0x0" description="Delay periodic synchronization if FIFO is more than half-full." range="3" rwaccess="R/W"/> 
		<bitfield id="OVFLW" width="1" begin="2" end="2" resetval="0x0" description="Force an overflow if synchronization is not completed when second synchronization becomes due. When this bit is set to 1 the trace unit behavior deviates from architecturally-specified behavior." range="2" rwaccess="R/W"/> 
		<bitfield id="IDLEACK" width="1" begin="1" end="1" resetval="0x0" description="Force idle-drain acknowledge high CPU does not wait for trace to drain before entering WFX state. When this bit is set to 1 trace unit behavior deviates from architecturally-specified behavior." range="1" rwaccess="R/W"/> 
		<bitfield id="AFREADY" width="1" begin="0" end="0" resetval="0x0" description="Always respond to AFREADY immediately. Does not have any interaction with FIFO draining even in WFI state." range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCEVENTCTL0R" acronym="APBADDR_ETM_CPU1_TRCEVENTCTL0R" offset="0x20" width="32" description="Event Control 0 Register ">
		<bitfield id="TYPE3" width="1" begin="31" end="31" resetval="0x0" description="Selects the resource type for trace event 3" range="31" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved RES0" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="SEL3" width="4" begin="27" end="24" resetval="0x0" description="Selects the resource number based on the value of TYPE3" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TYPE2" width="1" begin="23" end="23" resetval="0x0" description="Selects the resource type for trace event 2" range="23" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Reserved RES0" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="SEL2" width="4" begin="19" end="16" resetval="0x0" description="Selects the resource number based on the value of TYPE2" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TYPE1" width="1" begin="15" end="15" resetval="0x0" description="Selects the resource type for trace event 1" range="15" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved RES0" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="SEL1" width="4" begin="11" end="8" resetval="0x0" description="Selects the resource number based on the value of TYPE1" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TYPE0" width="1" begin="7" end="7" resetval="0x0" description="Selects the resource type for trace event 0" range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved RES0" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="SEL0" width="4" begin="3" end="0" resetval="0x0" description="Selects the resource number based on the value of TYPE0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCEVENTCTL1R" acronym="APBADDR_ETM_CPU1_TRCEVENTCTL1R" offset="0x24" width="32" description="Event Control 1 Register ">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved RES0" range="31 - 13" rwaccess="R/W"/> 
		<bitfield id="LPOVERRIDE" width="1" begin="12" end="12" resetval="0x0" description="Low power state behavior override" range="12" rwaccess="R/W"/> 
		<bitfield id="ATB" width="1" begin="11" end="11" resetval="0x0" description="ATB trigger enable" range="11" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="7" begin="10" end="4" resetval="0x0" description="Reserved RES0" range="10 - 4" rwaccess="R/W"/> 
		<bitfield id="EN" width="4" begin="3" end="0" resetval="0x0" description="One bit per event to enable generation of an event element in the instruction trace stream when the selected event occurs" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSTALLCTLR" acronym="APBADDR_ETM_CPU1_TRCSTALLCTLR" offset="0x2C" width="32" description="Stall Control Register ">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved RES0" range="31 - 9" rwaccess="R/W"/> 
		<bitfield id="ISTALL" width="1" begin="8" end="8" resetval="0x0" description="Controls if the trace unit can stall the processor when the instruction trace buffer space is less than LEVEL" range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved RES0" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="LEVEL" width="2" begin="3" end="2" resetval="0x0" description="The field can support 4 monotonic levels from 0b00 to 0b11" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved RES0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCTSCTLR" acronym="APBADDR_ETM_CPU1_TRCTSCTLR" offset="0x30" width="32" description="Global Timestamp Control Register ">
		<bitfield id="RES0_TRCTSCTLR_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="EVENT" width="8" begin="7" end="0" resetval="0x0" description="An event selector. When the selected event is triggered, the trace unit inserts a global timestamp into the trace streams." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSYNCPR" acronym="APBADDR_ETM_CPU1_TRCSYNCPR" offset="0x34" width="32" description="Synchronization Period Register ">
		<bitfield id="RES0_TRCSYNCPR_31_5" width="27" begin="31" end="5" resetval="0x0" description="Reserved, RES0." range="31 - 5" rwaccess="R/W"/> 
		<bitfield id="PERIOD" width="5" begin="4" end="0" resetval="0x0" description="Controls how many bytes of trace, the sum of instruction and data, that a trace unit can generate before a periodic trace synchronization request occurs. The number of bytes is always a power of two and the permitted values are:       00000              Periodic trace synchronization requests are disabled. This setting does not disable other types of trace synchronization request.                          01000              Periodic trace synchronization request occurs after 2^8, or 256, bytes of trace.                          01001              Periodic trace synchronization request occurs after 2^9, or 512, bytes of trace.                          01010              Periodic trace synchronization request occurs after 2^10, or 1024, bytes of trace.                   and so on up to 0b10100, for which the request occurs after 2^20, or 1048576, bytes of trace.Values between 0b00001 and 0b001111 are reserved, as are values from 0b10101 onwards." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCCCTLR" acronym="APBADDR_ETM_CPU1_TRCCCCTLR" offset="0x38" width="32" description="Cycle Count Control Register ">
		<bitfield id="RES0_TRCCCCTLR_31_12" width="20" begin="31" end="12" resetval="0x0" description="Reserved, RES0." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="12" begin="11" end="0" resetval="0x0" description="Sets the threshold value for instruction trace cycle counting.The minimum threshold value that can be programmed into THRESHOLD is given in TRCIDR3.CCITMIN.Writing a value of zero might cause UNPREDICTABLE behaviour." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCBBCTLR" acronym="APBADDR_ETM_CPU1_TRCBBCTLR" offset="0x3C" width="32" description="Branch Broadcast Control Register ">
		<bitfield id="RES0_TRCBBCTLR_31_9" width="23" begin="31" end="9" resetval="0x0" description="Reserved, RES0." range="31 - 9" rwaccess="R/W"/> 
		<bitfield id="MODE" width="1" begin="8" end="8" resetval="0x0" description="Mode bit:       0              Exclude mode. Branch broadcasting is not enabled in the address range that RANGE defines. If RANGE==0 then branch broadcasting is enabled for the entire memory map.                          1              Include mode. Branch broadcasting is enabled in the address range that RANGE defines. If RANGE==0 then the branch broadcasting behavior is UNPREDICTABLE.                   " range="8" rwaccess="R/W"/> 
		<bitfield id="RANGE" width="8" begin="7" end="0" resetval="0x0" description="Address range field. Selects which address range comparator pairs are in use with branch broadcasting. Each bit represents an address range comparator pair, so bit[n] controls the selection of address range comparator pair n. If bit[n] is:       0              The address range that address range comparator pair n defines is not selected.                          1              The address range that address range comparator pair n defines is selected.                   " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCTRACEIDR" acronym="APBADDR_ETM_CPU1_TRCTRACEIDR" offset="0x40" width="32" description="Trace ID Register ">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved RES0" range="31 - 7" rwaccess="R/W"/> 
		<bitfield id="TRACEID" width="7" begin="6" end="0" resetval="0x0" description="Trace ID value. When only instruction tracing is enabled this provides the trace ID." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCVICTLR" acronym="APBADDR_ETM_CPU1_TRCVICTLR" offset="0x80" width="32" description="ViewInst Main Control Register ">
		<bitfield id="RES0_TRCVICTLR_31_24" width="8" begin="31" end="24" resetval="0x0" description="Reserved, RES0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="23" end="20" resetval="0x0" description="In Non-secure state, each bit controls whether instruction tracing is enabled for the corresponding exception level:       0              The trace unit generates instruction trace, in Non-secure state, for exception level n.                          1              The trace unit does not generate instruction trace, in Non-secure state, for exception level n.                   The exception levels are:Bit[20]Exception level 0.Bit[21]Exception level 1.Bit[22]Exception level 2.Bit[23]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. If instruction tracing is not implemented for a given exception level, the corresponding bit in this field is not implemented. Unimplemented bits are RAZ/WI." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="19" end="16" resetval="0x0" description="In Secure state, each bit controls whether instruction tracing is enabled for the corresponding exception level:       0              The trace unit generates instruction trace, in Secure state, for exception level n.                          1              The trace unit does not generate instruction trace, in Secure state, for exception level n.                   The exception levels are:Bit[16]Exception level 0.Bit[17]Exception level 1.Bit[18]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[19]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. If instruction tracing is not implemented for a given exception level, the corresponding bit in this field is not implemented. Unimplemented bits are RAZ/WI." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCVICTLR_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved, RES0." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="TRCERR" width="1" begin="11" end="11" resetval="0x0" description="If TRCIDR3.TRCERR==1, this bit controls whether a trace unit must trace a system error exception:       0              The trace unit does not trace a system error exception unless it traces the exception or instruction immediately prior to the system error exception.                          1              The trace unit always traces a system error exception.                   If TRCIDR3.TRCERR==0, this bit is RES0." range="11" rwaccess="R/W"/> 
		<bitfield id="TRCRESET" width="1" begin="10" end="10" resetval="0x0" description="Controls whether a trace unit must trace a Reset exception:       0              The trace unit does not trace a Reset exception unless it traces the exception or instruction immediately prior to the Reset exception.                          1              The trace unit always traces a Reset exception.                   " range="10" rwaccess="R/W"/> 
		<bitfield id="SSSTATUS" width="1" begin="9" end="9" resetval="0x0" description="IF TRCIDR4.NUMACPAIRS>0 or TRCIDR.NUMPC>0, this bit returns the status of the start-stop logic:       0              The start-stop logic is in the stopped state.                          1              The start-stop logic is in the started state.                   The bit only returns stable data when TRCSTATR.PMSTABLE==1.Before software enables the trace unit, TRCPRGCTLR.EN==1, it must write to this bit to set the initial state of the start-stop logic. If the start-stop logic is not used then set this bit to 1. ARM recommends that the value of this bit is set before each trace run begins.If TRCIDR4.NUMACPAIRS==0 and TRCIDR4.NUMPC==0, this bit is RES0, indicating that the start-stop logic is not implemented." range="9" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCVICTLR_8_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved, RES0." range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT" width="8" begin="7" end="0" resetval="0x0" description="An event selector. [TODO: Add the bit assignments for EVENT fields into the descriptions directly?]" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCVIIECTLR" acronym="APBADDR_ETM_CPU1_TRCVIIECTLR" offset="0x84" width="32" description="ViewInst Include-Exclude Control Register ">
		<bitfield id="RES0_TRCVIIECTLR_31_24" width="8" begin="31" end="24" resetval="0x0" description="Reserved, RES0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="EXCLUDE" width="8" begin="23" end="16" resetval="0x0" description="       0                                        1                                 The implemented width of the field, n, is IMPLEMENTATION DEFINED and is set by the value of TRCIDR4.NUMACPAIRS. Unimplemented bits are RAZ/WI." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCVIIECTLR_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved, RES0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="INCLUDE" width="8" begin="7" end="0" resetval="0x0" description="Include range field. Selects which address range comparator pairs are in use with ViewInst include control. Each bit represents an address range comparator pair, so bit[m] controls the selection of address range comparator pair m. If bit[m] is:       0              The address range that address range comparator pair m defines is not selected for ViewInst include control.                          1              The address range that address range comparator pair m defines is selected for ViewInst include control.                   The implemented width of the field, n, is IMPLEMENTATION DEFINED and is set by the value of TRCIDR4.NUMACPAIRS. Unimplemented bits are RAZ/WI.Selecting no include comparators indicates that all instructions are included by default. The exclude control then indicates which ranges are excluded." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCVISSCTLR" acronym="APBADDR_ETM_CPU1_TRCVISSCTLR" offset="0x88" width="32" description="ViewInst Start-Stop Control Register ">
		<bitfield id="STOP" width="16" begin="31" end="16" resetval="0x0" description="Selects which single address comparators are in use with ViewInst start-stop control, for the purpose of stopping trace. Each bit represents a single address comparator, so bit[m] controls the selection of single address comparator m-16. If bit[m] is:       0              The single address comparator m-16 is not selected as a stop resource.                          1              The single address comparator m-16 is selected as a stop resource.                   The implemented width of the field, n, is IMPLEMENTATION DEFINED and is set by the value of 2 x TRCIDR4.NUMACPAIRS. Unimplemented bits are RAZ/WI." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="START" width="16" begin="15" end="0" resetval="0x0" description="Selects which single address comparators are in use with ViewInst start-stop control, for the purpose of starting trace. Each bit represents a single address comparator, so bit[n] controls the selection of single address comparator n. If bit[n] is:       0              The single address comparator n is not selected as a start resource.                          1              The single address comparator n is selected as a start resource.                   The implemented width of the field, n, is IMPLEMENTATION DEFINED and is set by the value of 2 x TRCIDR4.NUMACPAIRS. Unimplemented bits are RAZ/WI." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSEQEVR0" acronym="APBADDR_ETM_CPU1_TRCSEQEVR0" offset="0x100" width="32" description="Sequencer State Transition Control Registers 0">
		<bitfield id="RES0_TRCSEQEVR0_31_16" width="16" begin="31" end="16" resetval="0x0" description="Reserved, RES0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="B_N" width="8" begin="15" end="8" resetval="0x0" description="Backward field. Contains an event number. When the event occurs then the sequencer state moves from state n+1 to state n.For example, for TRCSEQEVR2, if B2==0x14 then when event 0x14 occurs, the sequencer moves from state 3 to state 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="F_N" width="8" begin="7" end="0" resetval="0x0" description="Forward field. Contains an event number. When the event occurs then the sequencer state moves from state n to state n+1.For example, for TRCSEQEVR1, if F1==0x12 then when event 0x12 occurs, the sequencer moves from state 1 to state 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSEQEVR1" acronym="APBADDR_ETM_CPU1_TRCSEQEVR1" offset="0x104" width="32" description="Sequencer State Transition Control Registers 1">
		<bitfield id="RES0_TRCSEQEVR1_31_16" width="16" begin="31" end="16" resetval="0x0" description="Reserved, RES0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="B_N" width="8" begin="15" end="8" resetval="0x0" description="Backward field. Contains an event number. When the event occurs then the sequencer state moves from state n+1 to state n.For example, for TRCSEQEVR2, if B2==0x14 then when event 0x14 occurs, the sequencer moves from state 3 to state 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="F_N" width="8" begin="7" end="0" resetval="0x0" description="Forward field. Contains an event number. When the event occurs then the sequencer state moves from state n to state n+1.For example, for TRCSEQEVR1, if F1==0x12 then when event 0x12 occurs, the sequencer moves from state 1 to state 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSEQEVR2" acronym="APBADDR_ETM_CPU1_TRCSEQEVR2" offset="0x108" width="32" description="Sequencer State Transition Control Registers 2">
		<bitfield id="RES0_TRCSEQEVR2_31_16" width="16" begin="31" end="16" resetval="0x0" description="Reserved, RES0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="B_N" width="8" begin="15" end="8" resetval="0x0" description="Backward field. Contains an event number. When the event occurs then the sequencer state moves from state n+1 to state n.For example, for TRCSEQEVR2, if B2==0x14 then when event 0x14 occurs, the sequencer moves from state 3 to state 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="F_N" width="8" begin="7" end="0" resetval="0x0" description="Forward field. Contains an event number. When the event occurs then the sequencer state moves from state n to state n+1.For example, for TRCSEQEVR1, if F1==0x12 then when event 0x12 occurs, the sequencer moves from state 1 to state 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSEQRSTEVR" acronym="APBADDR_ETM_CPU1_TRCSEQRSTEVR" offset="0x118" width="32" description="Sequencer Reset Control Register ">
		<bitfield id="RES0_TRCSEQRSTEVR_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RST" width="8" begin="7" end="0" resetval="0x0" description="Contains an event number. When the event occurs then the sequencer state moves to state 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSEQSTR" acronym="APBADDR_ETM_CPU1_TRCSEQSTR" offset="0x11C" width="32" description="Sequencer State Register ">
		<bitfield id="RES0_TRCSEQSTR_31_2" width="30" begin="31" end="2" resetval="0x0" description="Reserved, RES0." range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Sets or returns the state of the sequencer:       00              State 0.                          01              State 1.                          10              State 2.                          11              State 3.                   " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCEXTINSELR" acronym="APBADDR_ETM_CPU1_TRCEXTINSELR" offset="0x120" width="32" description="External Input Select Register ">
		<bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved RES0" range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SEL3" width="5" begin="28" end="24" resetval="0x0" description="Selects an event from the external input bus for External Input Resource 3." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved RES0" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="SEL2" width="5" begin="20" end="16" resetval="0x0" description="Selects an event from the external input bus for External Input Resource 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved RES0" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="SEL1" width="5" begin="12" end="8" resetval="0x0" description="Selects an event from the external input bus for External Input Resource 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved RES0" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="SEL0" width="5" begin="4" end="0" resetval="0x0" description="Selects an event from the external input bus for External Input Resource 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCNTRLDVR0" acronym="APBADDR_ETM_CPU1_TRCCNTRLDVR0" offset="0x140" width="32" description="Counter Reload Value Registers 0">
		<bitfield id="RES0_TRCCNTRLDVR0_31_16" width="16" begin="31" end="16" resetval="0x0" description="Reserved, RES0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VALUE_N" width="16" begin="15" end="0" resetval="0x0" description="Contains the reload value for counter &#60;n>. When a reload event occurs for counter &#60;n> then the trace unit copies the VALUE&#60;n> field into counter &#60;n>." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCNTRLDVR1" acronym="APBADDR_ETM_CPU1_TRCCNTRLDVR1" offset="0x144" width="32" description="Counter Reload Value Registers 1">
		<bitfield id="RES0_TRCCNTRLDVR1_31_16" width="16" begin="31" end="16" resetval="0x0" description="Reserved, RES0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VALUE_N" width="16" begin="15" end="0" resetval="0x0" description="Contains the reload value for counter &#60;n>. When a reload event occurs for counter &#60;n> then the trace unit copies the VALUE&#60;n> field into counter &#60;n>." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCNTCTLR0" acronym="APBADDR_ETM_CPU1_TRCCNTCTLR0" offset="0x150" width="32" description="Counter Control Register 0 ">
		<bitfield id="RES0_TRCCNTCTLR0_31_18" width="14" begin="31" end="18" resetval="0x0" description="Reserved, RES0." range="31 - 18" rwaccess="R/W"/> 
		<bitfield id="CNTCHAIN_N" width="1" begin="17" end="17" resetval="0x0" description="For TRCCNTCTLR3 and TRCCNTCTLR1, controls whether counter &#60;n> decrements when a reload event occurs for counter &#60;n-1>:       0                                        1                                 For TRCCNTCTLR2 and TRCCNTCTLR0, this bit is RES0." range="17" rwaccess="R/W"/> 
		<bitfield id="RLDSELF_N" width="1" begin="16" end="16" resetval="0x0" description="Controls whether a reload event occurs for counter &#60;n>, when counter &#60;n> reaches zero:       0              The trace unit does not generate a reload event.                          1              The trace unit generates a reload event for counter &#60;n>, provided that the event resource that CNTEVENT&#60;n> specifies is active.                   " range="16" rwaccess="R/W"/> 
		<bitfield id="RLDEVENT_N" width="8" begin="15" end="8" resetval="0x0" description="Selects an event, that when it occurs causes a reload event for counter &#60;n>." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CNTEVENT_N" width="8" begin="7" end="0" resetval="0x0" description="Selects an event, that when it occurs causes counter &#60;n> to decrement." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCNTCTLR1" acronym="APBADDR_ETM_CPU1_TRCCNTCTLR1" offset="0x154" width="32" description="Counter Control Register 1 ">
		<bitfield id="RES0_TRCCNTCTLR1_31_18" width="14" begin="31" end="18" resetval="0x0" description="Reserved, RES0." range="31 - 18" rwaccess="R/W"/> 
		<bitfield id="CNTCHAIN_N" width="1" begin="17" end="17" resetval="0x0" description="For TRCCNTCTLR3 and TRCCNTCTLR1, controls whether counter &#60;n> decrements when a reload event occurs for counter &#60;n-1>:       0                                        1                                 For TRCCNTCTLR2 and TRCCNTCTLR0, this bit is RES0." range="17" rwaccess="R/W"/> 
		<bitfield id="RLDSELF_N" width="1" begin="16" end="16" resetval="0x0" description="Controls whether a reload event occurs for counter &#60;n>, when counter &#60;n> reaches zero:       0              The trace unit does not generate a reload event.                          1              The trace unit generates a reload event for counter &#60;n>, provided that the event resource that CNTEVENT&#60;n> specifies is active.                   " range="16" rwaccess="R/W"/> 
		<bitfield id="RLDEVENT_N" width="8" begin="15" end="8" resetval="0x0" description="Selects an event, that when it occurs causes a reload event for counter &#60;n>." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CNTEVENT_N" width="8" begin="7" end="0" resetval="0x0" description="Selects an event, that when it occurs causes counter &#60;n> to decrement." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCNTVR0" acronym="APBADDR_ETM_CPU1_TRCCNTVR0" offset="0x160" width="32" description="Counter Value Registers 0">
		<bitfield id="RES0_TRCCNTVR0_31_16" width="16" begin="31" end="16" resetval="0x0" description="Reserved, RES0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VALUE_N" width="16" begin="15" end="0" resetval="0x0" description="Contains the count value of counter &#60;n>." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCNTVR1" acronym="APBADDR_ETM_CPU1_TRCCNTVR1" offset="0x164" width="32" description="Counter Value Registers 1">
		<bitfield id="RES0_TRCCNTVR1_31_16" width="16" begin="31" end="16" resetval="0x0" description="Reserved, RES0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VALUE_N" width="16" begin="15" end="0" resetval="0x0" description="Contains the count value of counter &#60;n>." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR8" acronym="APBADDR_ETM_CPU1_TRCIDR8" offset="0x180" width="32" description="ID Register 8 ">
		<bitfield id="MAXSPEC" width="32" begin="31" end="0" resetval="0x0" description="Indicates the maximum speculation depth of the instruction trace stream. This is the maximum number of P0 elements in the trace stream that can be speculative at any time." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR9" acronym="APBADDR_ETM_CPU1_TRCIDR9" offset="0x184" width="32" description="ID Register 9 ">
		<bitfield id="NUMP0KEY" width="32" begin="31" end="0" resetval="0x0" description="Indicates the number of P0 right-hand keys that the trace unit can use. A value of 0 or 1 indicates one P0 key." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR10" acronym="APBADDR_ETM_CPU1_TRCIDR10" offset="0x188" width="32" description="ID Register 10 ">
		<bitfield id="NUMP1KEY" width="32" begin="31" end="0" resetval="0x0" description="Indicates the number of P1 right-hand keys that the trace unit can use. The number includes normal and special keys." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR11" acronym="APBADDR_ETM_CPU1_TRCIDR11" offset="0x18C" width="32" description="ID Register 11 ">
		<bitfield id="NUMP1SPC" width="32" begin="31" end="0" resetval="0x0" description="Indicates the number of special P1 right-hand keys that the trace unit can use." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR12" acronym="APBADDR_ETM_CPU1_TRCIDR12" offset="0x190" width="32" description="ID Register 12 ">
		<bitfield id="NUMCONDKEY" width="32" begin="31" end="0" resetval="0x0" description="Indicates the number of conditional instruction right-hand keys that the trace unit can use. The number includes normal and special keys." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR13" acronym="APBADDR_ETM_CPU1_TRCIDR13" offset="0x194" width="32" description="ID Register 13 ">
		<bitfield id="NUMCONDSPC" width="32" begin="31" end="0" resetval="0x0" description="Indicates the number of special conditional instruction right-hand keys that the trace unit can use." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIMSPEC0" acronym="APBADDR_ETM_CPU1_TRCIMSPEC0" offset="0x1C0" width="32" description="Implementation Specific Register 0 ">
		<bitfield id="RES0_TRCIMSPEC0_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="EN" width="4" begin="7" end="4" resetval="0x0" description="If SUPPORT is not 0b0000, controls whether the IMPLEMENTATION DEFINED features are enabled. The permitted values are:       0000              The IMPLEMENTATION DEFINED features are not enabled. The trace unit must behave as if the IMPLEMENTATION DEFINED features are not supported.                   and any other value, which indicates that the trace unit behavior is IMPLEMENTATION DEFINED.If SUPPORT is 0b0000, this field is RES0." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SUPPORT" width="4" begin="3" end="0" resetval="0x0" description="Indicates whether the implementation supports IMPLEMENTATION DEFINED features. The permitted values are:       0000              No IMPLEMENTATION DEFINED features are supported. The EN field is RES0.                   and any other value, which indicates that IMPLEMENTATION DEFINED features are supported. Use of these values requires written permission from ARM." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR0" acronym="APBADDR_ETM_CPU1_TRCIDR0" offset="0x1E0" width="32" description="ID Register 0 ">
		<bitfield id="RES0_TRCIDR0_31_30" width="2" begin="31" end="30" resetval="0x0" description="Reserved, RES0." range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="COMMOPT" width="1" begin="29" end="29" resetval="0x1" description="Conditional instruction tracing support bit. Indicates if the trace unit supports conditional instruction tracing:       0              Conditional instruction tracing is not supported.                          1              Conditional instruction tracing is supported, so TRCCONFIGR.COND is supported.                   " range="29" rwaccess="R/W"/> 
		<bitfield id="TSSIZE" width="5" begin="28" end="24" resetval="0x8" description="Global timestamp size field. The permitted values are:       00000              Global timestamping is not implemented.                          00110              Implementation supports a maximum global timestamp of 48bits.                          01000              Implementation supports a maximum global timestamp of 64bits.                   All other values are reserved.When global timestamping is implemented then TRCCONFIGR.TS and TRCTSCTLR are supported." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR0_23_17" width="7" begin="23" end="17" resetval="0x0" description="Reserved, RES0." range="23 - 17" rwaccess="R/W"/> 
		<bitfield id="QSUPP" width="2" begin="16" end="15" resetval="0x0" description="Q element support field. The permitted values are:       00              Q element support is not implemented. TRCCONFIGR.QE is RES0.                          01              Q element support is implemented, and only supports Q elements with instruction counts. TRCCONFIGR.QE can only take the values 0b00 or 0b01.                          10              Q element support is implemented, and only supports Q elements without instruction counts. TRCCONFIGR.QE can only take the values 0b00 or 0b11.                          11              Q element support is implemented, and supports both Q elements with instruction counts and Q elements without instruction counts. TRCCONFIGR.QE is fully implemented.                   " range="16 - 15" rwaccess="R/W"/> 
		<bitfield id="QFILT" width="1" begin="14" end="14" resetval="0x0" description="Q element filtering support field. The permitted values are:       0              Q element filtering is not implemented.                          1              Q element filtering is implemented. TRCQCTLR is implemented.                   When QSUPP==0b00, this field is RES0." range="14" rwaccess="R/W"/> 
		<bitfield id="CONDTYPE" width="2" begin="13" end="12" resetval="0x0" description="Conditional tracing field. The permitted values are:       00              The trace unit indicates only if a conditional instruction is a pass or fail.                          01              The trace unit provides the Current Program Status Register [CPSR] status, for a conditional instruction.                   All other values are reserved." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="NUMEVENT" width="2" begin="11" end="10" resetval="0x3" description="Number of events field. Indicates how many events the trace unit supports:       00              The trace unit supports 1 event.                          01              The trace unit supports 2 events.                          10              The trace unit supports 3 events.                          11              The trace unit supports 4 events.                   This field controls how many fields are supported in TRCEVENTCTL0R, and indicates the size of TRCEVENTCTL1R.INSTEN." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="RETSTACK" width="1" begin="9" end="9" resetval="0x1" description="Return stack bit. Indicates if the implementation supports a return stack:       0              Return stack is not implemented.                          1              Return stack is implemented, so TRCCONFIGR.RS is supported.                   " range="9" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR0_8_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved, RES0." range="8" rwaccess="R/W"/> 
		<bitfield id="TRCCCI" width="1" begin="7" end="7" resetval="0x1" description="Cycle counting instruction bit. Indicates if the trace unit supports cycle counting for instructions:       0              Cycle counting in the instruction trace is not implemented.                          1              Cycle counting in the instruction trace is implemented, so TRCCONFIGR.CCI and TRCCCCTLR are supported.                   " range="7" rwaccess="R/W"/> 
		<bitfield id="TRCCOND" width="1" begin="6" end="6" resetval="0x0" description="Conditional instruction tracing support bit. Indicates if the trace unit supports conditional instruction tracing:       0              Conditional instruction tracing is not supported.                          1              Conditional instruction tracing is supported, so TRCCONFIGR.COND is supported.                   " range="6" rwaccess="R/W"/> 
		<bitfield id="TRCBB" width="1" begin="5" end="5" resetval="0x1" description="Branch broadcast tracing support bit. Indicates if the trace unit supports branch broadcast tracing:       0              Branch broadcast tracing is not supported.                          1              Branch broadcast tracing is supported, so TRCCONFIGR.BB and TRCBBCTLR are supported.                   " range="5" rwaccess="R/W"/> 
		<bitfield id="TRCDATA" width="2" begin="4" end="3" resetval="0x0" description="Conditional tracing field. The permitted values are:       00              Data tracing is not supported.                          11              Tracing of data addresses and data values is supported, so TRCCONFIGR.DA, TRCCONFIGR.DV, TRCSTALLCTLR.DATADISCARD, TRCSTALLCTLR.INSTPRIORITY, TRCSTALLCTLR.DSTALL, and TRCEVENTCTL1R.DATAEN are supported.                   All other values are reserved." range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="INSTP0" width="2" begin="2" end="1" resetval="0x0" description="P0 tracing support field. The permitted values are:       00              Tracing of load and store instructions as P0 elements is not supported.                          11              Tracing of load and store instructions as P0 elements is supported, so TRCCONFIGR.INSTP0 is supported.                   All other values are reserved." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR0_0_0" width="1" begin="0" end="0" resetval="0x1" description="Reserved, RES0." range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR1" acronym="APBADDR_ETM_CPU1_TRCIDR1" offset="0x1E4" width="32" description="ID Register 1 ">
		<bitfield id="DESIGNER" width="8" begin="31" end="24" resetval="0x65" description="Indicates which company designed the trace unit. The permitted values are:       01000001              ARM Limited.                          01000100              Digital Equipment Corporation.                          01001101              Motorola, Freescale Semiconductor Inc.                          01010001              QUALCOMM Inc.                          01010110              Marvell Semiconductor Inc.                          01101001              Intel Corporation.                   All other values are reserved." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR1_23_16" width="8" begin="23" end="16" resetval="0x0" description="Reserved, RES0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RES1_TRCIDR1_15_12" width="4" begin="15" end="12" resetval="0x15" description="Reserved, RES1." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="TRCARCHMAJ" width="4" begin="11" end="8" resetval="0x4" description="Indicates the major version of the ETM architecture. The permitted value is:       100              ETMv4.                   All other values are reserved." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TRCARCHMIN" width="4" begin="7" end="4" resetval="0x0" description="Indicates the minor version of the ETM architecture. The permitted value is:       0              ETMv4 minor version 0.                   All other values are reserved." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="REVISION" width="4" begin="3" end="0" resetval="0x4" description="Returns an IMPLEMENTATION DEFINED value that identifies the revision of the trace registers and the OS Save and Restore registers.ARM recommends:That the initial implementation sets REVISION==0x0 and the field then increments for any subsequent implementations. However, it is acceptable to omit some values or use another scheme to identify the revision number.That TRCPIDR2.REVISION==TRCIDR1.REVISION. However, in situations where it is difficult to align these fields, such as with a metal layer fix, then it is acceptable to change the REVISION fields independently." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR2" acronym="APBADDR_ETM_CPU1_TRCIDR2" offset="0x1E8" width="32" description="ID Register 2 ">
		<bitfield id="RES0_TRCIDR2_31_29" width="3" begin="31" end="29" resetval="0x0" description="Reserved, RES0." range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="CCSIZE" width="4" begin="28" end="25" resetval="0x0" description="Indicates the size of the cycle counter in bits minus 12.       0000              The cycle counter is 12 bits in length.                          0001              The cycle counter is 13 bits in length.                   and so on up to 0b1000, indicating the cycle counter is 20 bits in length.All other values are reserved.If cycle counting is not implemented, as indicated by TRCIDR0.TRCCCI, this field is 0b0000." range="28 - 25" rwaccess="R/W"/> 
		<bitfield id="DVSIZE" width="5" begin="24" end="20" resetval="0x0" description="Indicates the data value size in bytes. The permitted values are:       00000              Data value tracing is not supported. Therefore, an implementation must also set TRCIDR0.TRCDATA==0b00.                          00100              Maximum of 32-bit data value size.                          01000              Maximum of 64-bit data value size.                   All other values are reserved." range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="DASIZE" width="5" begin="19" end="15" resetval="0x0" description="Indicates the data address size in bytes. The permitted values are:       00000              Data address tracing is not supported. Therefore, an implementation must also set TRCIDR0.TRCDATA==0b00.                          00100              Maximum of 32-bit data address size.                          01000              Maximum of 64-bit data address size.                   All other values are reserved." range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="VMIDSIZE" width="5" begin="14" end="10" resetval="0x1" description="Indicates the VMID size. The permitted values are:       00000              VMID tracing is not supported.                          00001              Maximum of 8-bit VMID size, so TRCCONFIGR.VMID is supported.                   All other values are reserved." range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="CIDSIZE" width="5" begin="9" end="5" resetval="0x4" description="Indicates the Context ID size. The permitted values are:       00000              Context ID tracing is not supported.                          00100              Maximum of 32-bit Context ID size, so TRCCONFIGR.CID is supported.                   All other values are reserved." range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="IASIZE" width="5" begin="4" end="0" resetval="0x8" description="Indicates the instruction address size. The permitted values are:       00100              Maximum of 32-bit address size.                          01000              Maximum of 64-bit address size.                   All other values are reserved." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR3" acronym="APBADDR_ETM_CPU1_TRCIDR3" offset="0x1EC" width="32" description="ID Register 3 ">
		<bitfield id="NOOVERFLOW" width="1" begin="31" end="31" resetval="0x0" description="Indicates if TRCSTALLCTLR.NOOVERFLOW is supported:       0              TRCSTALLCTLR.NOOVERFLOW is not supported, or STALLCTL==0.                          1              TRCSTALLCTLR.NOOVERFLOW is supported.                   " range="31" rwaccess="R/W"/> 
		<bitfield id="NUMPROC" width="3" begin="30" end="28" resetval="0x0" description="Indicates the number of processors available for tracing. The possible values are:       000              The trace unit can trace one processor.                          001              The trace unit can trace two processors.                          010              The trace unit can trace three processors.                   and so on up to 0b111, which indicates the trace unit can trace eight processors.This field sets the maximum value of TRCPROCSELR.PROCSEL." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="SYSSTALL" width="1" begin="27" end="27" resetval="0x1" description="Indicates if the implementation can support stall control:       0              The system does not support stall control of the processor.                          1              The system can support stall control of the processor.                   The system supports stalling of the processor only when SYSSTALL==1 and STALLCTL==1." range="27" rwaccess="R/W"/> 
		<bitfield id="STALLCTL" width="1" begin="26" end="26" resetval="0x1" description="Indicates if TRCSTALLCTLR is supported:       0              TRCSTALLCTLR is not supported.                          1              TRCSTALLCTLR is supported.                   " range="26" rwaccess="R/W"/> 
		<bitfield id="SYNCPR" width="1" begin="25" end="25" resetval="0x0" description="Indicates if an implementation has a fixed synchronization period:       0              TRCSYNCPR is read-write so software can change the synchronization period.                          1              TRCSYNCPR is read-only so the synchronization period is fixed.                   " range="25" rwaccess="R/W"/> 
		<bitfield id="TRCERR" width="1" begin="24" end="24" resetval="0x1" description="Indicates if TRCVICTLR.TRCERR is supported:       0              TRCVICTLR.TRCERR is not supported                          1              TRCVICTLR.TRCERR is supported.                   " range="24" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="23" end="20" resetval="0x7" description="In Non-secure state, each bit indicates whether instruction tracing is supported for the corresponding exception level:       0              In Non-secure state, exception level n is not supported so the corresponding bits in TRCACATRn.EXLEVEL_NS and TRCVICTLR.EXLEVEL_NS are not supported.                          1              In Non-secure state, exception level n is supported so the corresponding bits in TRCACATRn.EXLEVEL_NS and TRCVICTLR.EXLEVEL_NS are supported.                   The exception levels are:Bit[20]Exception level 0.Bit[21]Exception level 1.Bit[22]Exception level 2.Bit[23]SBZ. EXLEVEL_NS[3] is never implemented." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="19" end="16" resetval="0x11" description="In Secure state, each bit indicates whether instruction tracing is supported for the corresponding exception level:       0              In Secure state, exception level n is not supported so the corresponding bits in TRCACATRn.EXLEVEL_S and TRCVICTLR.EXLEVEL_S are not supported.                          1              In Secure state, exception level n is supported so the corresponding bits in TRCACATRn.EXLEVEL_S and TRCVICTLR.EXLEVEL_S are supported.                   The exception levels are:Bit[16]Exception level 0.Bit[17]Exception level 1.Bit[18]SBZ. EXLEVEL_S[2] is never implemented.Bit[19]Exception level 3." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR3_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved, RES0." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CCITMIN" width="12" begin="11" end="0" resetval="0x4" description="Indicates the minimum value that can be programmed in TRCCCCTLR.THRESHOLD.When cycle counting in the instruction trace is supported, that is TRCIDR0.TRCCCI==1, then the minimum value of this field is 0x001, otherwise it is 0x000." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR4" acronym="APBADDR_ETM_CPU1_TRCIDR4" offset="0x1F0" width="32" description="ID Register 4 ">
		<bitfield id="NUMVMIDC" width="4" begin="31" end="28" resetval="0x1" description="Indicates the number of VMID comparators that are available for tracing. The permitted values are:       0000              No VMID comparators are available.                          0001              The implementation has one VMID comparator.                          0010              The implementation has two VMID comparators.                   and so on up to 0b1000, which indicates that the implementation has eight VMID comparators.All other values are reserved." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="NUMCIDC" width="4" begin="27" end="24" resetval="0x1" description="Indicates the number of Context ID comparators that are available for tracing. The permitted values are:       0000              No Context ID comparators are available.                          0001              The implementation has one Context ID comparator.                          0010              The implementation has two Context ID comparators.                   and so on up to 0b1000, which indicates that the implementation has eight Context ID comparators.All other values are reserved." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="NUMSSCC" width="4" begin="23" end="20" resetval="0x1" description="Indicates the number of single-shot comparator controls that are available for tracing. The permitted values are:       0000              No single-shot comparator controls are available.                          0001              The implementation has one single-shot comparator control.                          0010              The implementation has two single-shot comparator controls.                   and so on up to 0b1000, which indicates that the implementation has eight single-shot comparator controls.All other values are reserved." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="NUMRSPAIR" width="4" begin="19" end="16" resetval="0x7" description="Indicates the number of resource selection pairs that are available for tracing. The permitted values are:       0000              The implementation has one resource selection pair.                          0001              The implementation has two resource selection pairs.                          0010              The implementation has three resource selection pairs.                   and so on up to 0b1111, which indicates that the implementation has 16 resource selection pairs.Implementations always have at least one resource selection pair so that they can support the FALSE and TRUE resource selectors, 0 and 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="NUMPC" width="4" begin="15" end="12" resetval="0x0" description="Indicates the number of processor comparator inputs that are available for tracing. The permitted values are:       0000              No processor comparator inputs are available.                          0001              The implementation has one processor comparator input.                          0010              The implementation has two processor comparator inputs.                   and so on up to 0b1000, which indicates that the implementation has eight processor comparator inputs.All other values are reserved." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR4_11_9" width="3" begin="11" end="9" resetval="0x0" description="Reserved, RES0." range="11 - 9" rwaccess="R/W"/> 
		<bitfield id="SUPPDAC" width="1" begin="8" end="8" resetval="0x0" description="Indicates if the implementation can support data address comparisons:       0              The implementation does not support data address comparisons.                          1              The implementation can support data address comparisons                   " range="8" rwaccess="R/W"/> 
		<bitfield id="NUMDVC" width="4" begin="7" end="4" resetval="0x0" description="Indicates the number of data value comparators that are available for tracing. The permitted values are:       0000              No data value comparators are available.                          0001              The implementation has one data value comparator.                          0010              The implementation has two data value comparators.                   and so on up to 0b1000, which indicates that the implementation has eight data value comparators.All other values are reserved." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="NUMACPAIRS" width="4" begin="3" end="0" resetval="0x4" description="Indicates the number of address comparator pairs that are available for tracing. The permitted values are:       0000              No address comparator pairs are available.                          0001              The implementation has one address comparator pair.                          0010              The implementation has two address comparator pairs.                   and so on up to 0b1000, which indicates that the implementation has eight address comparator pairs.All other values are reserved." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCIDR5" acronym="APBADDR_ETM_CPU1_TRCIDR5" offset="0x1F4" width="32" description="ID Register 5 ">
		<bitfield id="REDFUNCNTR" width="1" begin="31" end="31" resetval="0x0" description="Indicates if the reduced function counter is implemented:       0              The reduced function counter is not supported.                          1              Counter 0 is implemented as a reduced function counter.                   " range="31" rwaccess="R/W"/> 
		<bitfield id="NUMCNTR" width="3" begin="30" end="28" resetval="0x2" description="Indicates the number of counters that are available for tracing. The permitted values are:       000              No counters are available.                          001              The implementation has one counter.                          010              The implementation has two counters.                          011              The implementation has three counters.                          100              The implementation has four counters.                   All other values are reserved." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="NUMSEQSTATE" width="3" begin="27" end="25" resetval="0x4" description="Indicates the number of sequencer states that are implemented. The permitted values are:       000              No sequencer states are implemented.                          100              The implementation has four sequencer states.                   All other values are reserved." range="27 - 25" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR5_24_24" width="1" begin="24" end="24" resetval="0x0" description="Reserved, RES0." range="24" rwaccess="R/W"/> 
		<bitfield id="LPOVERRIDE" width="1" begin="23" end="23" resetval="0x1" description="Indicates if the implementation can support low-power state override:       0              The implementation does not support low-power state override.                          1              The implementation supports low-power state override, and the TRCEVENTCTL1R.LPOVERRIDE field is implemented.                   The trace unit must support low-power state override if it can enter a low-power mode where the resources and event trace generation are disabled." range="23" rwaccess="R/W"/> 
		<bitfield id="ATBTRIG" width="1" begin="22" end="22" resetval="0x1" description="Indicates if the implementation can support ATB triggers:       0              The implementation does not support ATB triggers.                          1              The implementation supports ATB triggers, and the TRCEVENTCTL1R.ATBTRIG field is implemented.                   " range="22" rwaccess="R/W"/> 
		<bitfield id="TRACEIDSIZE" width="6" begin="21" end="16" resetval="0x7" description="Indicates the trace ID width. The permitted value is:       111              The implementation supports a 7-bit trace ID. This sets the width of the TRCTRACEIDR.TRACEID field.                   All other values are reserved.The CoreSight ATB requires a 7-bit trace ID width." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCIDR5_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved, RES0." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="NUMEXTINSEL" width="3" begin="11" end="9" resetval="0x4" description="Indicates how many external input select resources are implemented. The permitted values are:       000              No external input select resources are available. If NUMEXTINSEL is zero, NUMEXTIN must also be zero.                          001              The implementation has one external input select resource.                          010              The implementation has two external input select resources.                          011              The implementation has three external input select resources.                          100              The implementation has four external input select resources.                   All other values are reserved.See TRCEXTINSELR for how to select an input select resource." range="11 - 9" rwaccess="R/W"/> 
		<bitfield id="NUMEXTIN" width="9" begin="8" end="0" resetval="0x30" description="Indicates how many external inputs are implemented. The permitted values are:       000000000              No external inputs are available. If NUMEXTIN is zero, NUMEXTINSEL must also be zero.                          000000001              The implementation has one external input.                          000000010              The implementation has two external inputs.                   and so on up to 0b100000000, which indicates that the implementation has 256 external inputs.All other values >0b100000000 are reserved.See TRCEXTINSELR for how to select an external input." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR2" acronym="APBADDR_ETM_CPU1_TRCRSCTLR2" offset="0x208" width="32" description="Resource Selection Control Registers 2">
		<bitfield id="RES0_TRCRSCTLR2_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR3" acronym="APBADDR_ETM_CPU1_TRCRSCTLR3" offset="0x20C" width="32" description="Resource Selection Control Registers 3">
		<bitfield id="RES0_TRCRSCTLR3_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR4" acronym="APBADDR_ETM_CPU1_TRCRSCTLR4" offset="0x210" width="32" description="Resource Selection Control Registers 4">
		<bitfield id="RES0_TRCRSCTLR4_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR5" acronym="APBADDR_ETM_CPU1_TRCRSCTLR5" offset="0x214" width="32" description="Resource Selection Control Registers 5">
		<bitfield id="RES0_TRCRSCTLR5_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR6" acronym="APBADDR_ETM_CPU1_TRCRSCTLR6" offset="0x218" width="32" description="Resource Selection Control Registers 6">
		<bitfield id="RES0_TRCRSCTLR6_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR7" acronym="APBADDR_ETM_CPU1_TRCRSCTLR7" offset="0x21C" width="32" description="Resource Selection Control Registers 7">
		<bitfield id="RES0_TRCRSCTLR7_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR8" acronym="APBADDR_ETM_CPU1_TRCRSCTLR8" offset="0x220" width="32" description="Resource Selection Control Registers 8">
		<bitfield id="RES0_TRCRSCTLR8_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR9" acronym="APBADDR_ETM_CPU1_TRCRSCTLR9" offset="0x224" width="32" description="Resource Selection Control Registers 9">
		<bitfield id="RES0_TRCRSCTLR9_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR10" acronym="APBADDR_ETM_CPU1_TRCRSCTLR10" offset="0x228" width="32" description="Resource Selection Control Registers 10">
		<bitfield id="RES0_TRCRSCTLR10_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR11" acronym="APBADDR_ETM_CPU1_TRCRSCTLR11" offset="0x22C" width="32" description="Resource Selection Control Registers 11">
		<bitfield id="RES0_TRCRSCTLR11_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR12" acronym="APBADDR_ETM_CPU1_TRCRSCTLR12" offset="0x230" width="32" description="Resource Selection Control Registers 12">
		<bitfield id="RES0_TRCRSCTLR12_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR13" acronym="APBADDR_ETM_CPU1_TRCRSCTLR13" offset="0x234" width="32" description="Resource Selection Control Registers 13">
		<bitfield id="RES0_TRCRSCTLR13_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR14" acronym="APBADDR_ETM_CPU1_TRCRSCTLR14" offset="0x238" width="32" description="Resource Selection Control Registers 14">
		<bitfield id="RES0_TRCRSCTLR14_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCRSCTLR15" acronym="APBADDR_ETM_CPU1_TRCRSCTLR15" offset="0x23C" width="32" description="Resource Selection Control Registers 15">
		<bitfield id="RES0_TRCRSCTLR15_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PAIRINV" width="1" begin="21" end="21" resetval="0x0" description="If n is an even number, controls whether the combined result from a resource pair is inverted:       0              The combined result is not inverted.                          1              The combined result is inverted.                   If n is an odd number, this field is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="INV" width="1" begin="20" end="20" resetval="0x0" description="Controls whether the resource that GROUP and SELECT selects is inverted:       0              The selected resource is not inverted.                          1              The selected resource is inverted.                   " range="20" rwaccess="R/W"/> 
		<bitfield id="GROUP" width="4" begin="19" end="16" resetval="0x0" description="Selects a group of resources. Possible values are:       0000              For SELECT bits 0 to 3, selects external input selector 0 to 3; other bits are reserved.                          0001              For SELECT bits 0 to 7, selects processor comparator inputs 0 to 7; other bits are reserved.                          0010              For SELECT bits 0 to 3, selects counter at zero 0 to 3; for SELECT bits 4 to 7, selects sequencer states 0 to 3; other bits are reserved.                          0011              For SELECT bits 0 to 7, selects single-shot comparator control 0 to 7; other bits are reserved.                          0100              For SELECT bits 0 to 15, selects single address comparator 0 to 15.                          0101              For SELECT bits 0 to 7, selects address range comparator 0 to 7; other bits are reserved.                          0110              For SELECT bits 0 to 7, selects Context ID comparator 0 to 7; other bits are reserved.                          0111              For SELECT bits 0 to 7, selects VMID comparator 0 to 7; other bits are reserved.                   All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group.See the GROUP field description for details." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSSCCR0" acronym="APBADDR_ETM_CPU1_TRCSSCCR0" offset="0x280" width="32" description="Single-Shot Comparator Control Register 0 ">
		<bitfield id="RES0_TRCSSCCR0_31_25" width="7" begin="31" end="25" resetval="0x0" description="Reserved, RES0." range="31 - 25" rwaccess="R/W"/> 
		<bitfield id="RST" width="1" begin="24" end="24" resetval="0x0" description="Controls whether the single-shot comparator resource is reset when it fires.       0              When the single-shot comparator resource fires, it is not reset.                          1              When the single-shot comparator resource fires, it is reset. This enables the single-shot comparator resource to fire multiple times.                   " range="24" rwaccess="R/W"/> 
		<bitfield id="ARC" width="8" begin="23" end="16" resetval="0x0" description="Selects one or more address range comparators for single-shot control.Each bit represents an address range comparator pair, so bit[n-16] controls the selection of address range comparator pair n-16. If bit[n-16] is:       0              The address range comparator pair n-16 is not selected for single-shot control.                          1              The address range comparator pair n-16 is selected for single-shot control.                   The width of this field is IMPLEMENTATION DEFINED. The field contains a number of implemented bits equal to TRCIDR4.NUMACPAIRS. Unimplemented bits are RAZ/WI." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SAC" width="16" begin="15" end="0" resetval="0x0" description="Selects one or more single address comparators for single-shot control.Each bit represents a single address comparator, so bit[n] controls the selection of single address comparator n. If bit[n] is:       0              The single address comparator n, is not selected for single-shot control.                          1              The single address comparator n, is selected for single-shot control.                   The width of this field is IMPLEMENTATION DEFINED. The field contains a number of implemented bits equal to 2 x TRCIDR4.NUMACPAIRS. Unimplemented bits are RAZ/WI." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCSSCSR0" acronym="APBADDR_ETM_CPU1_TRCSSCSR0" offset="0x2A0" width="32" description="Single-Shot Comparator Status Register 0 ">
		<bitfield id="STATUS" width="1" begin="31" end="31" resetval="0x0" description="Single-shot status bit. Indicates if any of the comparators that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects have matched:       0              No match has occurred.                          1              One or more matches has occurred. If TRCSSCCRn.RST==0 then there is only one match and no more matches are possible, and software must reset this bit to 0 to re-enable the single-shot control.                   STATUS must be written to set an initial state when configuring the trace unit, if the single-shot comparator is to be used." range="31" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCSSCSR0_30_3" width="28" begin="30" end="3" resetval="0x0" description="Reserved, RES0." range="30 - 3" rwaccess="R/W"/> 
		<bitfield id="DV" width="1" begin="2" end="2" resetval="0x0" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons:       0              Single-shot data address with data value comparisons are not supported.                          1              Single-shot data address with data value comparisons are supported.                   " range="2" rwaccess="R/W"/> 
		<bitfield id="DA" width="1" begin="1" end="1" resetval="0x0" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons:       0              Single-shot data address comparisons are not supported.                          1              Single-shot data address comparisons are supported.                   " range="1" rwaccess="R/W"/> 
		<bitfield id="INST" width="1" begin="0" end="0" resetval="0x1" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons:       0              Single-shot instruction address comparisons are not supported.                          1              Single-shot instruction address comparisons are supported.                   " range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCOSLAR" acronym="APBADDR_ETM_CPU1_TRCOSLAR" offset="0x300" width="32" description="OS Lock Access Register ">
		<bitfield id="RES0_TRCOSLAR_31_1" width="31" begin="31" end="1" resetval="0x0" description="Reserved, RES0." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="OS Lock control bit:       0              Unlocks the OS Lock.                          1              Locks the OS Lock. This setting disables the trace unit.                   " range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCOSLSR" acronym="APBADDR_ETM_CPU1_TRCOSLSR" offset="0x304" width="32" description="OS Lock Status Register ">
		<bitfield id="RES0_TRCOSLSR_31_4" width="28" begin="31" end="4" resetval="0x0" description="Reserved, RES0." range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="PRESENT" width="1" begin="3" end="3" resetval="0x1" description="Indicates whether the OS Lock is implemented.This bit is RES1, which indicates that the OS Lock is always implemented." range="3" rwaccess="R/W"/> 
		<bitfield id="BIT32" width="1" begin="2" end="2" resetval="0x0" description="This bit is RES0, which indicates that software must perform a 32-bit write to update the TRCOSLAR." range="2" rwaccess="R/W"/> 
		<bitfield id="LOCKED" width="1" begin="1" end="1" resetval="0x1" description="OS Lock status bit:       0              The OS Lock is unlocked.                          1              The OS Lock is locked.                   When the trace unit core power domain is powered down the value is UNKNOWN. The TRCPDSR indicates if the trace unit core power domain is powered down." range="1" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCOSLSR_0_0" width="1" begin="0" end="0" resetval="0x0" description="Reserved, RES0." range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPDCR" acronym="APBADDR_ETM_CPU1_TRCPDCR" offset="0x310" width="32" description="Power Down Control Register ">
		<bitfield id="RES0_TRCPDCR_31_4" width="28" begin="31" end="4" resetval="0x0" description="Reserved, RES0." range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="PU" width="1" begin="3" end="3" resetval="0x0" description="Powerup request bit:       0              The system can remove power from the trace unit. The TRCPDSR indicates if the trace unit is powered down.                          1              The system must provide power to the trace unit.                   Typically, a trace unit drives a signal representing the value of this bit to a power controller to request that the trace unit core power domain is powered up. However, if the trace unit and the processor are in the same power domain then the implementation might combine the PU status with a signal from the processor." range="3" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCPDCR_2_0" width="3" begin="2" end="0" resetval="0x0" description="Reserved, RES0." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPDSR" acronym="APBADDR_ETM_CPU1_TRCPDSR" offset="0x314" width="32" description="Power Down Status Register ">
		<bitfield id="RES0_TRCPDSR_31_6" width="26" begin="31" end="6" resetval="0x0" description="Reserved, RES0." range="31 - 6" rwaccess="R/W"/> 
		<bitfield id="LOCKED" width="1" begin="5" end="5" resetval="0x0" description="OS Lock status bit:       0              The OS Lock is unlocked.                          1              The OS Lock is locked.                   The value is UNKNOWN when the trace unit core power domain is powered down, that is, when POWER==0." range="5" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCPDSR_4_2" width="3" begin="4" end="2" resetval="0x0" description="Reserved, RES0." range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="STICKYPD" width="1" begin="1" end="1" resetval="0x0" description="Sticky powerdown status bit. Indicates whether the trace register state is valid:       0              If POWER==1 then the state of TRCOSLSR and the trace registers are valid. If POWER==0 then it is UNKNOWN whether the state of TRCOSLSR and the trace registers are valid.                          1              The state of TRCOSLSR and the trace registers might not be valid. The trace unit sets this bit to 1 if either the trace unit is reset, or the power to the trace unit core power domain is removed and the trace register state is not valid.                   After this register is read, if the Software Lock is unlocked and the trace unit core power domain is powered up, then the trace unit sets this bit to 0. The TRCLAR controls whether the Software Lock is locked." range="1" rwaccess="R/W"/> 
		<bitfield id="POWER" width="1" begin="0" end="0" resetval="0x0" description="Power status bit:       0              The trace unit core power domain is not powered. The trace registers are not accessible and they all return an error response.                          1              The trace unit core power domain is powered. The trace registers are accessible.                   " range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR0_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR0_31_0" offset="0x400" width="32" description="Address Comparator Value Registers 0 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR0_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR0_63_32" offset="0x404" width="32" description="Address Comparator Value Registers 0 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR1_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR1_31_0" offset="0x408" width="32" description="Address Comparator Value Registers 1 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR1_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR1_63_32" offset="0x40C" width="32" description="Address Comparator Value Registers 1 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR2_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR2_31_0" offset="0x410" width="32" description="Address Comparator Value Registers 2 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR2_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR2_63_32" offset="0x414" width="32" description="Address Comparator Value Registers 2 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR3_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR3_31_0" offset="0x418" width="32" description="Address Comparator Value Registers 3 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR3_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR3_63_32" offset="0x41C" width="32" description="Address Comparator Value Registers 3 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR4_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR4_31_0" offset="0x420" width="32" description="Address Comparator Value Registers 4 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR4_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR4_63_32" offset="0x424" width="32" description="Address Comparator Value Registers 4 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR5_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR5_31_0" offset="0x428" width="32" description="Address Comparator Value Registers 5 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR5_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR5_63_32" offset="0x42C" width="32" description="Address Comparator Value Registers 5 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR6_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR6_31_0" offset="0x430" width="32" description="Address Comparator Value Registers 6 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR6_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR6_63_32" offset="0x434" width="32" description="Address Comparator Value Registers 6 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR7_31_0" acronym="APBADDR_ETM_CPU1_TRCACVR7_31_0" offset="0x438" width="32" description="Address Comparator Value Registers 7 (low word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACVR7_63_32" acronym="APBADDR_ETM_CPU1_TRCACVR7_63_32" offset="0x43C" width="32" description="Address Comparator Value Registers 7 (high word)">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address value.The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63_32] bits." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR0" acronym="APBADDR_ETM_CPU1_TRCACATR0" offset="0x480" width="32" description="Address Comparator Access Type Registers 0">
		<bitfield id="RES0_TRCACATR0_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR0_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR1" acronym="APBADDR_ETM_CPU1_TRCACATR1" offset="0x488" width="32" description="Address Comparator Access Type Registers 1">
		<bitfield id="RES0_TRCACATR1_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR1_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR2" acronym="APBADDR_ETM_CPU1_TRCACATR2" offset="0x490" width="32" description="Address Comparator Access Type Registers 2">
		<bitfield id="RES0_TRCACATR2_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR2_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR3" acronym="APBADDR_ETM_CPU1_TRCACATR3" offset="0x498" width="32" description="Address Comparator Access Type Registers 3">
		<bitfield id="RES0_TRCACATR3_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR3_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR4" acronym="APBADDR_ETM_CPU1_TRCACATR4" offset="0x4A0" width="32" description="Address Comparator Access Type Registers 4">
		<bitfield id="RES0_TRCACATR4_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR4_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR5" acronym="APBADDR_ETM_CPU1_TRCACATR5" offset="0x4A8" width="32" description="Address Comparator Access Type Registers 5">
		<bitfield id="RES0_TRCACATR5_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR5_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR6" acronym="APBADDR_ETM_CPU1_TRCACATR6" offset="0x4B0" width="32" description="Address Comparator Access Type Registers 6">
		<bitfield id="RES0_TRCACATR6_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR6_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCACATR7" acronym="APBADDR_ETM_CPU1_TRCACATR7" offset="0x4B8" width="32" description="Address Comparator Access Type Registers 7">
		<bitfield id="RES0_TRCACATR7_31_22" width="10" begin="31" end="22" resetval="0x0" description="Reserved, RES0." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="DTBM" width="1" begin="21" end="21" resetval="0x0" description="Controls whether data address comparisons use the data address [63:56] bits:       0              The trace unit ignores the data address [63:56] bits for data address comparisons.                          1              The trace unit uses the data address [63:56] bits for data address comparisons.                   Supported only if TRCIDR2.DASIZE indicates that the data address size is 64 bits, otherwise this bit is RES0." range="21" rwaccess="R/W"/> 
		<bitfield id="DATARANGE" width="1" begin="20" end="20" resetval="0x0" description="Controls whether a data value comparison uses the single address comparator or the address range comparator:       0              The trace unit uses the single address comparator for data value comparisons. The behavior of the address range comparator is UNPREDICTABLE.                          1              The trace unit uses the address range comparator for data value comparisons. The behavior of the single address comparators in this pair is UNPREDICTABLE.                   The trace unit ignores this field when DATAMATCH==0b00.Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0." range="20" rwaccess="R/W"/> 
		<bitfield id="DATASIZE" width="2" begin="19" end="18" resetval="0x0" description="Controls the width of the data value comparison:       00              Byte.                          01              Halfword.                          10              Word.                          11              Doubleword.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0.The doubleword width is supported only if TRCIDR2.DVSIZE indicates that 64-bit values are supported. If 64-bit values are not supported, 0b11 is reserved." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DATAMATCH" width="2" begin="17" end="16" resetval="0x0" description="Controls how the trace unit performs a data value comparison:       00              The trace unit does not perform a data value comparison.                          01              The trace unit performs a data value comparison and signals a match if both values are identical.                          10              Reserved.                          11              The trace unit performs a data value comparison and signals a match if both values are different.                   Supported only if the corresponding data value comparator is supported, otherwise this field is RES0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_NS" width="4" begin="15" end="12" resetval="0x0" description="In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Non-secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Non-secure state, for exception level n.                   The exception levels are:Bit[12]Exception level 0.Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="EXLEVEL_S" width="4" begin="11" end="8" resetval="0x0" description="In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:       0              The trace unit can perform a comparison, in Secure state, for exception level n.                          1              The trace unit does not perform a comparison, in Secure state, for exception level n.                   The exception levels are:Bit[8]Exception level 0.Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of TRCIDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_TRCACATR7_7_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved, RES0." range="7" rwaccess="R/W"/> 
		<bitfield id="CONTEXT" width="3" begin="6" end="4" resetval="0x0" description="If TRCIDR4.NUMCIDFC > 0 or TRCIDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:       000              Comparator 0.                          001              Comparator 1.                          010              Comparator 2.                   and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of TRCIDR4.NUMVMIDC and TRCIDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If TRCIDR4.NUMCIDFC==0 and TRCIDR4.NUMVMIDC==0, this field is RES0." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CONTEXTTYPE" width="2" begin="3" end="2" resetval="0x0" description="If TRCIDR4.NUMVMIDC>0 and TRCIDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier [VMID] comparison, or both comparisons:       00              The trace unit does not perform a Context ID or VMID comparison.                          01              The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.                          10              The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.                          11              The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.                   If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If TRCIDR4.NUMVMIDC==0 and TRCIDR4.NUMCIDC==0, both bits are RES0." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="2" begin="1" end="0" resetval="0x0" description="Controls what type of comparison the trace unit performs:       00              Instruction address.                          01              Data load address.                          10              Data store address.                          11              Data load address or data store address.                   If TRCIDR4.SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCIDCVR0" acronym="APBADDR_ETM_CPU1_TRCCIDCVR0" offset="0x600" width="32" description="Context ID Comparator Value Register 0 ">
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="Context ID value. The implemented width of this field is IMPLEMENTATION DEFINED and is set by TRCIDR2.CIDSIZE. Unimplemented bits are RAZ/WI.After a processor reset, the ETM architecture assumes that the Context ID is zero until the processor updates the Context ID." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCVMIDCVR0" acronym="APBADDR_ETM_CPU1_TRCVMIDCVR0" offset="0x640" width="32" description="VMID Comparator Value Register 0 ">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved RES0" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="VALUE" width="8" begin="7" end="0" resetval="0x0" description="Contains a VMID value." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCIDCCTLR0" acronym="APBADDR_ETM_CPU1_TRCCIDCCTLR0" offset="0x680" width="32" description="Context ID Comparator Control Register 0 ">
		<bitfield id="COMP_N" width="32" begin="31" end="0" resetval="0x0" description="Controls the mask value that the trace unit applies to TRCCIDCVRn. Each bit in this field corresponds to a byte in TRCCIDCVRn. When a bit is:       0              The trace unit includes the relevant byte in TRCCIDCVRn when it performs the Context ID comparison.                          1              The trace unit ignores the relevant byte in TRCCIDCVRn when it performs the Context ID comparison.                   Supported only if TRCIDR4.NUMCIDC > n, otherwise the field is RES0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCITATBIDR" acronym="APBADDR_ETM_CPU1_TRCITATBIDR" offset="0xEE4" width="32" description="Integration ATB Identification Register ">
		<bitfield id="RES0_TRCITATBIDR_31_7" width="25" begin="31" end="7" resetval="0x0" description="Reserved RES0" range="31 - 7" rwaccess="R/W"/> 
		<bitfield id="ID" width="7" begin="6" end="0" resetval="0x0" description="Drives the ATIDMn[6:0] output pins" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCITIDATAR" acronym="APBADDR_ETM_CPU1_TRCITIDATAR" offset="0xEEC" width="32" description="Integration Instruction ATB Data Register ">
		<bitfield id="RES0_TRCITIDATAR_31_5" width="27" begin="31" end="5" resetval="0x0" description="Reserved RES0" range="31 - 5" rwaccess="R/W"/> 
		<bitfield id="ATDATAM_31" width="1" begin="4" end="4" resetval="0x0" description="Drives the ATDATAM[31] output" range="4" rwaccess="R/W"/> 
		<bitfield id="ATDATAM_23" width="1" begin="3" end="3" resetval="0x0" description="Drives the ATDATAM[23] output" range="3" rwaccess="R/W"/> 
		<bitfield id="ATDATAM_15" width="1" begin="2" end="2" resetval="0x0" description="Drives the ATDATAM[15] output" range="2" rwaccess="R/W"/> 
		<bitfield id="ATDATAM_7" width="1" begin="1" end="1" resetval="0x0" description="Drives the ATDATAM[7] output" range="1" rwaccess="R/W"/> 
		<bitfield id="ATDATAM_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the ATDATAM[0] output" range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCITIATBINR" acronym="APBADDR_ETM_CPU1_TRCITIATBINR" offset="0xEF4" width="32" description="Integration Instruction ATB In Register ">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved. Read undefined." range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="AFVALIDM" width="1" begin="1" end="1" resetval="0x0" description="Returns the value of the AFVALIDMn input pin" range="1" rwaccess="R/W"/> 
		<bitfield id="ATREADYM" width="1" begin="0" end="0" resetval="0x0" description="Returns the value of the ATREADYMn input pin" range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCITIATBOUTR" acronym="APBADDR_ETM_CPU1_TRCITIATBOUTR" offset="0xEFC" width="32" description="Integration Instruction ATB Out Register ">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved. Read undefined." range="31 - 10" rwaccess="R/W"/> 
		<bitfield id="BYTES" width="2" begin="9" end="8" resetval="0x0" description="Drives the ATBYTESMn[1:0] output pins" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved. Read undefined." range="7 - 2" rwaccess="R/W"/> 
		<bitfield id="AFREADY" width="1" begin="1" end="1" resetval="0x0" description="Drives the AFREADYMn output pin" range="1" rwaccess="R/W"/> 
		<bitfield id="ATVALID" width="1" begin="0" end="0" resetval="0x0" description="Drives the ATVALIDMn output pin" range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCITCTRL" acronym="APBADDR_ETM_CPU1_TRCITCTRL" offset="0xF00" width="32" description="Integration Mode Control Register ">
		<bitfield id="RES0_TRCITCTRL_31_1" width="31" begin="31" end="1" resetval="0x0" description="Reserved, RES0." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="ITEN" width="1" begin="0" end="0" resetval="0x0" description="Integration mode enable bit:       0              The trace unit is not in integration mode.                          1              The trace unit is in integration mode. This mode enables a debug agent to perform topology detection, and System-on-Chip [SoC] test software to perform integration testing.                   " range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCLAIMSET" acronym="APBADDR_ETM_CPU1_TRCCLAIMSET" offset="0xFA0" width="32" description="Claim Tag Set Register ">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="SET" width="4" begin="3" end="0" resetval="0x15" description="Sets bits in the claim tag and determines the number of claim tag bits implemented." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCLAIMCLR" acronym="APBADDR_ETM_CPU1_TRCCLAIMCLR" offset="0xFA4" width="32" description="Claim Tag Clear Register ">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CLR" width="4" begin="3" end="0" resetval="0x0" description="Clears bits in the claim tag and determines the current value of the claim tag." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCDEVAFF0" acronym="APBADDR_ETM_CPU1_TRCDEVAFF0" offset="0xFA8" width="32" description="Device Affinity Register 0 ">
		<bitfield id="MPIDR_EL1_31_0" width="32" begin="31" end="0" resetval="0x2147483649" description="Read-only copy of the low half of MPIDR_EL1, as seen from the highest implemented exception level." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCDEVAFF1" acronym="APBADDR_ETM_CPU1_TRCDEVAFF1" offset="0xFAC" width="32" description="Device Affinity Register 1 ">
		<bitfield id="MPIDR_EL1_63_32" width="32" begin="31" end="0" resetval="0x0" description="Read-only copy of the high half of MPIDR_EL1, as seen from the highest implemented exception level." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCLAR" acronym="APBADDR_ETM_CPU1_TRCLAR" offset="0xFB0" width="32" description="Software Lock Access Register ">
		<bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Writing the key value 0xC5ACCE55 to this field clears the lock, enabling write accesses to this component's registers through a memory-mapped interface.Writing any other value to this register sets the lock, disabling write accesses to this component's registers through a memory mapped interface.Software can use the Software Lock to prevent accidental modification of the trace unit registers by software being debugged. For example, software that accidentally initializes an incorrect region of memory might disable the trace unit and make it impossible to trace the software." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCLSR" acronym="APBADDR_ETM_CPU1_TRCLSR" offset="0xFB4" width="32" description="Software Lock Status Register ">
		<bitfield id="RES0_TRCLSR_31_3" width="29" begin="31" end="3" resetval="0x0" description="Reserved, RES0." range="31 - 3" rwaccess="R/W"/> 
		<bitfield id="NTT" width="1" begin="2" end="2" resetval="0x0" description="Not thirty-two bit access required. RAZ." range="2" rwaccess="R/W"/> 
		<bitfield id="SLK" width="1" begin="1" end="1" resetval="0x0" description="Software lock status for this component. Possible values of this field are:       0              Lock clear. Writes are permitted to this component's registers.                          1              Lock set. Writes to this component's registers are ignored, and reads have no side effects.                   " range="1" rwaccess="R/W"/> 
		<bitfield id="SLI" width="1" begin="0" end="0" resetval="0x0" description="Software lock implemented. RAO." range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCAUTHSTATUS" acronym="APBADDR_ETM_CPU1_TRCAUTHSTATUS" offset="0xFB8" width="32" description="Authentication Status Register ">
		<bitfield id="RES0_TRCAUTHSTATUS_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SNID" width="2" begin="7" end="6" resetval="0x2" description="Indicates whether the system enables the trace unit to support Secure non-invasive debug:       00              The trace unit does not implement support for Secure non-invasive debug.                          01              Reserved.                          10              Secure non-invasive debug is disabled.                          11              Secure non-invasive debug is enabled.                   " range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="SID" width="2" begin="5" end="4" resetval="0x0" description="Indicates whether the trace unit supports Secure invasive debug:       00              The trace unit does not support Secure invasive debug.                   All other values are reserved." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="NSNID" width="2" begin="3" end="2" resetval="0x2" description="Indicates whether the system enables the trace unit to support Non-secure non-invasive debug:       00              The trace unit does not implement support for Non-secure non-invasive debug.                          01              Reserved.                          10              Non-secure non-invasive debug is disabled.                          11              Non-secure non-invasive debug is enabled.                   " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="NSID" width="2" begin="1" end="0" resetval="0x0" description="Indicates whether the trace unit supports Non-secure invasive debug:       00              The trace unit does not support Non-secure invasive debug.                   All other values are reserved." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCDEVARCH" acronym="APBADDR_ETM_CPU1_TRCDEVARCH" offset="0xFBC" width="32" description="Device Architecture Register ">
		<bitfield id="ARCHITECT" width="11" begin="31" end="21" resetval="0x571" description="Defines the architecture of the component. For trace, this is ARM Limited.Bits [31:28] are the JEP 106 continuation code, 0x4.Bits [27:21] are the JEP 106 ID code, 0x3B." range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="PRESENT" width="1" begin="20" end="20" resetval="0x1" description="When set to 1, indicates that the DEVARCH is present.This field is RAO." range="20" rwaccess="R/W"/> 
		<bitfield id="REVISION" width="4" begin="19" end="16" resetval="0x0" description="Defines the architecture revision. For architectures defined by ARM this is the minor revision.For trace, the revision defined by ETMv4 is 0x0.All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ARCHID" width="16" begin="15" end="0" resetval="0x18963" description="Defines this part to be a v8-A debug component. For architectures defined by ARM this is further subdivided.For trace, bits [15:12] are the architecture version, 0x4; bits [11:0] are the architecture part number, 0xA13.This corresponds to trace architecture version ETMv4." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCDEVID" acronym="APBADDR_ETM_CPU1_TRCDEVID" offset="0xFC8" width="32" description="Device ID Register ">
		<bitfield id="DEVID" width="32" begin="31" end="0" resetval="0x0" description="Indicates the capabilities of the trace unit. The implemented width of this field and its bit assignments are IMPLEMENTATION DEFINED. Unimplemented bits are RAZ/WI.If a component is configurable then ARM recommends that this field can also indicate which configuration options are implemented that differ from the standard configuration." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCDEVTYPE" acronym="APBADDR_ETM_CPU1_TRCDEVTYPE" offset="0xFCC" width="32" description="Device Type Register ">
		<bitfield id="RES0_TRCDEVTYPE_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SUB" width="4" begin="7" end="4" resetval="0x1" description="Returns 0x1, to indicate that the ETM generates processor trace.All other values are reserved." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MAIN" width="4" begin="3" end="0" resetval="0x3" description="Returns 0x3, to indicate that the ETM is a trace source.All other values are reserved." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR4" acronym="APBADDR_ETM_CPU1_TRCPIDR4" offset="0xFD0" width="32" description="Peripheral Identification Register 4 ">
		<bitfield id="RES0_TRCPIDR4_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="4" begin="7" end="4" resetval="0x0" description="Size of the component. RES0. This indicates that the ETM memory map occupies 4KB." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DES_2" width="4" begin="3" end="0" resetval="0x4" description="Designer, JEP106 continuation code. For ARM Limited, this field is 0b0100." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR5" acronym="APBADDR_ETM_CPU1_TRCPIDR5" offset="0xFD4" width="32" description="Peripheral Identification Register 5">
		<bitfield id="RES0_TRCPIDR5_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="RES0, reserved for future use." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR6" acronym="APBADDR_ETM_CPU1_TRCPIDR6" offset="0xFD8" width="32" description="Peripheral Identification Register 6">
		<bitfield id="RES0_TRCPIDR6_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="RES0, reserved for future use." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR7" acronym="APBADDR_ETM_CPU1_TRCPIDR7" offset="0xFDC" width="32" description="Peripheral Identification Register 7">
		<bitfield id="RES0_TRCPIDR7_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="RES0, reserved for future use." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR0" acronym="APBADDR_ETM_CPU1_TRCPIDR0" offset="0xFE0" width="32" description="Peripheral Identification Register 0 ">
		<bitfield id="RES0_TRCPIDR0_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PART_0" width="8" begin="7" end="0" resetval="0x93" description="Part number, bits[7:0]." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR1" acronym="APBADDR_ETM_CPU1_TRCPIDR1" offset="0xFE4" width="32" description="Peripheral Identification Register 1 ">
		<bitfield id="RES0_TRCPIDR1_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="DES_0" width="4" begin="7" end="4" resetval="0x11" description="Designer, bits[3:0] of JEP106 ID code. For ARM Limited, this field is 0b1011." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PART_1" width="4" begin="3" end="0" resetval="0x9" description="Part number, bits[11:8]." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR2" acronym="APBADDR_ETM_CPU1_TRCPIDR2" offset="0xFE8" width="32" description="Peripheral Identification Register 2 ">
		<bitfield id="RES0_TRCPIDR2_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="REVISION" width="4" begin="7" end="4" resetval="0x4" description="The IMPLEMENTATION DEFINED revision number for the ETM implementation. See also TRCIDR1.REVISION." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="JEDEC" width="1" begin="3" end="3" resetval="0x1" description="RAO. Indicates a JEP106 identity code is used." range="3" rwaccess="R/W"/> 
		<bitfield id="DES_1" width="3" begin="2" end="0" resetval="0x3" description="Designer, most significant bits of JEP106 ID code. For ARM Limited, this field is 0b011." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCPIDR3" acronym="APBADDR_ETM_CPU1_TRCPIDR3" offset="0xFEC" width="32" description="Peripheral Identification Register 3 ">
		<bitfield id="RES0_TRCPIDR3_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="REVAND" width="4" begin="7" end="4" resetval="0x0" description="The IMPLEMENTATION DEFINED manufacturing revision number for the implementation. After silicon is available, if metal fixes are necessary, the manufacturer can alter the top metal layer so that this field can indicate any post-fab silicon changes." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CMOD" width="4" begin="3" end="0" resetval="0x0" description="Customer modified. Indicates someone other than the Designer has modified the component." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCIDR0" acronym="APBADDR_ETM_CPU1_TRCCIDR0" offset="0xFF0" width="32" description="Component Identification Register 0 ">
		<bitfield id="RES0_TRCCIDR0_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PRMBL_0" width="8" begin="7" end="0" resetval="0x13" description="Preamble. Must read as 0x0D." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCIDR1" acronym="APBADDR_ETM_CPU1_TRCCIDR1" offset="0xFF4" width="32" description="Component Identification Register 1 ">
		<bitfield id="RES0_TRCCIDR1_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="CLASS" width="4" begin="7" end="4" resetval="0x9" description="Component class. Reads as 0x9, to indicate that the ETM is a debug component, with CoreSight architecture compliant management registers." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRMBL_1" width="4" begin="3" end="0" resetval="0x0" description="Preamble. Must read as 0x0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCIDR2" acronym="APBADDR_ETM_CPU1_TRCCIDR2" offset="0xFF8" width="32" description="Component Identification Register 2 ">
		<bitfield id="RES0_TRCCIDR2_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PRMBL_2" width="8" begin="7" end="0" resetval="0x5" description="Preamble. Must read as 0x05." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_ETM_CPU1_TRCCIDR3" acronym="APBADDR_ETM_CPU1_TRCCIDR3" offset="0xFFC" width="32" description="Component Identification Register 3 ">
		<bitfield id="RES0_TRCCIDR3_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PRMBL_3" width="8" begin="7" end="0" resetval="0x177" description="Preamble. Must read as 0xB1." range="7 - 0" rwaccess="R/W"/>
	</register>
</module>