
nucleo-f401re-freertos-drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006380  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08006520  08006520  00016520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066d0  080066d0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080066d0  080066d0  000166d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066d8  080066d8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066d8  080066d8  000166d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066dc  080066dc  000166dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080066e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a08  20000074  08006754  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a7c  08006754  00024a7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018784  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ff9  00000000  00000000  00038828  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001348  00000000  00000000  0003b828  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011f0  00000000  00000000  0003cb70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000488b  00000000  00000000  0003dd60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001018d  00000000  00000000  000425eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00096dd7  00000000  00000000  00052778  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e954f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c4  00000000  00000000  000e95cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006508 	.word	0x08006508

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006508 	.word	0x08006508

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fb8c 	bl	8000ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f840 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f8d4 	bl	8000738 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000590:	f000 f8a8 	bl	80006e4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000594:	f002 f8c8 	bl	8002728 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue01 */
  Queue01Handle = osMessageQueueNew (256, sizeof(uint8_t), &Queue01_attributes);
 8000598:	4a11      	ldr	r2, [pc, #68]	; (80005e0 <main+0x60>)
 800059a:	2101      	movs	r1, #1
 800059c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005a0:	f002 fa00 	bl	80029a4 <osMessageQueueNew>
 80005a4:	4602      	mov	r2, r0
 80005a6:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <main+0x64>)
 80005a8:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sender1 */
  Sender1Handle = osThreadNew(StartSender1, NULL, &Sender1_attributes);
 80005aa:	4a0f      	ldr	r2, [pc, #60]	; (80005e8 <main+0x68>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	480f      	ldr	r0, [pc, #60]	; (80005ec <main+0x6c>)
 80005b0:	f002 f924 	bl	80027fc <osThreadNew>
 80005b4:	4602      	mov	r2, r0
 80005b6:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <main+0x70>)
 80005b8:	601a      	str	r2, [r3, #0]

  /* creation of Receiver */
  ReceiverHandle = osThreadNew(StartReceiver, NULL, &Receiver_attributes);
 80005ba:	4a0e      	ldr	r2, [pc, #56]	; (80005f4 <main+0x74>)
 80005bc:	2100      	movs	r1, #0
 80005be:	480e      	ldr	r0, [pc, #56]	; (80005f8 <main+0x78>)
 80005c0:	f002 f91c 	bl	80027fc <osThreadNew>
 80005c4:	4602      	mov	r2, r0
 80005c6:	4b0d      	ldr	r3, [pc, #52]	; (80005fc <main+0x7c>)
 80005c8:	601a      	str	r2, [r3, #0]

  /* creation of Sender2 */
  Sender2Handle = osThreadNew(StartSender2, NULL, &Sender2_attributes);
 80005ca:	4a0d      	ldr	r2, [pc, #52]	; (8000600 <main+0x80>)
 80005cc:	2100      	movs	r1, #0
 80005ce:	480d      	ldr	r0, [pc, #52]	; (8000604 <main+0x84>)
 80005d0:	f002 f914 	bl	80027fc <osThreadNew>
 80005d4:	4602      	mov	r2, r0
 80005d6:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <main+0x88>)
 80005d8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005da:	f002 f8d9 	bl	8002790 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005de:	e7fe      	b.n	80005de <main+0x5e>
 80005e0:	08006608 	.word	0x08006608
 80005e4:	200049a4 	.word	0x200049a4
 80005e8:	0800659c 	.word	0x0800659c
 80005ec:	08000819 	.word	0x08000819
 80005f0:	200049a8 	.word	0x200049a8
 80005f4:	080065c0 	.word	0x080065c0
 80005f8:	080008a1 	.word	0x080008a1
 80005fc:	200049ac 	.word	0x200049ac
 8000600:	080065e4 	.word	0x080065e4
 8000604:	0800085d 	.word	0x0800085d
 8000608:	200049b0 	.word	0x200049b0

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b094      	sub	sp, #80	; 0x50
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0320 	add.w	r3, r7, #32
 8000616:	2230      	movs	r2, #48	; 0x30
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f005 f823 	bl	8005666 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000630:	2300      	movs	r3, #0
 8000632:	60bb      	str	r3, [r7, #8]
 8000634:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemClock_Config+0xd0>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000638:	4a28      	ldr	r2, [pc, #160]	; (80006dc <SystemClock_Config+0xd0>)
 800063a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800063e:	6413      	str	r3, [r2, #64]	; 0x40
 8000640:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemClock_Config+0xd0>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000648:	60bb      	str	r3, [r7, #8]
 800064a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800064c:	2300      	movs	r3, #0
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemClock_Config+0xd4>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000658:	4a21      	ldr	r2, [pc, #132]	; (80006e0 <SystemClock_Config+0xd4>)
 800065a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	4b1f      	ldr	r3, [pc, #124]	; (80006e0 <SystemClock_Config+0xd4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800066c:	2302      	movs	r3, #2
 800066e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000670:	2301      	movs	r3, #1
 8000672:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000674:	2310      	movs	r3, #16
 8000676:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000678:	2302      	movs	r3, #2
 800067a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000680:	2310      	movs	r3, #16
 8000682:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000684:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000688:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800068a:	2304      	movs	r3, #4
 800068c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800068e:	2307      	movs	r3, #7
 8000690:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fdc2 	bl	8001220 <HAL_RCC_OscConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006a2:	f000 f92b 	bl	80008fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a6:	230f      	movs	r3, #15
 80006a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006aa:	2302      	movs	r3, #2
 80006ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2102      	movs	r1, #2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f001 f81c 	bl	8001700 <HAL_RCC_ClockConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006ce:	f000 f915 	bl	80008fc <Error_Handler>
  }
}
 80006d2:	bf00      	nop
 80006d4:	3750      	adds	r7, #80	; 0x50
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40007000 	.word	0x40007000

080006e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e8:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006ea:	4a12      	ldr	r2, [pc, #72]	; (8000734 <MX_USART2_UART_Init+0x50>)
 80006ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ee:	4b10      	ldr	r3, [pc, #64]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 800070a:	220c      	movs	r2, #12
 800070c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070e:	4b08      	ldr	r3, [pc, #32]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071a:	4805      	ldr	r0, [pc, #20]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 800071c:	f001 fc32 	bl	8001f84 <HAL_UART_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000726:	f000 f8e9 	bl	80008fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200049b4 	.word	0x200049b4
 8000734:	40004400 	.word	0x40004400

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08a      	sub	sp, #40	; 0x28
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 0314 	add.w	r3, r7, #20
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	613b      	str	r3, [r7, #16]
 8000752:	4b2d      	ldr	r3, [pc, #180]	; (8000808 <MX_GPIO_Init+0xd0>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a2c      	ldr	r2, [pc, #176]	; (8000808 <MX_GPIO_Init+0xd0>)
 8000758:	f043 0304 	orr.w	r3, r3, #4
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b2a      	ldr	r3, [pc, #168]	; (8000808 <MX_GPIO_Init+0xd0>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0304 	and.w	r3, r3, #4
 8000766:	613b      	str	r3, [r7, #16]
 8000768:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	4b26      	ldr	r3, [pc, #152]	; (8000808 <MX_GPIO_Init+0xd0>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a25      	ldr	r2, [pc, #148]	; (8000808 <MX_GPIO_Init+0xd0>)
 8000774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b23      	ldr	r3, [pc, #140]	; (8000808 <MX_GPIO_Init+0xd0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	60bb      	str	r3, [r7, #8]
 800078a:	4b1f      	ldr	r3, [pc, #124]	; (8000808 <MX_GPIO_Init+0xd0>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a1e      	ldr	r2, [pc, #120]	; (8000808 <MX_GPIO_Init+0xd0>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b1c      	ldr	r3, [pc, #112]	; (8000808 <MX_GPIO_Init+0xd0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	60bb      	str	r3, [r7, #8]
 80007a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	607b      	str	r3, [r7, #4]
 80007a6:	4b18      	ldr	r3, [pc, #96]	; (8000808 <MX_GPIO_Init+0xd0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a17      	ldr	r2, [pc, #92]	; (8000808 <MX_GPIO_Init+0xd0>)
 80007ac:	f043 0302 	orr.w	r3, r3, #2
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b15      	ldr	r3, [pc, #84]	; (8000808 <MX_GPIO_Init+0xd0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0302 	and.w	r3, r3, #2
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2120      	movs	r1, #32
 80007c2:	4812      	ldr	r0, [pc, #72]	; (800080c <MX_GPIO_Init+0xd4>)
 80007c4:	f000 fd12 	bl	80011ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <MX_GPIO_Init+0xd8>)
 80007d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	4619      	mov	r1, r3
 80007dc:	480d      	ldr	r0, [pc, #52]	; (8000814 <MX_GPIO_Init+0xdc>)
 80007de:	f000 fb83 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007e2:	2320      	movs	r3, #32
 80007e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e6:	2301      	movs	r3, #1
 80007e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	2300      	movs	r3, #0
 80007f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	4619      	mov	r1, r3
 80007f8:	4804      	ldr	r0, [pc, #16]	; (800080c <MX_GPIO_Init+0xd4>)
 80007fa:	f000 fb75 	bl	8000ee8 <HAL_GPIO_Init>

}
 80007fe:	bf00      	nop
 8000800:	3728      	adds	r7, #40	; 0x28
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800
 800080c:	40020000 	.word	0x40020000
 8000810:	10210000 	.word	0x10210000
 8000814:	40020800 	.word	0x40020800

08000818 <StartSender1>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartSender1 */
void StartSender1(void *argument)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  struct MsgPrio{
    uint8_t message;
	uint8_t priority;
  } tx;

  tx.message = 0x01;
 8000820:	2301      	movs	r3, #1
 8000822:	733b      	strb	r3, [r7, #12]
  tx.priority = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	737b      	strb	r3, [r7, #13]

  /* Infinite loop */
  for(;;)
  {
	printf("Task1\n");
 8000828:	4809      	ldr	r0, [pc, #36]	; (8000850 <StartSender1+0x38>)
 800082a:	f004 ff99 	bl	8005760 <puts>
	osMessageQueuePut(Queue01Handle, &tx.message, tx.priority, 200);
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <StartSender1+0x3c>)
 8000830:	6818      	ldr	r0, [r3, #0]
 8000832:	7b7a      	ldrb	r2, [r7, #13]
 8000834:	f107 010c 	add.w	r1, r7, #12
 8000838:	23c8      	movs	r3, #200	; 0xc8
 800083a:	f002 f939 	bl	8002ab0 <osMessageQueuePut>
	printf("Task1 delay\n");
 800083e:	4806      	ldr	r0, [pc, #24]	; (8000858 <StartSender1+0x40>)
 8000840:	f004 ff8e 	bl	8005760 <puts>
    osDelay(2000);
 8000844:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000848:	f002 f87e 	bl	8002948 <osDelay>
	printf("Task1\n");
 800084c:	e7ec      	b.n	8000828 <StartSender1+0x10>
 800084e:	bf00      	nop
 8000850:	08006544 	.word	0x08006544
 8000854:	200049a4 	.word	0x200049a4
 8000858:	0800654c 	.word	0x0800654c

0800085c <StartSender2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSender2 */
void StartSender2(void *argument)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  struct MsgPrio{
    uint8_t message;
    uint8_t priority;
  } tx;

  tx.message = 0x02;
 8000864:	2302      	movs	r3, #2
 8000866:	733b      	strb	r3, [r7, #12]
  tx.priority = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	737b      	strb	r3, [r7, #13]

  /* Infinite loop */
  for(;;)
  {
    printf("Task2\n");
 800086c:	4809      	ldr	r0, [pc, #36]	; (8000894 <StartSender2+0x38>)
 800086e:	f004 ff77 	bl	8005760 <puts>
    osMessageQueuePut(Queue01Handle, &tx.message, tx.priority, 200);
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <StartSender2+0x3c>)
 8000874:	6818      	ldr	r0, [r3, #0]
 8000876:	7b7a      	ldrb	r2, [r7, #13]
 8000878:	f107 010c 	add.w	r1, r7, #12
 800087c:	23c8      	movs	r3, #200	; 0xc8
 800087e:	f002 f917 	bl	8002ab0 <osMessageQueuePut>
	printf("Task2 delay\n");
 8000882:	4806      	ldr	r0, [pc, #24]	; (800089c <StartSender2+0x40>)
 8000884:	f004 ff6c 	bl	8005760 <puts>
	osDelay(2000);
 8000888:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800088c:	f002 f85c 	bl	8002948 <osDelay>
    printf("Task2\n");
 8000890:	e7ec      	b.n	800086c <StartSender2+0x10>
 8000892:	bf00      	nop
 8000894:	08006558 	.word	0x08006558
 8000898:	200049a4 	.word	0x200049a4
 800089c:	08006560 	.word	0x08006560

080008a0 <StartReceiver>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiver */
void StartReceiver(void *argument)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReceiver */
	uint8_t buffer_get[1];
  /* Infinite loop */
  for(;;)
  {
    printf("Task3\n");
 80008a8:	4808      	ldr	r0, [pc, #32]	; (80008cc <StartReceiver+0x2c>)
 80008aa:	f004 ff59 	bl	8005760 <puts>
    osMessageQueueGet(Queue01Handle, &buffer_get, NULL, 4000);
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <StartReceiver+0x30>)
 80008b0:	6818      	ldr	r0, [r3, #0]
 80008b2:	f107 010c 	add.w	r1, r7, #12
 80008b6:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80008ba:	2200      	movs	r2, #0
 80008bc:	f002 f96c 	bl	8002b98 <osMessageQueueGet>
    printf("Received: %d\n", (int)buffer_get[0]);
 80008c0:	7b3b      	ldrb	r3, [r7, #12]
 80008c2:	4619      	mov	r1, r3
 80008c4:	4803      	ldr	r0, [pc, #12]	; (80008d4 <StartReceiver+0x34>)
 80008c6:	f004 fed7 	bl	8005678 <iprintf>
    printf("Task3\n");
 80008ca:	e7ed      	b.n	80008a8 <StartReceiver+0x8>
 80008cc:	0800656c 	.word	0x0800656c
 80008d0:	200049a4 	.word	0x200049a4
 80008d4:	08006574 	.word	0x08006574

080008d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a04      	ldr	r2, [pc, #16]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d101      	bne.n	80008ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008ea:	f000 f9fb 	bl	8000ce4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40014800 	.word	0x40014800

080008fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
	...

0800090c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	4b12      	ldr	r3, [pc, #72]	; (8000960 <HAL_MspInit+0x54>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800091a:	4a11      	ldr	r2, [pc, #68]	; (8000960 <HAL_MspInit+0x54>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000920:	6453      	str	r3, [r2, #68]	; 0x44
 8000922:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <HAL_MspInit+0x54>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	603b      	str	r3, [r7, #0]
 8000932:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <HAL_MspInit+0x54>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000936:	4a0a      	ldr	r2, [pc, #40]	; (8000960 <HAL_MspInit+0x54>)
 8000938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093c:	6413      	str	r3, [r2, #64]	; 0x40
 800093e:	4b08      	ldr	r3, [pc, #32]	; (8000960 <HAL_MspInit+0x54>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800094a:	2200      	movs	r2, #0
 800094c:	210f      	movs	r1, #15
 800094e:	f06f 0001 	mvn.w	r0, #1
 8000952:	f000 fa9f 	bl	8000e94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800

08000964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08a      	sub	sp, #40	; 0x28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 0314 	add.w	r3, r7, #20
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a19      	ldr	r2, [pc, #100]	; (80009e8 <HAL_UART_MspInit+0x84>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d12b      	bne.n	80009de <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	613b      	str	r3, [r7, #16]
 800098a:	4b18      	ldr	r3, [pc, #96]	; (80009ec <HAL_UART_MspInit+0x88>)
 800098c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800098e:	4a17      	ldr	r2, [pc, #92]	; (80009ec <HAL_UART_MspInit+0x88>)
 8000990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000994:	6413      	str	r3, [r2, #64]	; 0x40
 8000996:	4b15      	ldr	r3, [pc, #84]	; (80009ec <HAL_UART_MspInit+0x88>)
 8000998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800099e:	613b      	str	r3, [r7, #16]
 80009a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	4b11      	ldr	r3, [pc, #68]	; (80009ec <HAL_UART_MspInit+0x88>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	4a10      	ldr	r2, [pc, #64]	; (80009ec <HAL_UART_MspInit+0x88>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	6313      	str	r3, [r2, #48]	; 0x30
 80009b2:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <HAL_UART_MspInit+0x88>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009be:	230c      	movs	r3, #12
 80009c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c2:	2302      	movs	r3, #2
 80009c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2300      	movs	r3, #0
 80009cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009ce:	2307      	movs	r3, #7
 80009d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d2:	f107 0314 	add.w	r3, r7, #20
 80009d6:	4619      	mov	r1, r3
 80009d8:	4805      	ldr	r0, [pc, #20]	; (80009f0 <HAL_UART_MspInit+0x8c>)
 80009da:	f000 fa85 	bl	8000ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009de:	bf00      	nop
 80009e0:	3728      	adds	r7, #40	; 0x28
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40004400 	.word	0x40004400
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40020000 	.word	0x40020000

080009f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08c      	sub	sp, #48	; 0x30
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009fc:	2300      	movs	r3, #0
 80009fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000a00:	2300      	movs	r3, #0
 8000a02:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0); 
 8000a04:	2200      	movs	r2, #0
 8000a06:	6879      	ldr	r1, [r7, #4]
 8000a08:	201a      	movs	r0, #26
 8000a0a:	f000 fa43 	bl	8000e94 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); 
 8000a0e:	201a      	movs	r0, #26
 8000a10:	f000 fa5c 	bl	8000ecc <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	4b1e      	ldr	r3, [pc, #120]	; (8000a94 <HAL_InitTick+0xa0>)
 8000a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1c:	4a1d      	ldr	r2, [pc, #116]	; (8000a94 <HAL_InitTick+0xa0>)
 8000a1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a22:	6453      	str	r3, [r2, #68]	; 0x44
 8000a24:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <HAL_InitTick+0xa0>)
 8000a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a30:	f107 0210 	add.w	r2, r7, #16
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f001 f852 	bl	8001ae4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a40:	f001 f83c 	bl	8001abc <HAL_RCC_GetPCLK2Freq>
 8000a44:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a48:	4a13      	ldr	r2, [pc, #76]	; (8000a98 <HAL_InitTick+0xa4>)
 8000a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a4e:	0c9b      	lsrs	r3, r3, #18
 8000a50:	3b01      	subs	r3, #1
 8000a52:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000a54:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <HAL_InitTick+0xa8>)
 8000a56:	4a12      	ldr	r2, [pc, #72]	; (8000aa0 <HAL_InitTick+0xac>)
 8000a58:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000 / 1000) - 1;
 8000a5a:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <HAL_InitTick+0xa8>)
 8000a5c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a60:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000a62:	4a0e      	ldr	r2, [pc, #56]	; (8000a9c <HAL_InitTick+0xa8>)
 8000a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a66:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <HAL_InitTick+0xa8>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <HAL_InitTick+0xa8>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8000a74:	4809      	ldr	r0, [pc, #36]	; (8000a9c <HAL_InitTick+0xa8>)
 8000a76:	f001 f867 	bl	8001b48 <HAL_TIM_Base_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d104      	bne.n	8000a8a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 8000a80:	4806      	ldr	r0, [pc, #24]	; (8000a9c <HAL_InitTick+0xa8>)
 8000a82:	f001 f896 	bl	8001bb2 <HAL_TIM_Base_Start_IT>
 8000a86:	4603      	mov	r3, r0
 8000a88:	e000      	b.n	8000a8c <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000a8a:	2301      	movs	r3, #1
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3730      	adds	r7, #48	; 0x30
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40023800 	.word	0x40023800
 8000a98:	431bde83 	.word	0x431bde83
 8000a9c:	200049f4 	.word	0x200049f4
 8000aa0:	40014800 	.word	0x40014800

08000aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab6:	e7fe      	b.n	8000ab6 <HardFault_Handler+0x4>

08000ab8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <MemManage_Handler+0x4>

08000abe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <BusFault_Handler+0x4>

08000ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <UsageFault_Handler+0x4>

08000aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000adc:	4802      	ldr	r0, [pc, #8]	; (8000ae8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000ade:	f001 f88c 	bl	8001bfa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200049f4 	.word	0x200049f4

08000aec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	e00a      	b.n	8000b14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000afe:	f3af 8000 	nop.w
 8000b02:	4601      	mov	r1, r0
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	60ba      	str	r2, [r7, #8]
 8000b0a:	b2ca      	uxtb	r2, r1
 8000b0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	3301      	adds	r3, #1
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	dbf0      	blt.n	8000afe <_read+0x12>
	}

return len;
 8000b1c:	687b      	ldr	r3, [r7, #4]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3718      	adds	r7, #24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	60f8      	str	r0, [r7, #12]
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	e009      	b.n	8000b4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	1c5a      	adds	r2, r3, #1
 8000b3c:	60ba      	str	r2, [r7, #8]
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	617b      	str	r3, [r7, #20]
 8000b4c:	697a      	ldr	r2, [r7, #20]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	dbf1      	blt.n	8000b38 <_write+0x12>
	}
	return len;
 8000b54:	687b      	ldr	r3, [r7, #4]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <_close>:

int _close(int file)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b083      	sub	sp, #12
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
	return -1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b86:	605a      	str	r2, [r3, #4]
	return 0;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <_isatty>:

int _isatty(int file)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b083      	sub	sp, #12
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
	return 1;
 8000b9e:	2301      	movs	r3, #1
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
	return 0;
 8000bb8:	2300      	movs	r3, #0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3714      	adds	r7, #20
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
	...

08000bc8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000bd0:	4b11      	ldr	r3, [pc, #68]	; (8000c18 <_sbrk+0x50>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <_sbrk+0x16>
		heap_end = &end;
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	; (8000c18 <_sbrk+0x50>)
 8000bda:	4a10      	ldr	r2, [pc, #64]	; (8000c1c <_sbrk+0x54>)
 8000bdc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	; (8000c18 <_sbrk+0x50>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <_sbrk+0x50>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4413      	add	r3, r2
 8000bec:	466a      	mov	r2, sp
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d907      	bls.n	8000c02 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000bf2:	f004 fd03 	bl	80055fc <__errno>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	230c      	movs	r3, #12
 8000bfa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000c00:	e006      	b.n	8000c10 <_sbrk+0x48>
	}

	heap_end += incr;
 8000c02:	4b05      	ldr	r3, [pc, #20]	; (8000c18 <_sbrk+0x50>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	4a03      	ldr	r2, [pc, #12]	; (8000c18 <_sbrk+0x50>)
 8000c0c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3710      	adds	r7, #16
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20000090 	.word	0x20000090
 8000c1c:	20004a80 	.word	0x20004a80

08000c20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <SystemInit+0x28>)
 8000c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c2a:	4a07      	ldr	r2, [pc, #28]	; (8000c48 <SystemInit+0x28>)
 8000c2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c34:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <SystemInit+0x28>)
 8000c36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c3a:	609a      	str	r2, [r3, #8]
#endif
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c52:	e003      	b.n	8000c5c <LoopCopyDataInit>

08000c54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c54:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c5a:	3104      	adds	r1, #4

08000c5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c5c:	480b      	ldr	r0, [pc, #44]	; (8000c8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c64:	d3f6      	bcc.n	8000c54 <CopyDataInit>
  ldr  r2, =_sbss
 8000c66:	4a0b      	ldr	r2, [pc, #44]	; (8000c94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c68:	e002      	b.n	8000c70 <LoopFillZerobss>

08000c6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c6c:	f842 3b04 	str.w	r3, [r2], #4

08000c70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c70:	4b09      	ldr	r3, [pc, #36]	; (8000c98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c74:	d3f9      	bcc.n	8000c6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c76:	f7ff ffd3 	bl	8000c20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c7a:	f004 fcc5 	bl	8005608 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c7e:	f7ff fc7f 	bl	8000580 <main>
  bx  lr    
 8000c82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c84:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8000c88:	080066e0 	.word	0x080066e0
  ldr  r0, =_sdata
 8000c8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c90:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000c94:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000c98:	20004a7c 	.word	0x20004a7c

08000c9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c9c:	e7fe      	b.n	8000c9c <ADC_IRQHandler>
	...

08000ca0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <HAL_Init+0x40>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0d      	ldr	r2, [pc, #52]	; (8000ce0 <HAL_Init+0x40>)
 8000caa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <HAL_Init+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <HAL_Init+0x40>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <HAL_Init+0x40>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a07      	ldr	r2, [pc, #28]	; (8000ce0 <HAL_Init+0x40>)
 8000cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cc8:	2003      	movs	r0, #3
 8000cca:	f000 f8d8 	bl	8000e7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cce:	2000      	movs	r0, #0
 8000cd0:	f7ff fe90 	bl	80009f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cd4:	f7ff fe1a 	bl	800090c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40023c00 	.word	0x40023c00

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_IncTick+0x20>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008
 8000d08:	20004a34 	.word	0x20004a34

08000d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <HAL_GetTick+0x14>)
 8000d12:	681b      	ldr	r3, [r3, #0]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20004a34 	.word	0x20004a34

08000d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d40:	4013      	ands	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d56:	4a04      	ldr	r2, [pc, #16]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	60d3      	str	r3, [r2, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d70:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_GetPriorityGrouping+0x18>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	f003 0307 	and.w	r3, r3, #7
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	db0b      	blt.n	8000db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	f003 021f 	and.w	r2, r3, #31
 8000da0:	4907      	ldr	r1, [pc, #28]	; (8000dc0 <__NVIC_EnableIRQ+0x38>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	095b      	lsrs	r3, r3, #5
 8000da8:	2001      	movs	r0, #1
 8000daa:	fa00 f202 	lsl.w	r2, r0, r2
 8000dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	e000e100 	.word	0xe000e100

08000dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	db0a      	blt.n	8000dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	490c      	ldr	r1, [pc, #48]	; (8000e10 <__NVIC_SetPriority+0x4c>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	0112      	lsls	r2, r2, #4
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	440b      	add	r3, r1
 8000de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dec:	e00a      	b.n	8000e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <__NVIC_SetPriority+0x50>)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	f003 030f 	and.w	r3, r3, #15
 8000dfa:	3b04      	subs	r3, #4
 8000dfc:	0112      	lsls	r2, r2, #4
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	440b      	add	r3, r1
 8000e02:	761a      	strb	r2, [r3, #24]
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000e100 	.word	0xe000e100
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b089      	sub	sp, #36	; 0x24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f1c3 0307 	rsb	r3, r3, #7
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	bf28      	it	cs
 8000e36:	2304      	movcs	r3, #4
 8000e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	2b06      	cmp	r3, #6
 8000e40:	d902      	bls.n	8000e48 <NVIC_EncodePriority+0x30>
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3b03      	subs	r3, #3
 8000e46:	e000      	b.n	8000e4a <NVIC_EncodePriority+0x32>
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43da      	mvns	r2, r3
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	401a      	ands	r2, r3
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e60:	f04f 31ff 	mov.w	r1, #4294967295
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6a:	43d9      	mvns	r1, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e70:	4313      	orrs	r3, r2
         );
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3724      	adds	r7, #36	; 0x24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff ff4c 	bl	8000d24 <__NVIC_SetPriorityGrouping>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
 8000ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea6:	f7ff ff61 	bl	8000d6c <__NVIC_GetPriorityGrouping>
 8000eaa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	68b9      	ldr	r1, [r7, #8]
 8000eb0:	6978      	ldr	r0, [r7, #20]
 8000eb2:	f7ff ffb1 	bl	8000e18 <NVIC_EncodePriority>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ebc:	4611      	mov	r1, r2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff ff80 	bl	8000dc4 <__NVIC_SetPriority>
}
 8000ec4:	bf00      	nop
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff54 	bl	8000d88 <__NVIC_EnableIRQ>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b089      	sub	sp, #36	; 0x24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
 8000f02:	e159      	b.n	80011b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f04:	2201      	movs	r2, #1
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	f040 8148 	bne.w	80011b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d00b      	beq.n	8000f42 <HAL_GPIO_Init+0x5a>
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d007      	beq.n	8000f42 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f36:	2b11      	cmp	r3, #17
 8000f38:	d003      	beq.n	8000f42 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	2b12      	cmp	r3, #18
 8000f40:	d130      	bne.n	8000fa4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	68da      	ldr	r2, [r3, #12]
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f78:	2201      	movs	r2, #1
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	091b      	lsrs	r3, r3, #4
 8000f8e:	f003 0201 	and.w	r2, r3, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	2203      	movs	r2, #3
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d003      	beq.n	8000fe4 <HAL_GPIO_Init+0xfc>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b12      	cmp	r3, #18
 8000fe2:	d123      	bne.n	800102c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	08da      	lsrs	r2, r3, #3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3208      	adds	r2, #8
 8000fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	f003 0307 	and.w	r3, r3, #7
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	220f      	movs	r2, #15
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	691a      	ldr	r2, [r3, #16]
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	08da      	lsrs	r2, r3, #3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3208      	adds	r2, #8
 8001026:	69b9      	ldr	r1, [r7, #24]
 8001028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	2203      	movs	r2, #3
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0203 	and.w	r2, r3, #3
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001068:	2b00      	cmp	r3, #0
 800106a:	f000 80a2 	beq.w	80011b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b56      	ldr	r3, [pc, #344]	; (80011cc <HAL_GPIO_Init+0x2e4>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001076:	4a55      	ldr	r2, [pc, #340]	; (80011cc <HAL_GPIO_Init+0x2e4>)
 8001078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800107c:	6453      	str	r3, [r2, #68]	; 0x44
 800107e:	4b53      	ldr	r3, [pc, #332]	; (80011cc <HAL_GPIO_Init+0x2e4>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108a:	4a51      	ldr	r2, [pc, #324]	; (80011d0 <HAL_GPIO_Init+0x2e8>)
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	089b      	lsrs	r3, r3, #2
 8001090:	3302      	adds	r3, #2
 8001092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	f003 0303 	and.w	r3, r3, #3
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	220f      	movs	r2, #15
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43db      	mvns	r3, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4013      	ands	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a48      	ldr	r2, [pc, #288]	; (80011d4 <HAL_GPIO_Init+0x2ec>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d019      	beq.n	80010ea <HAL_GPIO_Init+0x202>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a47      	ldr	r2, [pc, #284]	; (80011d8 <HAL_GPIO_Init+0x2f0>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d013      	beq.n	80010e6 <HAL_GPIO_Init+0x1fe>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a46      	ldr	r2, [pc, #280]	; (80011dc <HAL_GPIO_Init+0x2f4>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d00d      	beq.n	80010e2 <HAL_GPIO_Init+0x1fa>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a45      	ldr	r2, [pc, #276]	; (80011e0 <HAL_GPIO_Init+0x2f8>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d007      	beq.n	80010de <HAL_GPIO_Init+0x1f6>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a44      	ldr	r2, [pc, #272]	; (80011e4 <HAL_GPIO_Init+0x2fc>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d101      	bne.n	80010da <HAL_GPIO_Init+0x1f2>
 80010d6:	2304      	movs	r3, #4
 80010d8:	e008      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010da:	2307      	movs	r3, #7
 80010dc:	e006      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010de:	2303      	movs	r3, #3
 80010e0:	e004      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010e2:	2302      	movs	r3, #2
 80010e4:	e002      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010ea:	2300      	movs	r3, #0
 80010ec:	69fa      	ldr	r2, [r7, #28]
 80010ee:	f002 0203 	and.w	r2, r2, #3
 80010f2:	0092      	lsls	r2, r2, #2
 80010f4:	4093      	lsls	r3, r2
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010fc:	4934      	ldr	r1, [pc, #208]	; (80011d0 <HAL_GPIO_Init+0x2e8>)
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	089b      	lsrs	r3, r3, #2
 8001102:	3302      	adds	r3, #2
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800110a:	4b37      	ldr	r3, [pc, #220]	; (80011e8 <HAL_GPIO_Init+0x300>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	43db      	mvns	r3, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800112e:	4a2e      	ldr	r2, [pc, #184]	; (80011e8 <HAL_GPIO_Init+0x300>)
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001134:	4b2c      	ldr	r3, [pc, #176]	; (80011e8 <HAL_GPIO_Init+0x300>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	43db      	mvns	r3, r3
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4013      	ands	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	4313      	orrs	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001158:	4a23      	ldr	r2, [pc, #140]	; (80011e8 <HAL_GPIO_Init+0x300>)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800115e:	4b22      	ldr	r3, [pc, #136]	; (80011e8 <HAL_GPIO_Init+0x300>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001182:	4a19      	ldr	r2, [pc, #100]	; (80011e8 <HAL_GPIO_Init+0x300>)
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001188:	4b17      	ldr	r3, [pc, #92]	; (80011e8 <HAL_GPIO_Init+0x300>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011ac:	4a0e      	ldr	r2, [pc, #56]	; (80011e8 <HAL_GPIO_Init+0x300>)
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3301      	adds	r3, #1
 80011b6:	61fb      	str	r3, [r7, #28]
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	2b0f      	cmp	r3, #15
 80011bc:	f67f aea2 	bls.w	8000f04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011c0:	bf00      	nop
 80011c2:	3724      	adds	r7, #36	; 0x24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40013800 	.word	0x40013800
 80011d4:	40020000 	.word	0x40020000
 80011d8:	40020400 	.word	0x40020400
 80011dc:	40020800 	.word	0x40020800
 80011e0:	40020c00 	.word	0x40020c00
 80011e4:	40021000 	.word	0x40021000
 80011e8:	40013c00 	.word	0x40013c00

080011ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	460b      	mov	r3, r1
 80011f6:	807b      	strh	r3, [r7, #2]
 80011f8:	4613      	mov	r3, r2
 80011fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011fc:	787b      	ldrb	r3, [r7, #1]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d003      	beq.n	800120a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001202:	887a      	ldrh	r2, [r7, #2]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001208:	e003      	b.n	8001212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800120a:	887b      	ldrh	r3, [r7, #2]
 800120c:	041a      	lsls	r2, r3, #16
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	619a      	str	r2, [r3, #24]
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
	...

08001220 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e25b      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	2b00      	cmp	r3, #0
 800123c:	d075      	beq.n	800132a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800123e:	4ba3      	ldr	r3, [pc, #652]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	f003 030c 	and.w	r3, r3, #12
 8001246:	2b04      	cmp	r3, #4
 8001248:	d00c      	beq.n	8001264 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800124a:	4ba0      	ldr	r3, [pc, #640]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001252:	2b08      	cmp	r3, #8
 8001254:	d112      	bne.n	800127c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001256:	4b9d      	ldr	r3, [pc, #628]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800125e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001262:	d10b      	bne.n	800127c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001264:	4b99      	ldr	r3, [pc, #612]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d05b      	beq.n	8001328 <HAL_RCC_OscConfig+0x108>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d157      	bne.n	8001328 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e236      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001284:	d106      	bne.n	8001294 <HAL_RCC_OscConfig+0x74>
 8001286:	4b91      	ldr	r3, [pc, #580]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a90      	ldr	r2, [pc, #576]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 800128c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001290:	6013      	str	r3, [r2, #0]
 8001292:	e01d      	b.n	80012d0 <HAL_RCC_OscConfig+0xb0>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800129c:	d10c      	bne.n	80012b8 <HAL_RCC_OscConfig+0x98>
 800129e:	4b8b      	ldr	r3, [pc, #556]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a8a      	ldr	r2, [pc, #552]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012a8:	6013      	str	r3, [r2, #0]
 80012aa:	4b88      	ldr	r3, [pc, #544]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a87      	ldr	r2, [pc, #540]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	e00b      	b.n	80012d0 <HAL_RCC_OscConfig+0xb0>
 80012b8:	4b84      	ldr	r3, [pc, #528]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a83      	ldr	r2, [pc, #524]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	4b81      	ldr	r3, [pc, #516]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a80      	ldr	r2, [pc, #512]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d013      	beq.n	8001300 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d8:	f7ff fd18 	bl	8000d0c <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012de:	e008      	b.n	80012f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012e0:	f7ff fd14 	bl	8000d0c <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b64      	cmp	r3, #100	; 0x64
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e1fb      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f2:	4b76      	ldr	r3, [pc, #472]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0f0      	beq.n	80012e0 <HAL_RCC_OscConfig+0xc0>
 80012fe:	e014      	b.n	800132a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001300:	f7ff fd04 	bl	8000d0c <HAL_GetTick>
 8001304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001306:	e008      	b.n	800131a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001308:	f7ff fd00 	bl	8000d0c <HAL_GetTick>
 800130c:	4602      	mov	r2, r0
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b64      	cmp	r3, #100	; 0x64
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e1e7      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800131a:	4b6c      	ldr	r3, [pc, #432]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d1f0      	bne.n	8001308 <HAL_RCC_OscConfig+0xe8>
 8001326:	e000      	b.n	800132a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001328:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	2b00      	cmp	r3, #0
 8001334:	d063      	beq.n	80013fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001336:	4b65      	ldr	r3, [pc, #404]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	f003 030c 	and.w	r3, r3, #12
 800133e:	2b00      	cmp	r3, #0
 8001340:	d00b      	beq.n	800135a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001342:	4b62      	ldr	r3, [pc, #392]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800134a:	2b08      	cmp	r3, #8
 800134c:	d11c      	bne.n	8001388 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800134e:	4b5f      	ldr	r3, [pc, #380]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d116      	bne.n	8001388 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800135a:	4b5c      	ldr	r3, [pc, #368]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	2b00      	cmp	r3, #0
 8001364:	d005      	beq.n	8001372 <HAL_RCC_OscConfig+0x152>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	68db      	ldr	r3, [r3, #12]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d001      	beq.n	8001372 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e1bb      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001372:	4b56      	ldr	r3, [pc, #344]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	4952      	ldr	r1, [pc, #328]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001382:	4313      	orrs	r3, r2
 8001384:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001386:	e03a      	b.n	80013fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d020      	beq.n	80013d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001390:	4b4f      	ldr	r3, [pc, #316]	; (80014d0 <HAL_RCC_OscConfig+0x2b0>)
 8001392:	2201      	movs	r2, #1
 8001394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001396:	f7ff fcb9 	bl	8000d0c <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800139e:	f7ff fcb5 	bl	8000d0c <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e19c      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b0:	4b46      	ldr	r3, [pc, #280]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d0f0      	beq.n	800139e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013bc:	4b43      	ldr	r3, [pc, #268]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	00db      	lsls	r3, r3, #3
 80013ca:	4940      	ldr	r1, [pc, #256]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80013cc:	4313      	orrs	r3, r2
 80013ce:	600b      	str	r3, [r1, #0]
 80013d0:	e015      	b.n	80013fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013d2:	4b3f      	ldr	r3, [pc, #252]	; (80014d0 <HAL_RCC_OscConfig+0x2b0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d8:	f7ff fc98 	bl	8000d0c <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e0:	f7ff fc94 	bl	8000d0c <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e17b      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013f2:	4b36      	ldr	r3, [pc, #216]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1f0      	bne.n	80013e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0308 	and.w	r3, r3, #8
 8001406:	2b00      	cmp	r3, #0
 8001408:	d030      	beq.n	800146c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d016      	beq.n	8001440 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001412:	4b30      	ldr	r3, [pc, #192]	; (80014d4 <HAL_RCC_OscConfig+0x2b4>)
 8001414:	2201      	movs	r2, #1
 8001416:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001418:	f7ff fc78 	bl	8000d0c <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001420:	f7ff fc74 	bl	8000d0c <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b02      	cmp	r3, #2
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e15b      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001432:	4b26      	ldr	r3, [pc, #152]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001434:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d0f0      	beq.n	8001420 <HAL_RCC_OscConfig+0x200>
 800143e:	e015      	b.n	800146c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001440:	4b24      	ldr	r3, [pc, #144]	; (80014d4 <HAL_RCC_OscConfig+0x2b4>)
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001446:	f7ff fc61 	bl	8000d0c <HAL_GetTick>
 800144a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800144c:	e008      	b.n	8001460 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800144e:	f7ff fc5d 	bl	8000d0c <HAL_GetTick>
 8001452:	4602      	mov	r2, r0
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	2b02      	cmp	r3, #2
 800145a:	d901      	bls.n	8001460 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800145c:	2303      	movs	r3, #3
 800145e:	e144      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001460:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001462:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001464:	f003 0302 	and.w	r3, r3, #2
 8001468:	2b00      	cmp	r3, #0
 800146a:	d1f0      	bne.n	800144e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	2b00      	cmp	r3, #0
 8001476:	f000 80a0 	beq.w	80015ba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800147e:	4b13      	ldr	r3, [pc, #76]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d10f      	bne.n	80014aa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	4a0e      	ldr	r2, [pc, #56]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 8001494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001498:	6413      	str	r3, [r2, #64]	; 0x40
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <HAL_RCC_OscConfig+0x2ac>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014a6:	2301      	movs	r3, #1
 80014a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014aa:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <HAL_RCC_OscConfig+0x2b8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d121      	bne.n	80014fa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <HAL_RCC_OscConfig+0x2b8>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a07      	ldr	r2, [pc, #28]	; (80014d8 <HAL_RCC_OscConfig+0x2b8>)
 80014bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014c2:	f7ff fc23 	bl	8000d0c <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c8:	e011      	b.n	80014ee <HAL_RCC_OscConfig+0x2ce>
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	42470000 	.word	0x42470000
 80014d4:	42470e80 	.word	0x42470e80
 80014d8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014dc:	f7ff fc16 	bl	8000d0c <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e0fd      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ee:	4b81      	ldr	r3, [pc, #516]	; (80016f4 <HAL_RCC_OscConfig+0x4d4>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0f0      	beq.n	80014dc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d106      	bne.n	8001510 <HAL_RCC_OscConfig+0x2f0>
 8001502:	4b7d      	ldr	r3, [pc, #500]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001506:	4a7c      	ldr	r2, [pc, #496]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6713      	str	r3, [r2, #112]	; 0x70
 800150e:	e01c      	b.n	800154a <HAL_RCC_OscConfig+0x32a>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	2b05      	cmp	r3, #5
 8001516:	d10c      	bne.n	8001532 <HAL_RCC_OscConfig+0x312>
 8001518:	4b77      	ldr	r3, [pc, #476]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 800151a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800151c:	4a76      	ldr	r2, [pc, #472]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 800151e:	f043 0304 	orr.w	r3, r3, #4
 8001522:	6713      	str	r3, [r2, #112]	; 0x70
 8001524:	4b74      	ldr	r3, [pc, #464]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001528:	4a73      	ldr	r2, [pc, #460]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6713      	str	r3, [r2, #112]	; 0x70
 8001530:	e00b      	b.n	800154a <HAL_RCC_OscConfig+0x32a>
 8001532:	4b71      	ldr	r3, [pc, #452]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001536:	4a70      	ldr	r2, [pc, #448]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001538:	f023 0301 	bic.w	r3, r3, #1
 800153c:	6713      	str	r3, [r2, #112]	; 0x70
 800153e:	4b6e      	ldr	r3, [pc, #440]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001542:	4a6d      	ldr	r2, [pc, #436]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001544:	f023 0304 	bic.w	r3, r3, #4
 8001548:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d015      	beq.n	800157e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001552:	f7ff fbdb 	bl	8000d0c <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001558:	e00a      	b.n	8001570 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800155a:	f7ff fbd7 	bl	8000d0c <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	f241 3288 	movw	r2, #5000	; 0x1388
 8001568:	4293      	cmp	r3, r2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e0bc      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001570:	4b61      	ldr	r3, [pc, #388]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0ee      	beq.n	800155a <HAL_RCC_OscConfig+0x33a>
 800157c:	e014      	b.n	80015a8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800157e:	f7ff fbc5 	bl	8000d0c <HAL_GetTick>
 8001582:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001584:	e00a      	b.n	800159c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001586:	f7ff fbc1 	bl	8000d0c <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	f241 3288 	movw	r2, #5000	; 0x1388
 8001594:	4293      	cmp	r3, r2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e0a6      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800159c:	4b56      	ldr	r3, [pc, #344]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 800159e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1ee      	bne.n	8001586 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015a8:	7dfb      	ldrb	r3, [r7, #23]
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d105      	bne.n	80015ba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015ae:	4b52      	ldr	r3, [pc, #328]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	4a51      	ldr	r2, [pc, #324]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 80015b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	f000 8092 	beq.w	80016e8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015c4:	4b4c      	ldr	r3, [pc, #304]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f003 030c 	and.w	r3, r3, #12
 80015cc:	2b08      	cmp	r3, #8
 80015ce:	d05c      	beq.n	800168a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d141      	bne.n	800165c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d8:	4b48      	ldr	r3, [pc, #288]	; (80016fc <HAL_RCC_OscConfig+0x4dc>)
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015de:	f7ff fb95 	bl	8000d0c <HAL_GetTick>
 80015e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e4:	e008      	b.n	80015f8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015e6:	f7ff fb91 	bl	8000d0c <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e078      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f8:	4b3f      	ldr	r3, [pc, #252]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d1f0      	bne.n	80015e6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69da      	ldr	r2, [r3, #28]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a1b      	ldr	r3, [r3, #32]
 800160c:	431a      	orrs	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001612:	019b      	lsls	r3, r3, #6
 8001614:	431a      	orrs	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161a:	085b      	lsrs	r3, r3, #1
 800161c:	3b01      	subs	r3, #1
 800161e:	041b      	lsls	r3, r3, #16
 8001620:	431a      	orrs	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001626:	061b      	lsls	r3, r3, #24
 8001628:	4933      	ldr	r1, [pc, #204]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 800162a:	4313      	orrs	r3, r2
 800162c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800162e:	4b33      	ldr	r3, [pc, #204]	; (80016fc <HAL_RCC_OscConfig+0x4dc>)
 8001630:	2201      	movs	r2, #1
 8001632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001634:	f7ff fb6a 	bl	8000d0c <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800163c:	f7ff fb66 	bl	8000d0c <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e04d      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800164e:	4b2a      	ldr	r3, [pc, #168]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f0      	beq.n	800163c <HAL_RCC_OscConfig+0x41c>
 800165a:	e045      	b.n	80016e8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800165c:	4b27      	ldr	r3, [pc, #156]	; (80016fc <HAL_RCC_OscConfig+0x4dc>)
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001662:	f7ff fb53 	bl	8000d0c <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166a:	f7ff fb4f 	bl	8000d0c <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e036      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167c:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1f0      	bne.n	800166a <HAL_RCC_OscConfig+0x44a>
 8001688:	e02e      	b.n	80016e8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d101      	bne.n	8001696 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e029      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001696:	4b18      	ldr	r3, [pc, #96]	; (80016f8 <HAL_RCC_OscConfig+0x4d8>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d11c      	bne.n	80016e4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d115      	bne.n	80016e4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016be:	4013      	ands	r3, r2
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d10d      	bne.n	80016e4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d106      	bne.n	80016e4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d001      	beq.n	80016e8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e000      	b.n	80016ea <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40007000 	.word	0x40007000
 80016f8:	40023800 	.word	0x40023800
 80016fc:	42470060 	.word	0x42470060

08001700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d101      	bne.n	8001714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e0cc      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001714:	4b68      	ldr	r3, [pc, #416]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 030f 	and.w	r3, r3, #15
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d90c      	bls.n	800173c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001722:	4b65      	ldr	r3, [pc, #404]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800172a:	4b63      	ldr	r3, [pc, #396]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 030f 	and.w	r3, r3, #15
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e0b8      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001754:	4b59      	ldr	r3, [pc, #356]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4a58      	ldr	r2, [pc, #352]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800175a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800175e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800176c:	4b53      	ldr	r3, [pc, #332]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a52      	ldr	r2, [pc, #328]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001776:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001778:	4b50      	ldr	r3, [pc, #320]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	494d      	ldr	r1, [pc, #308]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	4313      	orrs	r3, r2
 8001788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d044      	beq.n	8001820 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d107      	bne.n	80017ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179e:	4b47      	ldr	r3, [pc, #284]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d119      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e07f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d003      	beq.n	80017be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ba:	2b03      	cmp	r3, #3
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017be:	4b3f      	ldr	r3, [pc, #252]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d109      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e06f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ce:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e067      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017de:	4b37      	ldr	r3, [pc, #220]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f023 0203 	bic.w	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	4934      	ldr	r1, [pc, #208]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017f0:	f7ff fa8c 	bl	8000d0c <HAL_GetTick>
 80017f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f6:	e00a      	b.n	800180e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f8:	f7ff fa88 	bl	8000d0c <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f241 3288 	movw	r2, #5000	; 0x1388
 8001806:	4293      	cmp	r3, r2
 8001808:	d901      	bls.n	800180e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e04f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180e:	4b2b      	ldr	r3, [pc, #172]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 020c 	and.w	r2, r3, #12
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	429a      	cmp	r2, r3
 800181e:	d1eb      	bne.n	80017f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001820:	4b25      	ldr	r3, [pc, #148]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 030f 	and.w	r3, r3, #15
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d20c      	bcs.n	8001848 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182e:	4b22      	ldr	r3, [pc, #136]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001830:	683a      	ldr	r2, [r7, #0]
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001836:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e032      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	d008      	beq.n	8001866 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4916      	ldr	r1, [pc, #88]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d009      	beq.n	8001886 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001872:	4b12      	ldr	r3, [pc, #72]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	490e      	ldr	r1, [pc, #56]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	4313      	orrs	r3, r2
 8001884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001886:	f000 f821 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 800188a:	4601      	mov	r1, r0
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	5cd3      	ldrb	r3, [r2, r3]
 800189a:	fa21 f303 	lsr.w	r3, r1, r3
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <HAL_RCC_ClockConfig+0x1c4>)
 80018a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_RCC_ClockConfig+0x1c8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff f8a4 	bl	80009f4 <HAL_InitTick>

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40023c00 	.word	0x40023c00
 80018bc:	40023800 	.word	0x40023800
 80018c0:	08006620 	.word	0x08006620
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000004 	.word	0x20000004

080018cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	2300      	movs	r3, #0
 80018dc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018e2:	4b63      	ldr	r3, [pc, #396]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 030c 	and.w	r3, r3, #12
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	d007      	beq.n	80018fe <HAL_RCC_GetSysClockFreq+0x32>
 80018ee:	2b08      	cmp	r3, #8
 80018f0:	d008      	beq.n	8001904 <HAL_RCC_GetSysClockFreq+0x38>
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f040 80b4 	bne.w	8001a60 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018f8:	4b5e      	ldr	r3, [pc, #376]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80018fa:	60bb      	str	r3, [r7, #8]
       break;
 80018fc:	e0b3      	b.n	8001a66 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018fe:	4b5e      	ldr	r3, [pc, #376]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001900:	60bb      	str	r3, [r7, #8]
      break;
 8001902:	e0b0      	b.n	8001a66 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001904:	4b5a      	ldr	r3, [pc, #360]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800190c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800190e:	4b58      	ldr	r3, [pc, #352]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d04a      	beq.n	80019b0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800191a:	4b55      	ldr	r3, [pc, #340]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	099b      	lsrs	r3, r3, #6
 8001920:	f04f 0400 	mov.w	r4, #0
 8001924:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	ea03 0501 	and.w	r5, r3, r1
 8001930:	ea04 0602 	and.w	r6, r4, r2
 8001934:	4629      	mov	r1, r5
 8001936:	4632      	mov	r2, r6
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	f04f 0400 	mov.w	r4, #0
 8001940:	0154      	lsls	r4, r2, #5
 8001942:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001946:	014b      	lsls	r3, r1, #5
 8001948:	4619      	mov	r1, r3
 800194a:	4622      	mov	r2, r4
 800194c:	1b49      	subs	r1, r1, r5
 800194e:	eb62 0206 	sbc.w	r2, r2, r6
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	f04f 0400 	mov.w	r4, #0
 800195a:	0194      	lsls	r4, r2, #6
 800195c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001960:	018b      	lsls	r3, r1, #6
 8001962:	1a5b      	subs	r3, r3, r1
 8001964:	eb64 0402 	sbc.w	r4, r4, r2
 8001968:	f04f 0100 	mov.w	r1, #0
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	00e2      	lsls	r2, r4, #3
 8001972:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001976:	00d9      	lsls	r1, r3, #3
 8001978:	460b      	mov	r3, r1
 800197a:	4614      	mov	r4, r2
 800197c:	195b      	adds	r3, r3, r5
 800197e:	eb44 0406 	adc.w	r4, r4, r6
 8001982:	f04f 0100 	mov.w	r1, #0
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	0262      	lsls	r2, r4, #9
 800198c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001990:	0259      	lsls	r1, r3, #9
 8001992:	460b      	mov	r3, r1
 8001994:	4614      	mov	r4, r2
 8001996:	4618      	mov	r0, r3
 8001998:	4621      	mov	r1, r4
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f04f 0400 	mov.w	r4, #0
 80019a0:	461a      	mov	r2, r3
 80019a2:	4623      	mov	r3, r4
 80019a4:	f7fe fc6c 	bl	8000280 <__aeabi_uldivmod>
 80019a8:	4603      	mov	r3, r0
 80019aa:	460c      	mov	r4, r1
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	e049      	b.n	8001a44 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019b0:	4b2f      	ldr	r3, [pc, #188]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	099b      	lsrs	r3, r3, #6
 80019b6:	f04f 0400 	mov.w	r4, #0
 80019ba:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	ea03 0501 	and.w	r5, r3, r1
 80019c6:	ea04 0602 	and.w	r6, r4, r2
 80019ca:	4629      	mov	r1, r5
 80019cc:	4632      	mov	r2, r6
 80019ce:	f04f 0300 	mov.w	r3, #0
 80019d2:	f04f 0400 	mov.w	r4, #0
 80019d6:	0154      	lsls	r4, r2, #5
 80019d8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80019dc:	014b      	lsls	r3, r1, #5
 80019de:	4619      	mov	r1, r3
 80019e0:	4622      	mov	r2, r4
 80019e2:	1b49      	subs	r1, r1, r5
 80019e4:	eb62 0206 	sbc.w	r2, r2, r6
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	f04f 0400 	mov.w	r4, #0
 80019f0:	0194      	lsls	r4, r2, #6
 80019f2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80019f6:	018b      	lsls	r3, r1, #6
 80019f8:	1a5b      	subs	r3, r3, r1
 80019fa:	eb64 0402 	sbc.w	r4, r4, r2
 80019fe:	f04f 0100 	mov.w	r1, #0
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	00e2      	lsls	r2, r4, #3
 8001a08:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a0c:	00d9      	lsls	r1, r3, #3
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4614      	mov	r4, r2
 8001a12:	195b      	adds	r3, r3, r5
 8001a14:	eb44 0406 	adc.w	r4, r4, r6
 8001a18:	f04f 0100 	mov.w	r1, #0
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	02a2      	lsls	r2, r4, #10
 8001a22:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001a26:	0299      	lsls	r1, r3, #10
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4614      	mov	r4, r2
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	4621      	mov	r1, r4
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f04f 0400 	mov.w	r4, #0
 8001a36:	461a      	mov	r2, r3
 8001a38:	4623      	mov	r3, r4
 8001a3a:	f7fe fc21 	bl	8000280 <__aeabi_uldivmod>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	460c      	mov	r4, r1
 8001a42:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a44:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	0c1b      	lsrs	r3, r3, #16
 8001a4a:	f003 0303 	and.w	r3, r3, #3
 8001a4e:	3301      	adds	r3, #1
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a5c:	60bb      	str	r3, [r7, #8]
      break;
 8001a5e:	e002      	b.n	8001a66 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001a62:	60bb      	str	r3, [r7, #8]
      break;
 8001a64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a66:	68bb      	ldr	r3, [r7, #8]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a70:	40023800 	.word	0x40023800
 8001a74:	00f42400 	.word	0x00f42400
 8001a78:	007a1200 	.word	0x007a1200

08001a7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a80:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a82:	681b      	ldr	r3, [r3, #0]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	20000000 	.word	0x20000000

08001a94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a98:	f7ff fff0 	bl	8001a7c <HAL_RCC_GetHCLKFreq>
 8001a9c:	4601      	mov	r1, r0
 8001a9e:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	0a9b      	lsrs	r3, r3, #10
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	4a03      	ldr	r2, [pc, #12]	; (8001ab8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aaa:	5cd3      	ldrb	r3, [r2, r3]
 8001aac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	08006630 	.word	0x08006630

08001abc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ac0:	f7ff ffdc 	bl	8001a7c <HAL_RCC_GetHCLKFreq>
 8001ac4:	4601      	mov	r1, r0
 8001ac6:	4b05      	ldr	r3, [pc, #20]	; (8001adc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	0b5b      	lsrs	r3, r3, #13
 8001acc:	f003 0307 	and.w	r3, r3, #7
 8001ad0:	4a03      	ldr	r2, [pc, #12]	; (8001ae0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ad2:	5cd3      	ldrb	r3, [r2, r3]
 8001ad4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	08006630 	.word	0x08006630

08001ae4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	220f      	movs	r2, #15
 8001af2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <HAL_RCC_GetClockConfig+0x5c>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 0203 	and.w	r2, r3, #3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <HAL_RCC_GetClockConfig+0x5c>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <HAL_RCC_GetClockConfig+0x5c>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <HAL_RCC_GetClockConfig+0x5c>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	08db      	lsrs	r3, r3, #3
 8001b1e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <HAL_RCC_GetClockConfig+0x60>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 020f 	and.w	r2, r3, #15
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	601a      	str	r2, [r3, #0]
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40023800 	.word	0x40023800
 8001b44:	40023c00 	.word	0x40023c00

08001b48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e01d      	b.n	8001b96 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d106      	bne.n	8001b74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f000 f815 	bl	8001b9e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2202      	movs	r2, #2
 8001b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3304      	adds	r3, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	4610      	mov	r0, r2
 8001b88:	f000 f968 	bl	8001e5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b085      	sub	sp, #20
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	68da      	ldr	r2, [r3, #12]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f042 0201 	orr.w	r2, r2, #1
 8001bc8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2b06      	cmp	r3, #6
 8001bda:	d007      	beq.n	8001bec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 0201 	orr.w	r2, r2, #1
 8001bea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	f003 0302 	and.w	r3, r3, #2
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d122      	bne.n	8001c56 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d11b      	bne.n	8001c56 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f06f 0202 	mvn.w	r2, #2
 8001c26:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 f8ee 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001c42:	e005      	b.n	8001c50 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 f8e0 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 f8f1 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b04      	cmp	r3, #4
 8001c62:	d122      	bne.n	8001caa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	f003 0304 	and.w	r3, r3, #4
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d11b      	bne.n	8001caa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f06f 0204 	mvn.w	r2, #4
 8001c7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2202      	movs	r2, #2
 8001c80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d003      	beq.n	8001c98 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f000 f8c4 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001c96:	e005      	b.n	8001ca4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f8b6 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f8c7 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	f003 0308 	and.w	r3, r3, #8
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d122      	bne.n	8001cfe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	f003 0308 	and.w	r3, r3, #8
 8001cc2:	2b08      	cmp	r3, #8
 8001cc4:	d11b      	bne.n	8001cfe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f06f 0208 	mvn.w	r2, #8
 8001cce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2204      	movs	r2, #4
 8001cd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	69db      	ldr	r3, [r3, #28]
 8001cdc:	f003 0303 	and.w	r3, r3, #3
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d003      	beq.n	8001cec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f000 f89a 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001cea:	e005      	b.n	8001cf8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f88c 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 f89d 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	f003 0310 	and.w	r3, r3, #16
 8001d08:	2b10      	cmp	r3, #16
 8001d0a:	d122      	bne.n	8001d52 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f003 0310 	and.w	r3, r3, #16
 8001d16:	2b10      	cmp	r3, #16
 8001d18:	d11b      	bne.n	8001d52 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f06f 0210 	mvn.w	r2, #16
 8001d22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2208      	movs	r2, #8
 8001d28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d003      	beq.n	8001d40 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 f870 	bl	8001e1e <HAL_TIM_IC_CaptureCallback>
 8001d3e:	e005      	b.n	8001d4c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 f862 	bl	8001e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f000 f873 	bl	8001e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	691b      	ldr	r3, [r3, #16]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d10e      	bne.n	8001d7e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d107      	bne.n	8001d7e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f06f 0201 	mvn.w	r2, #1
 8001d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7fe fdad 	bl	80008d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d88:	2b80      	cmp	r3, #128	; 0x80
 8001d8a:	d10e      	bne.n	8001daa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d96:	2b80      	cmp	r3, #128	; 0x80
 8001d98:	d107      	bne.n	8001daa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f8e3 	bl	8001f70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001db4:	2b40      	cmp	r3, #64	; 0x40
 8001db6:	d10e      	bne.n	8001dd6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dc2:	2b40      	cmp	r3, #64	; 0x40
 8001dc4:	d107      	bne.n	8001dd6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f838 	bl	8001e46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	f003 0320 	and.w	r3, r3, #32
 8001de0:	2b20      	cmp	r3, #32
 8001de2:	d10e      	bne.n	8001e02 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	f003 0320 	and.w	r3, r3, #32
 8001dee:	2b20      	cmp	r3, #32
 8001df0:	d107      	bne.n	8001e02 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f06f 0220 	mvn.w	r2, #32
 8001dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f8ad 	bl	8001f5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a34      	ldr	r2, [pc, #208]	; (8001f40 <TIM_Base_SetConfig+0xe4>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d00f      	beq.n	8001e94 <TIM_Base_SetConfig+0x38>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e7a:	d00b      	beq.n	8001e94 <TIM_Base_SetConfig+0x38>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a31      	ldr	r2, [pc, #196]	; (8001f44 <TIM_Base_SetConfig+0xe8>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d007      	beq.n	8001e94 <TIM_Base_SetConfig+0x38>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a30      	ldr	r2, [pc, #192]	; (8001f48 <TIM_Base_SetConfig+0xec>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d003      	beq.n	8001e94 <TIM_Base_SetConfig+0x38>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a2f      	ldr	r2, [pc, #188]	; (8001f4c <TIM_Base_SetConfig+0xf0>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d108      	bne.n	8001ea6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a25      	ldr	r2, [pc, #148]	; (8001f40 <TIM_Base_SetConfig+0xe4>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d01b      	beq.n	8001ee6 <TIM_Base_SetConfig+0x8a>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eb4:	d017      	beq.n	8001ee6 <TIM_Base_SetConfig+0x8a>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a22      	ldr	r2, [pc, #136]	; (8001f44 <TIM_Base_SetConfig+0xe8>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d013      	beq.n	8001ee6 <TIM_Base_SetConfig+0x8a>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a21      	ldr	r2, [pc, #132]	; (8001f48 <TIM_Base_SetConfig+0xec>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d00f      	beq.n	8001ee6 <TIM_Base_SetConfig+0x8a>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a20      	ldr	r2, [pc, #128]	; (8001f4c <TIM_Base_SetConfig+0xf0>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d00b      	beq.n	8001ee6 <TIM_Base_SetConfig+0x8a>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a1f      	ldr	r2, [pc, #124]	; (8001f50 <TIM_Base_SetConfig+0xf4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d007      	beq.n	8001ee6 <TIM_Base_SetConfig+0x8a>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a1e      	ldr	r2, [pc, #120]	; (8001f54 <TIM_Base_SetConfig+0xf8>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d003      	beq.n	8001ee6 <TIM_Base_SetConfig+0x8a>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a1d      	ldr	r2, [pc, #116]	; (8001f58 <TIM_Base_SetConfig+0xfc>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d108      	bne.n	8001ef8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a08      	ldr	r2, [pc, #32]	; (8001f40 <TIM_Base_SetConfig+0xe4>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d103      	bne.n	8001f2c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	691a      	ldr	r2, [r3, #16]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	615a      	str	r2, [r3, #20]
}
 8001f32:	bf00      	nop
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	40010000 	.word	0x40010000
 8001f44:	40000400 	.word	0x40000400
 8001f48:	40000800 	.word	0x40000800
 8001f4c:	40000c00 	.word	0x40000c00
 8001f50:	40014000 	.word	0x40014000
 8001f54:	40014400 	.word	0x40014400
 8001f58:	40014800 	.word	0x40014800

08001f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e03f      	b.n	8002016 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d106      	bne.n	8001fb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7fe fcda 	bl	8000964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2224      	movs	r2, #36	; 0x24
 8001fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f000 f829 	bl	8002020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	691a      	ldr	r2, [r3, #16]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	695a      	ldr	r2, [r3, #20]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	68da      	ldr	r2, [r3, #12]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ffc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2220      	movs	r2, #32
 8002008:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2220      	movs	r2, #32
 8002010:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002024:	b085      	sub	sp, #20
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68da      	ldr	r2, [r3, #12]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	691b      	ldr	r3, [r3, #16]
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	4313      	orrs	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002062:	f023 030c 	bic.w	r3, r3, #12
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	68f9      	ldr	r1, [r7, #12]
 800206c:	430b      	orrs	r3, r1
 800206e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	699a      	ldr	r2, [r3, #24]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800208e:	f040 818b 	bne.w	80023a8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4ac1      	ldr	r2, [pc, #772]	; (800239c <UART_SetConfig+0x37c>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d005      	beq.n	80020a8 <UART_SetConfig+0x88>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4abf      	ldr	r2, [pc, #764]	; (80023a0 <UART_SetConfig+0x380>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	f040 80bd 	bne.w	8002222 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020a8:	f7ff fd08 	bl	8001abc <HAL_RCC_GetPCLK2Freq>
 80020ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	461d      	mov	r5, r3
 80020b2:	f04f 0600 	mov.w	r6, #0
 80020b6:	46a8      	mov	r8, r5
 80020b8:	46b1      	mov	r9, r6
 80020ba:	eb18 0308 	adds.w	r3, r8, r8
 80020be:	eb49 0409 	adc.w	r4, r9, r9
 80020c2:	4698      	mov	r8, r3
 80020c4:	46a1      	mov	r9, r4
 80020c6:	eb18 0805 	adds.w	r8, r8, r5
 80020ca:	eb49 0906 	adc.w	r9, r9, r6
 80020ce:	f04f 0100 	mov.w	r1, #0
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80020da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80020de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80020e2:	4688      	mov	r8, r1
 80020e4:	4691      	mov	r9, r2
 80020e6:	eb18 0005 	adds.w	r0, r8, r5
 80020ea:	eb49 0106 	adc.w	r1, r9, r6
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	461d      	mov	r5, r3
 80020f4:	f04f 0600 	mov.w	r6, #0
 80020f8:	196b      	adds	r3, r5, r5
 80020fa:	eb46 0406 	adc.w	r4, r6, r6
 80020fe:	461a      	mov	r2, r3
 8002100:	4623      	mov	r3, r4
 8002102:	f7fe f8bd 	bl	8000280 <__aeabi_uldivmod>
 8002106:	4603      	mov	r3, r0
 8002108:	460c      	mov	r4, r1
 800210a:	461a      	mov	r2, r3
 800210c:	4ba5      	ldr	r3, [pc, #660]	; (80023a4 <UART_SetConfig+0x384>)
 800210e:	fba3 2302 	umull	r2, r3, r3, r2
 8002112:	095b      	lsrs	r3, r3, #5
 8002114:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	461d      	mov	r5, r3
 800211c:	f04f 0600 	mov.w	r6, #0
 8002120:	46a9      	mov	r9, r5
 8002122:	46b2      	mov	sl, r6
 8002124:	eb19 0309 	adds.w	r3, r9, r9
 8002128:	eb4a 040a 	adc.w	r4, sl, sl
 800212c:	4699      	mov	r9, r3
 800212e:	46a2      	mov	sl, r4
 8002130:	eb19 0905 	adds.w	r9, r9, r5
 8002134:	eb4a 0a06 	adc.w	sl, sl, r6
 8002138:	f04f 0100 	mov.w	r1, #0
 800213c:	f04f 0200 	mov.w	r2, #0
 8002140:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002144:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002148:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800214c:	4689      	mov	r9, r1
 800214e:	4692      	mov	sl, r2
 8002150:	eb19 0005 	adds.w	r0, r9, r5
 8002154:	eb4a 0106 	adc.w	r1, sl, r6
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	461d      	mov	r5, r3
 800215e:	f04f 0600 	mov.w	r6, #0
 8002162:	196b      	adds	r3, r5, r5
 8002164:	eb46 0406 	adc.w	r4, r6, r6
 8002168:	461a      	mov	r2, r3
 800216a:	4623      	mov	r3, r4
 800216c:	f7fe f888 	bl	8000280 <__aeabi_uldivmod>
 8002170:	4603      	mov	r3, r0
 8002172:	460c      	mov	r4, r1
 8002174:	461a      	mov	r2, r3
 8002176:	4b8b      	ldr	r3, [pc, #556]	; (80023a4 <UART_SetConfig+0x384>)
 8002178:	fba3 1302 	umull	r1, r3, r3, r2
 800217c:	095b      	lsrs	r3, r3, #5
 800217e:	2164      	movs	r1, #100	; 0x64
 8002180:	fb01 f303 	mul.w	r3, r1, r3
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	3332      	adds	r3, #50	; 0x32
 800218a:	4a86      	ldr	r2, [pc, #536]	; (80023a4 <UART_SetConfig+0x384>)
 800218c:	fba2 2303 	umull	r2, r3, r2, r3
 8002190:	095b      	lsrs	r3, r3, #5
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002198:	4498      	add	r8, r3
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	461d      	mov	r5, r3
 800219e:	f04f 0600 	mov.w	r6, #0
 80021a2:	46a9      	mov	r9, r5
 80021a4:	46b2      	mov	sl, r6
 80021a6:	eb19 0309 	adds.w	r3, r9, r9
 80021aa:	eb4a 040a 	adc.w	r4, sl, sl
 80021ae:	4699      	mov	r9, r3
 80021b0:	46a2      	mov	sl, r4
 80021b2:	eb19 0905 	adds.w	r9, r9, r5
 80021b6:	eb4a 0a06 	adc.w	sl, sl, r6
 80021ba:	f04f 0100 	mov.w	r1, #0
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80021ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80021ce:	4689      	mov	r9, r1
 80021d0:	4692      	mov	sl, r2
 80021d2:	eb19 0005 	adds.w	r0, r9, r5
 80021d6:	eb4a 0106 	adc.w	r1, sl, r6
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	461d      	mov	r5, r3
 80021e0:	f04f 0600 	mov.w	r6, #0
 80021e4:	196b      	adds	r3, r5, r5
 80021e6:	eb46 0406 	adc.w	r4, r6, r6
 80021ea:	461a      	mov	r2, r3
 80021ec:	4623      	mov	r3, r4
 80021ee:	f7fe f847 	bl	8000280 <__aeabi_uldivmod>
 80021f2:	4603      	mov	r3, r0
 80021f4:	460c      	mov	r4, r1
 80021f6:	461a      	mov	r2, r3
 80021f8:	4b6a      	ldr	r3, [pc, #424]	; (80023a4 <UART_SetConfig+0x384>)
 80021fa:	fba3 1302 	umull	r1, r3, r3, r2
 80021fe:	095b      	lsrs	r3, r3, #5
 8002200:	2164      	movs	r1, #100	; 0x64
 8002202:	fb01 f303 	mul.w	r3, r1, r3
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	3332      	adds	r3, #50	; 0x32
 800220c:	4a65      	ldr	r2, [pc, #404]	; (80023a4 <UART_SetConfig+0x384>)
 800220e:	fba2 2303 	umull	r2, r3, r2, r3
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	f003 0207 	and.w	r2, r3, #7
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4442      	add	r2, r8
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	e26f      	b.n	8002702 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002222:	f7ff fc37 	bl	8001a94 <HAL_RCC_GetPCLK1Freq>
 8002226:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	461d      	mov	r5, r3
 800222c:	f04f 0600 	mov.w	r6, #0
 8002230:	46a8      	mov	r8, r5
 8002232:	46b1      	mov	r9, r6
 8002234:	eb18 0308 	adds.w	r3, r8, r8
 8002238:	eb49 0409 	adc.w	r4, r9, r9
 800223c:	4698      	mov	r8, r3
 800223e:	46a1      	mov	r9, r4
 8002240:	eb18 0805 	adds.w	r8, r8, r5
 8002244:	eb49 0906 	adc.w	r9, r9, r6
 8002248:	f04f 0100 	mov.w	r1, #0
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002254:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002258:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800225c:	4688      	mov	r8, r1
 800225e:	4691      	mov	r9, r2
 8002260:	eb18 0005 	adds.w	r0, r8, r5
 8002264:	eb49 0106 	adc.w	r1, r9, r6
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	461d      	mov	r5, r3
 800226e:	f04f 0600 	mov.w	r6, #0
 8002272:	196b      	adds	r3, r5, r5
 8002274:	eb46 0406 	adc.w	r4, r6, r6
 8002278:	461a      	mov	r2, r3
 800227a:	4623      	mov	r3, r4
 800227c:	f7fe f800 	bl	8000280 <__aeabi_uldivmod>
 8002280:	4603      	mov	r3, r0
 8002282:	460c      	mov	r4, r1
 8002284:	461a      	mov	r2, r3
 8002286:	4b47      	ldr	r3, [pc, #284]	; (80023a4 <UART_SetConfig+0x384>)
 8002288:	fba3 2302 	umull	r2, r3, r3, r2
 800228c:	095b      	lsrs	r3, r3, #5
 800228e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	461d      	mov	r5, r3
 8002296:	f04f 0600 	mov.w	r6, #0
 800229a:	46a9      	mov	r9, r5
 800229c:	46b2      	mov	sl, r6
 800229e:	eb19 0309 	adds.w	r3, r9, r9
 80022a2:	eb4a 040a 	adc.w	r4, sl, sl
 80022a6:	4699      	mov	r9, r3
 80022a8:	46a2      	mov	sl, r4
 80022aa:	eb19 0905 	adds.w	r9, r9, r5
 80022ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80022b2:	f04f 0100 	mov.w	r1, #0
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80022c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80022c6:	4689      	mov	r9, r1
 80022c8:	4692      	mov	sl, r2
 80022ca:	eb19 0005 	adds.w	r0, r9, r5
 80022ce:	eb4a 0106 	adc.w	r1, sl, r6
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	461d      	mov	r5, r3
 80022d8:	f04f 0600 	mov.w	r6, #0
 80022dc:	196b      	adds	r3, r5, r5
 80022de:	eb46 0406 	adc.w	r4, r6, r6
 80022e2:	461a      	mov	r2, r3
 80022e4:	4623      	mov	r3, r4
 80022e6:	f7fd ffcb 	bl	8000280 <__aeabi_uldivmod>
 80022ea:	4603      	mov	r3, r0
 80022ec:	460c      	mov	r4, r1
 80022ee:	461a      	mov	r2, r3
 80022f0:	4b2c      	ldr	r3, [pc, #176]	; (80023a4 <UART_SetConfig+0x384>)
 80022f2:	fba3 1302 	umull	r1, r3, r3, r2
 80022f6:	095b      	lsrs	r3, r3, #5
 80022f8:	2164      	movs	r1, #100	; 0x64
 80022fa:	fb01 f303 	mul.w	r3, r1, r3
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	3332      	adds	r3, #50	; 0x32
 8002304:	4a27      	ldr	r2, [pc, #156]	; (80023a4 <UART_SetConfig+0x384>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	095b      	lsrs	r3, r3, #5
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002312:	4498      	add	r8, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	461d      	mov	r5, r3
 8002318:	f04f 0600 	mov.w	r6, #0
 800231c:	46a9      	mov	r9, r5
 800231e:	46b2      	mov	sl, r6
 8002320:	eb19 0309 	adds.w	r3, r9, r9
 8002324:	eb4a 040a 	adc.w	r4, sl, sl
 8002328:	4699      	mov	r9, r3
 800232a:	46a2      	mov	sl, r4
 800232c:	eb19 0905 	adds.w	r9, r9, r5
 8002330:	eb4a 0a06 	adc.w	sl, sl, r6
 8002334:	f04f 0100 	mov.w	r1, #0
 8002338:	f04f 0200 	mov.w	r2, #0
 800233c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002340:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002344:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002348:	4689      	mov	r9, r1
 800234a:	4692      	mov	sl, r2
 800234c:	eb19 0005 	adds.w	r0, r9, r5
 8002350:	eb4a 0106 	adc.w	r1, sl, r6
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	461d      	mov	r5, r3
 800235a:	f04f 0600 	mov.w	r6, #0
 800235e:	196b      	adds	r3, r5, r5
 8002360:	eb46 0406 	adc.w	r4, r6, r6
 8002364:	461a      	mov	r2, r3
 8002366:	4623      	mov	r3, r4
 8002368:	f7fd ff8a 	bl	8000280 <__aeabi_uldivmod>
 800236c:	4603      	mov	r3, r0
 800236e:	460c      	mov	r4, r1
 8002370:	461a      	mov	r2, r3
 8002372:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <UART_SetConfig+0x384>)
 8002374:	fba3 1302 	umull	r1, r3, r3, r2
 8002378:	095b      	lsrs	r3, r3, #5
 800237a:	2164      	movs	r1, #100	; 0x64
 800237c:	fb01 f303 	mul.w	r3, r1, r3
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	3332      	adds	r3, #50	; 0x32
 8002386:	4a07      	ldr	r2, [pc, #28]	; (80023a4 <UART_SetConfig+0x384>)
 8002388:	fba2 2303 	umull	r2, r3, r2, r3
 800238c:	095b      	lsrs	r3, r3, #5
 800238e:	f003 0207 	and.w	r2, r3, #7
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4442      	add	r2, r8
 8002398:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800239a:	e1b2      	b.n	8002702 <UART_SetConfig+0x6e2>
 800239c:	40011000 	.word	0x40011000
 80023a0:	40011400 	.word	0x40011400
 80023a4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4ad7      	ldr	r2, [pc, #860]	; (800270c <UART_SetConfig+0x6ec>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d005      	beq.n	80023be <UART_SetConfig+0x39e>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4ad6      	ldr	r2, [pc, #856]	; (8002710 <UART_SetConfig+0x6f0>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	f040 80d1 	bne.w	8002560 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80023be:	f7ff fb7d 	bl	8001abc <HAL_RCC_GetPCLK2Freq>
 80023c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	469a      	mov	sl, r3
 80023c8:	f04f 0b00 	mov.w	fp, #0
 80023cc:	46d0      	mov	r8, sl
 80023ce:	46d9      	mov	r9, fp
 80023d0:	eb18 0308 	adds.w	r3, r8, r8
 80023d4:	eb49 0409 	adc.w	r4, r9, r9
 80023d8:	4698      	mov	r8, r3
 80023da:	46a1      	mov	r9, r4
 80023dc:	eb18 080a 	adds.w	r8, r8, sl
 80023e0:	eb49 090b 	adc.w	r9, r9, fp
 80023e4:	f04f 0100 	mov.w	r1, #0
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80023f0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80023f4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80023f8:	4688      	mov	r8, r1
 80023fa:	4691      	mov	r9, r2
 80023fc:	eb1a 0508 	adds.w	r5, sl, r8
 8002400:	eb4b 0609 	adc.w	r6, fp, r9
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4619      	mov	r1, r3
 800240a:	f04f 0200 	mov.w	r2, #0
 800240e:	f04f 0300 	mov.w	r3, #0
 8002412:	f04f 0400 	mov.w	r4, #0
 8002416:	0094      	lsls	r4, r2, #2
 8002418:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800241c:	008b      	lsls	r3, r1, #2
 800241e:	461a      	mov	r2, r3
 8002420:	4623      	mov	r3, r4
 8002422:	4628      	mov	r0, r5
 8002424:	4631      	mov	r1, r6
 8002426:	f7fd ff2b 	bl	8000280 <__aeabi_uldivmod>
 800242a:	4603      	mov	r3, r0
 800242c:	460c      	mov	r4, r1
 800242e:	461a      	mov	r2, r3
 8002430:	4bb8      	ldr	r3, [pc, #736]	; (8002714 <UART_SetConfig+0x6f4>)
 8002432:	fba3 2302 	umull	r2, r3, r3, r2
 8002436:	095b      	lsrs	r3, r3, #5
 8002438:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	469b      	mov	fp, r3
 8002440:	f04f 0c00 	mov.w	ip, #0
 8002444:	46d9      	mov	r9, fp
 8002446:	46e2      	mov	sl, ip
 8002448:	eb19 0309 	adds.w	r3, r9, r9
 800244c:	eb4a 040a 	adc.w	r4, sl, sl
 8002450:	4699      	mov	r9, r3
 8002452:	46a2      	mov	sl, r4
 8002454:	eb19 090b 	adds.w	r9, r9, fp
 8002458:	eb4a 0a0c 	adc.w	sl, sl, ip
 800245c:	f04f 0100 	mov.w	r1, #0
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002468:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800246c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002470:	4689      	mov	r9, r1
 8002472:	4692      	mov	sl, r2
 8002474:	eb1b 0509 	adds.w	r5, fp, r9
 8002478:	eb4c 060a 	adc.w	r6, ip, sl
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4619      	mov	r1, r3
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	f04f 0300 	mov.w	r3, #0
 800248a:	f04f 0400 	mov.w	r4, #0
 800248e:	0094      	lsls	r4, r2, #2
 8002490:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002494:	008b      	lsls	r3, r1, #2
 8002496:	461a      	mov	r2, r3
 8002498:	4623      	mov	r3, r4
 800249a:	4628      	mov	r0, r5
 800249c:	4631      	mov	r1, r6
 800249e:	f7fd feef 	bl	8000280 <__aeabi_uldivmod>
 80024a2:	4603      	mov	r3, r0
 80024a4:	460c      	mov	r4, r1
 80024a6:	461a      	mov	r2, r3
 80024a8:	4b9a      	ldr	r3, [pc, #616]	; (8002714 <UART_SetConfig+0x6f4>)
 80024aa:	fba3 1302 	umull	r1, r3, r3, r2
 80024ae:	095b      	lsrs	r3, r3, #5
 80024b0:	2164      	movs	r1, #100	; 0x64
 80024b2:	fb01 f303 	mul.w	r3, r1, r3
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	3332      	adds	r3, #50	; 0x32
 80024bc:	4a95      	ldr	r2, [pc, #596]	; (8002714 <UART_SetConfig+0x6f4>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	095b      	lsrs	r3, r3, #5
 80024c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024c8:	4498      	add	r8, r3
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	469b      	mov	fp, r3
 80024ce:	f04f 0c00 	mov.w	ip, #0
 80024d2:	46d9      	mov	r9, fp
 80024d4:	46e2      	mov	sl, ip
 80024d6:	eb19 0309 	adds.w	r3, r9, r9
 80024da:	eb4a 040a 	adc.w	r4, sl, sl
 80024de:	4699      	mov	r9, r3
 80024e0:	46a2      	mov	sl, r4
 80024e2:	eb19 090b 	adds.w	r9, r9, fp
 80024e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80024ea:	f04f 0100 	mov.w	r1, #0
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024fe:	4689      	mov	r9, r1
 8002500:	4692      	mov	sl, r2
 8002502:	eb1b 0509 	adds.w	r5, fp, r9
 8002506:	eb4c 060a 	adc.w	r6, ip, sl
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	4619      	mov	r1, r3
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	f04f 0400 	mov.w	r4, #0
 800251c:	0094      	lsls	r4, r2, #2
 800251e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002522:	008b      	lsls	r3, r1, #2
 8002524:	461a      	mov	r2, r3
 8002526:	4623      	mov	r3, r4
 8002528:	4628      	mov	r0, r5
 800252a:	4631      	mov	r1, r6
 800252c:	f7fd fea8 	bl	8000280 <__aeabi_uldivmod>
 8002530:	4603      	mov	r3, r0
 8002532:	460c      	mov	r4, r1
 8002534:	461a      	mov	r2, r3
 8002536:	4b77      	ldr	r3, [pc, #476]	; (8002714 <UART_SetConfig+0x6f4>)
 8002538:	fba3 1302 	umull	r1, r3, r3, r2
 800253c:	095b      	lsrs	r3, r3, #5
 800253e:	2164      	movs	r1, #100	; 0x64
 8002540:	fb01 f303 	mul.w	r3, r1, r3
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	3332      	adds	r3, #50	; 0x32
 800254a:	4a72      	ldr	r2, [pc, #456]	; (8002714 <UART_SetConfig+0x6f4>)
 800254c:	fba2 2303 	umull	r2, r3, r2, r3
 8002550:	095b      	lsrs	r3, r3, #5
 8002552:	f003 020f 	and.w	r2, r3, #15
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4442      	add	r2, r8
 800255c:	609a      	str	r2, [r3, #8]
 800255e:	e0d0      	b.n	8002702 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002560:	f7ff fa98 	bl	8001a94 <HAL_RCC_GetPCLK1Freq>
 8002564:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	469a      	mov	sl, r3
 800256a:	f04f 0b00 	mov.w	fp, #0
 800256e:	46d0      	mov	r8, sl
 8002570:	46d9      	mov	r9, fp
 8002572:	eb18 0308 	adds.w	r3, r8, r8
 8002576:	eb49 0409 	adc.w	r4, r9, r9
 800257a:	4698      	mov	r8, r3
 800257c:	46a1      	mov	r9, r4
 800257e:	eb18 080a 	adds.w	r8, r8, sl
 8002582:	eb49 090b 	adc.w	r9, r9, fp
 8002586:	f04f 0100 	mov.w	r1, #0
 800258a:	f04f 0200 	mov.w	r2, #0
 800258e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002592:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002596:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800259a:	4688      	mov	r8, r1
 800259c:	4691      	mov	r9, r2
 800259e:	eb1a 0508 	adds.w	r5, sl, r8
 80025a2:	eb4b 0609 	adc.w	r6, fp, r9
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	4619      	mov	r1, r3
 80025ac:	f04f 0200 	mov.w	r2, #0
 80025b0:	f04f 0300 	mov.w	r3, #0
 80025b4:	f04f 0400 	mov.w	r4, #0
 80025b8:	0094      	lsls	r4, r2, #2
 80025ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80025be:	008b      	lsls	r3, r1, #2
 80025c0:	461a      	mov	r2, r3
 80025c2:	4623      	mov	r3, r4
 80025c4:	4628      	mov	r0, r5
 80025c6:	4631      	mov	r1, r6
 80025c8:	f7fd fe5a 	bl	8000280 <__aeabi_uldivmod>
 80025cc:	4603      	mov	r3, r0
 80025ce:	460c      	mov	r4, r1
 80025d0:	461a      	mov	r2, r3
 80025d2:	4b50      	ldr	r3, [pc, #320]	; (8002714 <UART_SetConfig+0x6f4>)
 80025d4:	fba3 2302 	umull	r2, r3, r3, r2
 80025d8:	095b      	lsrs	r3, r3, #5
 80025da:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	469b      	mov	fp, r3
 80025e2:	f04f 0c00 	mov.w	ip, #0
 80025e6:	46d9      	mov	r9, fp
 80025e8:	46e2      	mov	sl, ip
 80025ea:	eb19 0309 	adds.w	r3, r9, r9
 80025ee:	eb4a 040a 	adc.w	r4, sl, sl
 80025f2:	4699      	mov	r9, r3
 80025f4:	46a2      	mov	sl, r4
 80025f6:	eb19 090b 	adds.w	r9, r9, fp
 80025fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80025fe:	f04f 0100 	mov.w	r1, #0
 8002602:	f04f 0200 	mov.w	r2, #0
 8002606:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800260a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800260e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002612:	4689      	mov	r9, r1
 8002614:	4692      	mov	sl, r2
 8002616:	eb1b 0509 	adds.w	r5, fp, r9
 800261a:	eb4c 060a 	adc.w	r6, ip, sl
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	4619      	mov	r1, r3
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	f04f 0400 	mov.w	r4, #0
 8002630:	0094      	lsls	r4, r2, #2
 8002632:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002636:	008b      	lsls	r3, r1, #2
 8002638:	461a      	mov	r2, r3
 800263a:	4623      	mov	r3, r4
 800263c:	4628      	mov	r0, r5
 800263e:	4631      	mov	r1, r6
 8002640:	f7fd fe1e 	bl	8000280 <__aeabi_uldivmod>
 8002644:	4603      	mov	r3, r0
 8002646:	460c      	mov	r4, r1
 8002648:	461a      	mov	r2, r3
 800264a:	4b32      	ldr	r3, [pc, #200]	; (8002714 <UART_SetConfig+0x6f4>)
 800264c:	fba3 1302 	umull	r1, r3, r3, r2
 8002650:	095b      	lsrs	r3, r3, #5
 8002652:	2164      	movs	r1, #100	; 0x64
 8002654:	fb01 f303 	mul.w	r3, r1, r3
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	011b      	lsls	r3, r3, #4
 800265c:	3332      	adds	r3, #50	; 0x32
 800265e:	4a2d      	ldr	r2, [pc, #180]	; (8002714 <UART_SetConfig+0x6f4>)
 8002660:	fba2 2303 	umull	r2, r3, r2, r3
 8002664:	095b      	lsrs	r3, r3, #5
 8002666:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800266a:	4498      	add	r8, r3
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	469b      	mov	fp, r3
 8002670:	f04f 0c00 	mov.w	ip, #0
 8002674:	46d9      	mov	r9, fp
 8002676:	46e2      	mov	sl, ip
 8002678:	eb19 0309 	adds.w	r3, r9, r9
 800267c:	eb4a 040a 	adc.w	r4, sl, sl
 8002680:	4699      	mov	r9, r3
 8002682:	46a2      	mov	sl, r4
 8002684:	eb19 090b 	adds.w	r9, r9, fp
 8002688:	eb4a 0a0c 	adc.w	sl, sl, ip
 800268c:	f04f 0100 	mov.w	r1, #0
 8002690:	f04f 0200 	mov.w	r2, #0
 8002694:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002698:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800269c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80026a0:	4689      	mov	r9, r1
 80026a2:	4692      	mov	sl, r2
 80026a4:	eb1b 0509 	adds.w	r5, fp, r9
 80026a8:	eb4c 060a 	adc.w	r6, ip, sl
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	4619      	mov	r1, r3
 80026b2:	f04f 0200 	mov.w	r2, #0
 80026b6:	f04f 0300 	mov.w	r3, #0
 80026ba:	f04f 0400 	mov.w	r4, #0
 80026be:	0094      	lsls	r4, r2, #2
 80026c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026c4:	008b      	lsls	r3, r1, #2
 80026c6:	461a      	mov	r2, r3
 80026c8:	4623      	mov	r3, r4
 80026ca:	4628      	mov	r0, r5
 80026cc:	4631      	mov	r1, r6
 80026ce:	f7fd fdd7 	bl	8000280 <__aeabi_uldivmod>
 80026d2:	4603      	mov	r3, r0
 80026d4:	460c      	mov	r4, r1
 80026d6:	461a      	mov	r2, r3
 80026d8:	4b0e      	ldr	r3, [pc, #56]	; (8002714 <UART_SetConfig+0x6f4>)
 80026da:	fba3 1302 	umull	r1, r3, r3, r2
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	2164      	movs	r1, #100	; 0x64
 80026e2:	fb01 f303 	mul.w	r3, r1, r3
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	011b      	lsls	r3, r3, #4
 80026ea:	3332      	adds	r3, #50	; 0x32
 80026ec:	4a09      	ldr	r2, [pc, #36]	; (8002714 <UART_SetConfig+0x6f4>)
 80026ee:	fba2 2303 	umull	r2, r3, r2, r3
 80026f2:	095b      	lsrs	r3, r3, #5
 80026f4:	f003 020f 	and.w	r2, r3, #15
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4442      	add	r2, r8
 80026fe:	609a      	str	r2, [r3, #8]
}
 8002700:	e7ff      	b.n	8002702 <UART_SetConfig+0x6e2>
 8002702:	bf00      	nop
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800270c:	40011000 	.word	0x40011000
 8002710:	40011400 	.word	0x40011400
 8002714:	51eb851f 	.word	0x51eb851f

08002718 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800272e:	f3ef 8305 	mrs	r3, IPSR
 8002732:	60bb      	str	r3, [r7, #8]
  return(result);
 8002734:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002736:	2b00      	cmp	r3, #0
 8002738:	d10f      	bne.n	800275a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800273a:	f3ef 8310 	mrs	r3, PRIMASK
 800273e:	607b      	str	r3, [r7, #4]
  return(result);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d105      	bne.n	8002752 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002746:	f3ef 8311 	mrs	r3, BASEPRI
 800274a:	603b      	str	r3, [r7, #0]
  return(result);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d007      	beq.n	8002762 <osKernelInitialize+0x3a>
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <osKernelInitialize+0x64>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b02      	cmp	r3, #2
 8002758:	d103      	bne.n	8002762 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800275a:	f06f 0305 	mvn.w	r3, #5
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	e00c      	b.n	800277c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002762:	4b0a      	ldr	r3, [pc, #40]	; (800278c <osKernelInitialize+0x64>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d105      	bne.n	8002776 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800276a:	4b08      	ldr	r3, [pc, #32]	; (800278c <osKernelInitialize+0x64>)
 800276c:	2201      	movs	r2, #1
 800276e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	e002      	b.n	800277c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8002776:	f04f 33ff 	mov.w	r3, #4294967295
 800277a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800277c:	68fb      	ldr	r3, [r7, #12]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000094 	.word	0x20000094

08002790 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002796:	f3ef 8305 	mrs	r3, IPSR
 800279a:	60bb      	str	r3, [r7, #8]
  return(result);
 800279c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10f      	bne.n	80027c2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027a2:	f3ef 8310 	mrs	r3, PRIMASK
 80027a6:	607b      	str	r3, [r7, #4]
  return(result);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d105      	bne.n	80027ba <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80027ae:	f3ef 8311 	mrs	r3, BASEPRI
 80027b2:	603b      	str	r3, [r7, #0]
  return(result);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d007      	beq.n	80027ca <osKernelStart+0x3a>
 80027ba:	4b0f      	ldr	r3, [pc, #60]	; (80027f8 <osKernelStart+0x68>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d103      	bne.n	80027ca <osKernelStart+0x3a>
    stat = osErrorISR;
 80027c2:	f06f 0305 	mvn.w	r3, #5
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	e010      	b.n	80027ec <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80027ca:	4b0b      	ldr	r3, [pc, #44]	; (80027f8 <osKernelStart+0x68>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d109      	bne.n	80027e6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80027d2:	f7ff ffa1 	bl	8002718 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80027d6:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <osKernelStart+0x68>)
 80027d8:	2202      	movs	r2, #2
 80027da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80027dc:	f001 feb4 	bl	8004548 <vTaskStartScheduler>
      stat = osOK;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	e002      	b.n	80027ec <osKernelStart+0x5c>
    } else {
      stat = osError;
 80027e6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80027ec:	68fb      	ldr	r3, [r7, #12]
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000094 	.word	0x20000094

080027fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b090      	sub	sp, #64	; 0x40
 8002800:	af04      	add	r7, sp, #16
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002808:	2300      	movs	r3, #0
 800280a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800280c:	f3ef 8305 	mrs	r3, IPSR
 8002810:	61fb      	str	r3, [r7, #28]
  return(result);
 8002812:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8002814:	2b00      	cmp	r3, #0
 8002816:	f040 808f 	bne.w	8002938 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800281a:	f3ef 8310 	mrs	r3, PRIMASK
 800281e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d105      	bne.n	8002832 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002826:	f3ef 8311 	mrs	r3, BASEPRI
 800282a:	617b      	str	r3, [r7, #20]
  return(result);
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <osThreadNew+0x3e>
 8002832:	4b44      	ldr	r3, [pc, #272]	; (8002944 <osThreadNew+0x148>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b02      	cmp	r3, #2
 8002838:	d07e      	beq.n	8002938 <osThreadNew+0x13c>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d07b      	beq.n	8002938 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8002844:	2318      	movs	r3, #24
 8002846:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8002848:	2300      	movs	r3, #0
 800284a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800284c:	f04f 33ff 	mov.w	r3, #4294967295
 8002850:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d045      	beq.n	80028e4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d002      	beq.n	8002866 <osThreadNew+0x6a>
        name = attr->name;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d002      	beq.n	8002874 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002876:	2b00      	cmp	r3, #0
 8002878:	d008      	beq.n	800288c <osThreadNew+0x90>
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	2b38      	cmp	r3, #56	; 0x38
 800287e:	d805      	bhi.n	800288c <osThreadNew+0x90>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <osThreadNew+0x94>
        return (NULL);
 800288c:	2300      	movs	r3, #0
 800288e:	e054      	b.n	800293a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d003      	beq.n	80028a0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00e      	beq.n	80028c6 <osThreadNew+0xca>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	2b5b      	cmp	r3, #91	; 0x5b
 80028ae:	d90a      	bls.n	80028c6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d006      	beq.n	80028c6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d002      	beq.n	80028c6 <osThreadNew+0xca>
        mem = 1;
 80028c0:	2301      	movs	r3, #1
 80028c2:	623b      	str	r3, [r7, #32]
 80028c4:	e010      	b.n	80028e8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10c      	bne.n	80028e8 <osThreadNew+0xec>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d108      	bne.n	80028e8 <osThreadNew+0xec>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d104      	bne.n	80028e8 <osThreadNew+0xec>
          mem = 0;
 80028de:	2300      	movs	r3, #0
 80028e0:	623b      	str	r3, [r7, #32]
 80028e2:	e001      	b.n	80028e8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80028e8:	6a3b      	ldr	r3, [r7, #32]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d110      	bne.n	8002910 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80028f6:	9202      	str	r2, [sp, #8]
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002902:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f001 fc4d 	bl	80041a4 <xTaskCreateStatic>
 800290a:	4603      	mov	r3, r0
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	e013      	b.n	8002938 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8002910:	6a3b      	ldr	r3, [r7, #32]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d110      	bne.n	8002938 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002918:	b29a      	uxth	r2, r3
 800291a:	f107 0310 	add.w	r3, r7, #16
 800291e:	9301      	str	r3, [sp, #4]
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f001 fc95 	bl	8004258 <xTaskCreate>
 800292e:	4603      	mov	r3, r0
 8002930:	2b01      	cmp	r3, #1
 8002932:	d001      	beq.n	8002938 <osThreadNew+0x13c>
          hTask = NULL;
 8002934:	2300      	movs	r3, #0
 8002936:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002938:	693b      	ldr	r3, [r7, #16]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3730      	adds	r7, #48	; 0x30
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	20000094 	.word	0x20000094

08002948 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002950:	f3ef 8305 	mrs	r3, IPSR
 8002954:	613b      	str	r3, [r7, #16]
  return(result);
 8002956:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002958:	2b00      	cmp	r3, #0
 800295a:	d10f      	bne.n	800297c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800295c:	f3ef 8310 	mrs	r3, PRIMASK
 8002960:	60fb      	str	r3, [r7, #12]
  return(result);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d105      	bne.n	8002974 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002968:	f3ef 8311 	mrs	r3, BASEPRI
 800296c:	60bb      	str	r3, [r7, #8]
  return(result);
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d007      	beq.n	8002984 <osDelay+0x3c>
 8002974:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <osDelay+0x58>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2b02      	cmp	r3, #2
 800297a:	d103      	bne.n	8002984 <osDelay+0x3c>
    stat = osErrorISR;
 800297c:	f06f 0305 	mvn.w	r3, #5
 8002980:	617b      	str	r3, [r7, #20]
 8002982:	e007      	b.n	8002994 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d002      	beq.n	8002994 <osDelay+0x4c>
      vTaskDelay(ticks);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f001 fda6 	bl	80044e0 <vTaskDelay>
    }
  }

  return (stat);
 8002994:	697b      	ldr	r3, [r7, #20]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000094 	.word	0x20000094

080029a4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08c      	sub	sp, #48	; 0x30
 80029a8:	af02      	add	r7, sp, #8
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80029b4:	f3ef 8305 	mrs	r3, IPSR
 80029b8:	61bb      	str	r3, [r7, #24]
  return(result);
 80029ba:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d170      	bne.n	8002aa2 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029c0:	f3ef 8310 	mrs	r3, PRIMASK
 80029c4:	617b      	str	r3, [r7, #20]
  return(result);
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d105      	bne.n	80029d8 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80029cc:	f3ef 8311 	mrs	r3, BASEPRI
 80029d0:	613b      	str	r3, [r7, #16]
  return(result);
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <osMessageQueueNew+0x3c>
 80029d8:	4b34      	ldr	r3, [pc, #208]	; (8002aac <osMessageQueueNew+0x108>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d060      	beq.n	8002aa2 <osMessageQueueNew+0xfe>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d05d      	beq.n	8002aa2 <osMessageQueueNew+0xfe>
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d05a      	beq.n	8002aa2 <osMessageQueueNew+0xfe>
    mem = -1;
 80029ec:	f04f 33ff 	mov.w	r3, #4294967295
 80029f0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d029      	beq.n	8002a4c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d012      	beq.n	8002a26 <osMessageQueueNew+0x82>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	2b4f      	cmp	r3, #79	; 0x4f
 8002a06:	d90e      	bls.n	8002a26 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	695a      	ldr	r2, [r3, #20]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	68b9      	ldr	r1, [r7, #8]
 8002a18:	fb01 f303 	mul.w	r3, r1, r3
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d302      	bcc.n	8002a26 <osMessageQueueNew+0x82>
        mem = 1;
 8002a20:	2301      	movs	r3, #1
 8002a22:	623b      	str	r3, [r7, #32]
 8002a24:	e014      	b.n	8002a50 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d110      	bne.n	8002a50 <osMessageQueueNew+0xac>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10c      	bne.n	8002a50 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d108      	bne.n	8002a50 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d104      	bne.n	8002a50 <osMessageQueueNew+0xac>
          mem = 0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	623b      	str	r3, [r7, #32]
 8002a4a:	e001      	b.n	8002a50 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d10c      	bne.n	8002a70 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	691a      	ldr	r2, [r3, #16]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6899      	ldr	r1, [r3, #8]
 8002a5e:	2300      	movs	r3, #0
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	460b      	mov	r3, r1
 8002a64:	68b9      	ldr	r1, [r7, #8]
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 fe72 	bl	8003750 <xQueueGenericCreateStatic>
 8002a6c:	6278      	str	r0, [r7, #36]	; 0x24
 8002a6e:	e008      	b.n	8002a82 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d105      	bne.n	8002a82 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8002a76:	2200      	movs	r2, #0
 8002a78:	68b9      	ldr	r1, [r7, #8]
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 fedb 	bl	8003836 <xQueueGenericCreate>
 8002a80:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00c      	beq.n	8002aa2 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <osMessageQueueNew+0xf2>
        name = attr->name;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	61fb      	str	r3, [r7, #28]
 8002a94:	e001      	b.n	8002a9a <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8002a9a:	69f9      	ldr	r1, [r7, #28]
 8002a9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a9e:	f001 fb25 	bl	80040ec <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3728      	adds	r7, #40	; 0x28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000094 	.word	0x20000094

08002ab0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08a      	sub	sp, #40	; 0x28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	603b      	str	r3, [r7, #0]
 8002abc:	4613      	mov	r3, r2
 8002abe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ac8:	f3ef 8305 	mrs	r3, IPSR
 8002acc:	61fb      	str	r3, [r7, #28]
  return(result);
 8002ace:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10f      	bne.n	8002af4 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ad4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ad8:	61bb      	str	r3, [r7, #24]
  return(result);
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d105      	bne.n	8002aec <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002ae0:	f3ef 8311 	mrs	r3, BASEPRI
 8002ae4:	617b      	str	r3, [r7, #20]
  return(result);
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d02c      	beq.n	8002b46 <osMessageQueuePut+0x96>
 8002aec:	4b28      	ldr	r3, [pc, #160]	; (8002b90 <osMessageQueuePut+0xe0>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d128      	bne.n	8002b46 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d005      	beq.n	8002b06 <osMessageQueuePut+0x56>
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d002      	beq.n	8002b06 <osMessageQueuePut+0x56>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8002b06:	f06f 0303 	mvn.w	r3, #3
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002b0c:	e039      	b.n	8002b82 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8002b12:	f107 0210 	add.w	r2, r7, #16
 8002b16:	2300      	movs	r3, #0
 8002b18:	68b9      	ldr	r1, [r7, #8]
 8002b1a:	6a38      	ldr	r0, [r7, #32]
 8002b1c:	f000 ffe8 	bl	8003af0 <xQueueGenericSendFromISR>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d003      	beq.n	8002b2e <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8002b26:	f06f 0302 	mvn.w	r3, #2
 8002b2a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002b2c:	e029      	b.n	8002b82 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d026      	beq.n	8002b82 <osMessageQueuePut+0xd2>
 8002b34:	4b17      	ldr	r3, [pc, #92]	; (8002b94 <osMessageQueuePut+0xe4>)
 8002b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	f3bf 8f4f 	dsb	sy
 8002b40:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002b44:	e01d      	b.n	8002b82 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <osMessageQueuePut+0xa2>
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d103      	bne.n	8002b5a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8002b52:	f06f 0303 	mvn.w	r3, #3
 8002b56:	627b      	str	r3, [r7, #36]	; 0x24
 8002b58:	e014      	b.n	8002b84 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	68b9      	ldr	r1, [r7, #8]
 8002b60:	6a38      	ldr	r0, [r7, #32]
 8002b62:	f000 fecb 	bl	80038fc <xQueueGenericSend>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d00b      	beq.n	8002b84 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8002b72:	f06f 0301 	mvn.w	r3, #1
 8002b76:	627b      	str	r3, [r7, #36]	; 0x24
 8002b78:	e004      	b.n	8002b84 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8002b7a:	f06f 0302 	mvn.w	r3, #2
 8002b7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b80:	e000      	b.n	8002b84 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002b82:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3728      	adds	r7, #40	; 0x28
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20000094 	.word	0x20000094
 8002b94:	e000ed04 	.word	0xe000ed04

08002b98 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b08a      	sub	sp, #40	; 0x28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002bae:	f3ef 8305 	mrs	r3, IPSR
 8002bb2:	61fb      	str	r3, [r7, #28]
  return(result);
 8002bb4:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10f      	bne.n	8002bda <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bba:	f3ef 8310 	mrs	r3, PRIMASK
 8002bbe:	61bb      	str	r3, [r7, #24]
  return(result);
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d105      	bne.n	8002bd2 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002bc6:	f3ef 8311 	mrs	r3, BASEPRI
 8002bca:	617b      	str	r3, [r7, #20]
  return(result);
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d02c      	beq.n	8002c2c <osMessageQueueGet+0x94>
 8002bd2:	4b28      	ldr	r3, [pc, #160]	; (8002c74 <osMessageQueueGet+0xdc>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d128      	bne.n	8002c2c <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002bda:	6a3b      	ldr	r3, [r7, #32]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <osMessageQueueGet+0x54>
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d002      	beq.n	8002bec <osMessageQueueGet+0x54>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8002bec:	f06f 0303 	mvn.w	r3, #3
 8002bf0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002bf2:	e038      	b.n	8002c66 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002bf8:	f107 0310 	add.w	r3, r7, #16
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	68b9      	ldr	r1, [r7, #8]
 8002c00:	6a38      	ldr	r0, [r7, #32]
 8002c02:	f001 f8e5 	bl	8003dd0 <xQueueReceiveFromISR>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d003      	beq.n	8002c14 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8002c0c:	f06f 0302 	mvn.w	r3, #2
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c12:	e028      	b.n	8002c66 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d025      	beq.n	8002c66 <osMessageQueueGet+0xce>
 8002c1a:	4b17      	ldr	r3, [pc, #92]	; (8002c78 <osMessageQueueGet+0xe0>)
 8002c1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	f3bf 8f4f 	dsb	sy
 8002c26:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c2a:	e01c      	b.n	8002c66 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002c2c:	6a3b      	ldr	r3, [r7, #32]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <osMessageQueueGet+0xa0>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d103      	bne.n	8002c40 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8002c38:	f06f 0303 	mvn.w	r3, #3
 8002c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c3e:	e013      	b.n	8002c68 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	68b9      	ldr	r1, [r7, #8]
 8002c44:	6a38      	ldr	r0, [r7, #32]
 8002c46:	f000 ffe7 	bl	8003c18 <xQueueReceive>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d00b      	beq.n	8002c68 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8002c56:	f06f 0301 	mvn.w	r3, #1
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c5c:	e004      	b.n	8002c68 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8002c5e:	f06f 0302 	mvn.w	r3, #2
 8002c62:	627b      	str	r3, [r7, #36]	; 0x24
 8002c64:	e000      	b.n	8002c68 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c66:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3728      	adds	r7, #40	; 0x28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20000094 	.word	0x20000094
 8002c78:	e000ed04 	.word	0xe000ed04

08002c7c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4a07      	ldr	r2, [pc, #28]	; (8002ca8 <vApplicationGetIdleTaskMemory+0x2c>)
 8002c8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	4a06      	ldr	r2, [pc, #24]	; (8002cac <vApplicationGetIdleTaskMemory+0x30>)
 8002c92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2280      	movs	r2, #128	; 0x80
 8002c98:	601a      	str	r2, [r3, #0]
}
 8002c9a:	bf00      	nop
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	20000098 	.word	0x20000098
 8002cac:	200000f4 	.word	0x200000f4

08002cb0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4a07      	ldr	r2, [pc, #28]	; (8002cdc <vApplicationGetTimerTaskMemory+0x2c>)
 8002cc0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	4a06      	ldr	r2, [pc, #24]	; (8002ce0 <vApplicationGetTimerTaskMemory+0x30>)
 8002cc6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cce:	601a      	str	r2, [r3, #0]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	200002f4 	.word	0x200002f4
 8002ce0:	20000350 	.word	0x20000350

08002ce4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	; 0x28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002cf0:	f001 fc8e 	bl	8004610 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002cf4:	4b57      	ldr	r3, [pc, #348]	; (8002e54 <pvPortMalloc+0x170>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002cfc:	f000 f90c 	bl	8002f18 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002d00:	4b55      	ldr	r3, [pc, #340]	; (8002e58 <pvPortMalloc+0x174>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f040 808c 	bne.w	8002e26 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d01c      	beq.n	8002d4e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8002d14:	2208      	movs	r2, #8
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4413      	add	r3, r2
 8002d1a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d013      	beq.n	8002d4e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f023 0307 	bic.w	r3, r3, #7
 8002d2c:	3308      	adds	r3, #8
 8002d2e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d009      	beq.n	8002d4e <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3e:	f383 8811 	msr	BASEPRI, r3
 8002d42:	f3bf 8f6f 	isb	sy
 8002d46:	f3bf 8f4f 	dsb	sy
 8002d4a:	617b      	str	r3, [r7, #20]
 8002d4c:	e7fe      	b.n	8002d4c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d068      	beq.n	8002e26 <pvPortMalloc+0x142>
 8002d54:	4b41      	ldr	r3, [pc, #260]	; (8002e5c <pvPortMalloc+0x178>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d863      	bhi.n	8002e26 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002d5e:	4b40      	ldr	r3, [pc, #256]	; (8002e60 <pvPortMalloc+0x17c>)
 8002d60:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002d62:	4b3f      	ldr	r3, [pc, #252]	; (8002e60 <pvPortMalloc+0x17c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002d68:	e004      	b.n	8002d74 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d903      	bls.n	8002d86 <pvPortMalloc+0xa2>
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f1      	bne.n	8002d6a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002d86:	4b33      	ldr	r3, [pc, #204]	; (8002e54 <pvPortMalloc+0x170>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d04a      	beq.n	8002e26 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2208      	movs	r2, #8
 8002d96:	4413      	add	r3, r2
 8002d98:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	1ad2      	subs	r2, r2, r3
 8002daa:	2308      	movs	r3, #8
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d91e      	bls.n	8002df0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4413      	add	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d009      	beq.n	8002dd8 <pvPortMalloc+0xf4>
 8002dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dc8:	f383 8811 	msr	BASEPRI, r3
 8002dcc:	f3bf 8f6f 	isb	sy
 8002dd0:	f3bf 8f4f 	dsb	sy
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	e7fe      	b.n	8002dd6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	1ad2      	subs	r2, r2, r3
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002dea:	69b8      	ldr	r0, [r7, #24]
 8002dec:	f000 f8f6 	bl	8002fdc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002df0:	4b1a      	ldr	r3, [pc, #104]	; (8002e5c <pvPortMalloc+0x178>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	4a18      	ldr	r2, [pc, #96]	; (8002e5c <pvPortMalloc+0x178>)
 8002dfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002dfe:	4b17      	ldr	r3, [pc, #92]	; (8002e5c <pvPortMalloc+0x178>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	4b18      	ldr	r3, [pc, #96]	; (8002e64 <pvPortMalloc+0x180>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d203      	bcs.n	8002e12 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002e0a:	4b14      	ldr	r3, [pc, #80]	; (8002e5c <pvPortMalloc+0x178>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a15      	ldr	r2, [pc, #84]	; (8002e64 <pvPortMalloc+0x180>)
 8002e10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	4b10      	ldr	r3, [pc, #64]	; (8002e58 <pvPortMalloc+0x174>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002e26:	f001 fc01 	bl	800462c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d009      	beq.n	8002e48 <pvPortMalloc+0x164>
 8002e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e38:	f383 8811 	msr	BASEPRI, r3
 8002e3c:	f3bf 8f6f 	isb	sy
 8002e40:	f3bf 8f4f 	dsb	sy
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	e7fe      	b.n	8002e46 <pvPortMalloc+0x162>
	return pvReturn;
 8002e48:	69fb      	ldr	r3, [r7, #28]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3728      	adds	r7, #40	; 0x28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20004358 	.word	0x20004358
 8002e58:	20004364 	.word	0x20004364
 8002e5c:	2000435c 	.word	0x2000435c
 8002e60:	20004350 	.word	0x20004350
 8002e64:	20004360 	.word	0x20004360

08002e68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d046      	beq.n	8002f08 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002e7a:	2308      	movs	r3, #8
 8002e7c:	425b      	negs	r3, r3
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	4413      	add	r3, r2
 8002e82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <vPortFree+0xa8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4013      	ands	r3, r2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d109      	bne.n	8002eaa <vPortFree+0x42>
 8002e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e9a:	f383 8811 	msr	BASEPRI, r3
 8002e9e:	f3bf 8f6f 	isb	sy
 8002ea2:	f3bf 8f4f 	dsb	sy
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	e7fe      	b.n	8002ea8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d009      	beq.n	8002ec6 <vPortFree+0x5e>
 8002eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb6:	f383 8811 	msr	BASEPRI, r3
 8002eba:	f3bf 8f6f 	isb	sy
 8002ebe:	f3bf 8f4f 	dsb	sy
 8002ec2:	60bb      	str	r3, [r7, #8]
 8002ec4:	e7fe      	b.n	8002ec4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	4b11      	ldr	r3, [pc, #68]	; (8002f10 <vPortFree+0xa8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d019      	beq.n	8002f08 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d115      	bne.n	8002f08 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <vPortFree+0xa8>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	401a      	ands	r2, r3
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002eec:	f001 fb90 	bl	8004610 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	4b07      	ldr	r3, [pc, #28]	; (8002f14 <vPortFree+0xac>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4413      	add	r3, r2
 8002efa:	4a06      	ldr	r2, [pc, #24]	; (8002f14 <vPortFree+0xac>)
 8002efc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002efe:	6938      	ldr	r0, [r7, #16]
 8002f00:	f000 f86c 	bl	8002fdc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002f04:	f001 fb92 	bl	800462c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002f08:	bf00      	nop
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20004364 	.word	0x20004364
 8002f14:	2000435c 	.word	0x2000435c

08002f18 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002f1e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002f22:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002f24:	4b27      	ldr	r3, [pc, #156]	; (8002fc4 <prvHeapInit+0xac>)
 8002f26:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00c      	beq.n	8002f4c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	3307      	adds	r3, #7
 8002f36:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f023 0307 	bic.w	r3, r3, #7
 8002f3e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	4a1f      	ldr	r2, [pc, #124]	; (8002fc4 <prvHeapInit+0xac>)
 8002f48:	4413      	add	r3, r2
 8002f4a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002f50:	4a1d      	ldr	r2, [pc, #116]	; (8002fc8 <prvHeapInit+0xb0>)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002f56:	4b1c      	ldr	r3, [pc, #112]	; (8002fc8 <prvHeapInit+0xb0>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	4413      	add	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002f64:	2208      	movs	r2, #8
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	1a9b      	subs	r3, r3, r2
 8002f6a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f023 0307 	bic.w	r3, r3, #7
 8002f72:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4a15      	ldr	r2, [pc, #84]	; (8002fcc <prvHeapInit+0xb4>)
 8002f78:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002f7a:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <prvHeapInit+0xb4>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002f82:	4b12      	ldr	r3, [pc, #72]	; (8002fcc <prvHeapInit+0xb4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	1ad2      	subs	r2, r2, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002f98:	4b0c      	ldr	r3, [pc, #48]	; (8002fcc <prvHeapInit+0xb4>)
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	4a0a      	ldr	r2, [pc, #40]	; (8002fd0 <prvHeapInit+0xb8>)
 8002fa6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	4a09      	ldr	r2, [pc, #36]	; (8002fd4 <prvHeapInit+0xbc>)
 8002fae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002fb0:	4b09      	ldr	r3, [pc, #36]	; (8002fd8 <prvHeapInit+0xc0>)
 8002fb2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002fb6:	601a      	str	r2, [r3, #0]
}
 8002fb8:	bf00      	nop
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	20000750 	.word	0x20000750
 8002fc8:	20004350 	.word	0x20004350
 8002fcc:	20004358 	.word	0x20004358
 8002fd0:	20004360 	.word	0x20004360
 8002fd4:	2000435c 	.word	0x2000435c
 8002fd8:	20004364 	.word	0x20004364

08002fdc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002fe4:	4b28      	ldr	r3, [pc, #160]	; (8003088 <prvInsertBlockIntoFreeList+0xac>)
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	e002      	b.n	8002ff0 <prvInsertBlockIntoFreeList+0x14>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d8f7      	bhi.n	8002fea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	4413      	add	r3, r2
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	429a      	cmp	r2, r3
 800300a:	d108      	bne.n	800301e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	441a      	add	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	68ba      	ldr	r2, [r7, #8]
 8003028:	441a      	add	r2, r3
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d118      	bne.n	8003064 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	4b15      	ldr	r3, [pc, #84]	; (800308c <prvInsertBlockIntoFreeList+0xb0>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d00d      	beq.n	800305a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	441a      	add	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	e008      	b.n	800306c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800305a:	4b0c      	ldr	r3, [pc, #48]	; (800308c <prvInsertBlockIntoFreeList+0xb0>)
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	e003      	b.n	800306c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	429a      	cmp	r2, r3
 8003072:	d002      	beq.n	800307a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800307a:	bf00      	nop
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	20004350 	.word	0x20004350
 800308c:	20004358 	.word	0x20004358

08003090 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f103 0208 	add.w	r2, r3, #8
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f04f 32ff 	mov.w	r2, #4294967295
 80030a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f103 0208 	add.w	r2, r3, #8
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f103 0208 	add.w	r2, r3, #8
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030ea:	b480      	push	{r7}
 80030ec:	b085      	sub	sp, #20
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	601a      	str	r2, [r3, #0]
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003132:	b480      	push	{r7}
 8003134:	b085      	sub	sp, #20
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
 800313a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003148:	d103      	bne.n	8003152 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	60fb      	str	r3, [r7, #12]
 8003150:	e00c      	b.n	800316c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3308      	adds	r3, #8
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	e002      	b.n	8003160 <vListInsert+0x2e>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	429a      	cmp	r2, r3
 800316a:	d2f6      	bcs.n	800315a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	601a      	str	r2, [r3, #0]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6892      	ldr	r2, [r2, #8]
 80031ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6852      	ldr	r2, [r2, #4]
 80031c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d103      	bne.n	80031d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	1e5a      	subs	r2, r3, #1
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	3b04      	subs	r3, #4
 8003208:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003210:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	3b04      	subs	r3, #4
 8003216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f023 0201 	bic.w	r2, r3, #1
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	3b04      	subs	r3, #4
 8003226:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003228:	4a0c      	ldr	r2, [pc, #48]	; (800325c <pxPortInitialiseStack+0x64>)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	3b14      	subs	r3, #20
 8003232:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	3b04      	subs	r3, #4
 800323e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f06f 0202 	mvn.w	r2, #2
 8003246:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	3b20      	subs	r3, #32
 800324c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800324e:	68fb      	ldr	r3, [r7, #12]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	08003261 	.word	0x08003261

08003260 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800326a:	4b11      	ldr	r3, [pc, #68]	; (80032b0 <prvTaskExitError+0x50>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003272:	d009      	beq.n	8003288 <prvTaskExitError+0x28>
 8003274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003278:	f383 8811 	msr	BASEPRI, r3
 800327c:	f3bf 8f6f 	isb	sy
 8003280:	f3bf 8f4f 	dsb	sy
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	e7fe      	b.n	8003286 <prvTaskExitError+0x26>
 8003288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328c:	f383 8811 	msr	BASEPRI, r3
 8003290:	f3bf 8f6f 	isb	sy
 8003294:	f3bf 8f4f 	dsb	sy
 8003298:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800329a:	bf00      	nop
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0fc      	beq.n	800329c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80032a2:	bf00      	nop
 80032a4:	3714      	adds	r7, #20
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	2000000c 	.word	0x2000000c
	...

080032c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80032c0:	4b07      	ldr	r3, [pc, #28]	; (80032e0 <pxCurrentTCBConst2>)
 80032c2:	6819      	ldr	r1, [r3, #0]
 80032c4:	6808      	ldr	r0, [r1, #0]
 80032c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ca:	f380 8809 	msr	PSP, r0
 80032ce:	f3bf 8f6f 	isb	sy
 80032d2:	f04f 0000 	mov.w	r0, #0
 80032d6:	f380 8811 	msr	BASEPRI, r0
 80032da:	4770      	bx	lr
 80032dc:	f3af 8000 	nop.w

080032e0 <pxCurrentTCBConst2>:
 80032e0:	20004370 	.word	0x20004370
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80032e4:	bf00      	nop
 80032e6:	bf00      	nop

080032e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80032e8:	4808      	ldr	r0, [pc, #32]	; (800330c <prvPortStartFirstTask+0x24>)
 80032ea:	6800      	ldr	r0, [r0, #0]
 80032ec:	6800      	ldr	r0, [r0, #0]
 80032ee:	f380 8808 	msr	MSP, r0
 80032f2:	f04f 0000 	mov.w	r0, #0
 80032f6:	f380 8814 	msr	CONTROL, r0
 80032fa:	b662      	cpsie	i
 80032fc:	b661      	cpsie	f
 80032fe:	f3bf 8f4f 	dsb	sy
 8003302:	f3bf 8f6f 	isb	sy
 8003306:	df00      	svc	0
 8003308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800330a:	bf00      	nop
 800330c:	e000ed08 	.word	0xe000ed08

08003310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003316:	4b44      	ldr	r3, [pc, #272]	; (8003428 <xPortStartScheduler+0x118>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a44      	ldr	r2, [pc, #272]	; (800342c <xPortStartScheduler+0x11c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d109      	bne.n	8003334 <xPortStartScheduler+0x24>
 8003320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003324:	f383 8811 	msr	BASEPRI, r3
 8003328:	f3bf 8f6f 	isb	sy
 800332c:	f3bf 8f4f 	dsb	sy
 8003330:	613b      	str	r3, [r7, #16]
 8003332:	e7fe      	b.n	8003332 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003334:	4b3c      	ldr	r3, [pc, #240]	; (8003428 <xPortStartScheduler+0x118>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a3d      	ldr	r2, [pc, #244]	; (8003430 <xPortStartScheduler+0x120>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d109      	bne.n	8003352 <xPortStartScheduler+0x42>
 800333e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003342:	f383 8811 	msr	BASEPRI, r3
 8003346:	f3bf 8f6f 	isb	sy
 800334a:	f3bf 8f4f 	dsb	sy
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	e7fe      	b.n	8003350 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003352:	4b38      	ldr	r3, [pc, #224]	; (8003434 <xPortStartScheduler+0x124>)
 8003354:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	22ff      	movs	r2, #255	; 0xff
 8003362:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	b2db      	uxtb	r3, r3
 8003370:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003374:	b2da      	uxtb	r2, r3
 8003376:	4b30      	ldr	r3, [pc, #192]	; (8003438 <xPortStartScheduler+0x128>)
 8003378:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800337a:	4b30      	ldr	r3, [pc, #192]	; (800343c <xPortStartScheduler+0x12c>)
 800337c:	2207      	movs	r2, #7
 800337e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003380:	e009      	b.n	8003396 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003382:	4b2e      	ldr	r3, [pc, #184]	; (800343c <xPortStartScheduler+0x12c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3b01      	subs	r3, #1
 8003388:	4a2c      	ldr	r2, [pc, #176]	; (800343c <xPortStartScheduler+0x12c>)
 800338a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800338c:	78fb      	ldrb	r3, [r7, #3]
 800338e:	b2db      	uxtb	r3, r3
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	b2db      	uxtb	r3, r3
 8003394:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	b2db      	uxtb	r3, r3
 800339a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800339e:	2b80      	cmp	r3, #128	; 0x80
 80033a0:	d0ef      	beq.n	8003382 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80033a2:	4b26      	ldr	r3, [pc, #152]	; (800343c <xPortStartScheduler+0x12c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f1c3 0307 	rsb	r3, r3, #7
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d009      	beq.n	80033c2 <xPortStartScheduler+0xb2>
 80033ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b2:	f383 8811 	msr	BASEPRI, r3
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	60bb      	str	r3, [r7, #8]
 80033c0:	e7fe      	b.n	80033c0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80033c2:	4b1e      	ldr	r3, [pc, #120]	; (800343c <xPortStartScheduler+0x12c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	021b      	lsls	r3, r3, #8
 80033c8:	4a1c      	ldr	r2, [pc, #112]	; (800343c <xPortStartScheduler+0x12c>)
 80033ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80033cc:	4b1b      	ldr	r3, [pc, #108]	; (800343c <xPortStartScheduler+0x12c>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80033d4:	4a19      	ldr	r2, [pc, #100]	; (800343c <xPortStartScheduler+0x12c>)
 80033d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	b2da      	uxtb	r2, r3
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80033e0:	4b17      	ldr	r3, [pc, #92]	; (8003440 <xPortStartScheduler+0x130>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a16      	ldr	r2, [pc, #88]	; (8003440 <xPortStartScheduler+0x130>)
 80033e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80033ec:	4b14      	ldr	r3, [pc, #80]	; (8003440 <xPortStartScheduler+0x130>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a13      	ldr	r2, [pc, #76]	; (8003440 <xPortStartScheduler+0x130>)
 80033f2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80033f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80033f8:	f000 f8d6 	bl	80035a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80033fc:	4b11      	ldr	r3, [pc, #68]	; (8003444 <xPortStartScheduler+0x134>)
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003402:	f000 f8f5 	bl	80035f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003406:	4b10      	ldr	r3, [pc, #64]	; (8003448 <xPortStartScheduler+0x138>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a0f      	ldr	r2, [pc, #60]	; (8003448 <xPortStartScheduler+0x138>)
 800340c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003410:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003412:	f7ff ff69 	bl	80032e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003416:	f001 fa6d 	bl	80048f4 <vTaskSwitchContext>
	prvTaskExitError();
 800341a:	f7ff ff21 	bl	8003260 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3718      	adds	r7, #24
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	e000ed00 	.word	0xe000ed00
 800342c:	410fc271 	.word	0x410fc271
 8003430:	410fc270 	.word	0x410fc270
 8003434:	e000e400 	.word	0xe000e400
 8003438:	20004368 	.word	0x20004368
 800343c:	2000436c 	.word	0x2000436c
 8003440:	e000ed20 	.word	0xe000ed20
 8003444:	2000000c 	.word	0x2000000c
 8003448:	e000ef34 	.word	0xe000ef34

0800344c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003456:	f383 8811 	msr	BASEPRI, r3
 800345a:	f3bf 8f6f 	isb	sy
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003464:	4b0e      	ldr	r3, [pc, #56]	; (80034a0 <vPortEnterCritical+0x54>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	4a0d      	ldr	r2, [pc, #52]	; (80034a0 <vPortEnterCritical+0x54>)
 800346c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800346e:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <vPortEnterCritical+0x54>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d10e      	bne.n	8003494 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003476:	4b0b      	ldr	r3, [pc, #44]	; (80034a4 <vPortEnterCritical+0x58>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d009      	beq.n	8003494 <vPortEnterCritical+0x48>
 8003480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003484:	f383 8811 	msr	BASEPRI, r3
 8003488:	f3bf 8f6f 	isb	sy
 800348c:	f3bf 8f4f 	dsb	sy
 8003490:	603b      	str	r3, [r7, #0]
 8003492:	e7fe      	b.n	8003492 <vPortEnterCritical+0x46>
	}
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	2000000c 	.word	0x2000000c
 80034a4:	e000ed04 	.word	0xe000ed04

080034a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80034ae:	4b11      	ldr	r3, [pc, #68]	; (80034f4 <vPortExitCritical+0x4c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d109      	bne.n	80034ca <vPortExitCritical+0x22>
 80034b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ba:	f383 8811 	msr	BASEPRI, r3
 80034be:	f3bf 8f6f 	isb	sy
 80034c2:	f3bf 8f4f 	dsb	sy
 80034c6:	607b      	str	r3, [r7, #4]
 80034c8:	e7fe      	b.n	80034c8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80034ca:	4b0a      	ldr	r3, [pc, #40]	; (80034f4 <vPortExitCritical+0x4c>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	4a08      	ldr	r2, [pc, #32]	; (80034f4 <vPortExitCritical+0x4c>)
 80034d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80034d4:	4b07      	ldr	r3, [pc, #28]	; (80034f4 <vPortExitCritical+0x4c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d104      	bne.n	80034e6 <vPortExitCritical+0x3e>
 80034dc:	2300      	movs	r3, #0
 80034de:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	2000000c 	.word	0x2000000c
	...

08003500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003500:	f3ef 8009 	mrs	r0, PSP
 8003504:	f3bf 8f6f 	isb	sy
 8003508:	4b15      	ldr	r3, [pc, #84]	; (8003560 <pxCurrentTCBConst>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	f01e 0f10 	tst.w	lr, #16
 8003510:	bf08      	it	eq
 8003512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800351a:	6010      	str	r0, [r2, #0]
 800351c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003524:	f380 8811 	msr	BASEPRI, r0
 8003528:	f3bf 8f4f 	dsb	sy
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f001 f9e0 	bl	80048f4 <vTaskSwitchContext>
 8003534:	f04f 0000 	mov.w	r0, #0
 8003538:	f380 8811 	msr	BASEPRI, r0
 800353c:	bc09      	pop	{r0, r3}
 800353e:	6819      	ldr	r1, [r3, #0]
 8003540:	6808      	ldr	r0, [r1, #0]
 8003542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003546:	f01e 0f10 	tst.w	lr, #16
 800354a:	bf08      	it	eq
 800354c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003550:	f380 8809 	msr	PSP, r0
 8003554:	f3bf 8f6f 	isb	sy
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	f3af 8000 	nop.w

08003560 <pxCurrentTCBConst>:
 8003560:	20004370 	.word	0x20004370
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003564:	bf00      	nop
 8003566:	bf00      	nop

08003568 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
	__asm volatile
 800356e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003580:	f001 f900 	bl	8004784 <xTaskIncrementTick>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800358a:	4b06      	ldr	r3, [pc, #24]	; (80035a4 <SysTick_Handler+0x3c>)
 800358c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	2300      	movs	r3, #0
 8003594:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800359c:	bf00      	nop
 800359e:	3708      	adds	r7, #8
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	e000ed04 	.word	0xe000ed04

080035a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80035ac:	4b0b      	ldr	r3, [pc, #44]	; (80035dc <vPortSetupTimerInterrupt+0x34>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80035b2:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <vPortSetupTimerInterrupt+0x38>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80035b8:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <vPortSetupTimerInterrupt+0x3c>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a0a      	ldr	r2, [pc, #40]	; (80035e8 <vPortSetupTimerInterrupt+0x40>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	099b      	lsrs	r3, r3, #6
 80035c4:	4a09      	ldr	r2, [pc, #36]	; (80035ec <vPortSetupTimerInterrupt+0x44>)
 80035c6:	3b01      	subs	r3, #1
 80035c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80035ca:	4b04      	ldr	r3, [pc, #16]	; (80035dc <vPortSetupTimerInterrupt+0x34>)
 80035cc:	2207      	movs	r2, #7
 80035ce:	601a      	str	r2, [r3, #0]
}
 80035d0:	bf00      	nop
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	e000e010 	.word	0xe000e010
 80035e0:	e000e018 	.word	0xe000e018
 80035e4:	20000000 	.word	0x20000000
 80035e8:	10624dd3 	.word	0x10624dd3
 80035ec:	e000e014 	.word	0xe000e014

080035f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80035f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003600 <vPortEnableVFP+0x10>
 80035f4:	6801      	ldr	r1, [r0, #0]
 80035f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80035fa:	6001      	str	r1, [r0, #0]
 80035fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80035fe:	bf00      	nop
 8003600:	e000ed88 	.word	0xe000ed88

08003604 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800360a:	f3ef 8305 	mrs	r3, IPSR
 800360e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2b0f      	cmp	r3, #15
 8003614:	d913      	bls.n	800363e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003616:	4a16      	ldr	r2, [pc, #88]	; (8003670 <vPortValidateInterruptPriority+0x6c>)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4413      	add	r3, r2
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003620:	4b14      	ldr	r3, [pc, #80]	; (8003674 <vPortValidateInterruptPriority+0x70>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	7afa      	ldrb	r2, [r7, #11]
 8003626:	429a      	cmp	r2, r3
 8003628:	d209      	bcs.n	800363e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800362a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800362e:	f383 8811 	msr	BASEPRI, r3
 8003632:	f3bf 8f6f 	isb	sy
 8003636:	f3bf 8f4f 	dsb	sy
 800363a:	607b      	str	r3, [r7, #4]
 800363c:	e7fe      	b.n	800363c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800363e:	4b0e      	ldr	r3, [pc, #56]	; (8003678 <vPortValidateInterruptPriority+0x74>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003646:	4b0d      	ldr	r3, [pc, #52]	; (800367c <vPortValidateInterruptPriority+0x78>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	429a      	cmp	r2, r3
 800364c:	d909      	bls.n	8003662 <vPortValidateInterruptPriority+0x5e>
 800364e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003652:	f383 8811 	msr	BASEPRI, r3
 8003656:	f3bf 8f6f 	isb	sy
 800365a:	f3bf 8f4f 	dsb	sy
 800365e:	603b      	str	r3, [r7, #0]
 8003660:	e7fe      	b.n	8003660 <vPortValidateInterruptPriority+0x5c>
	}
 8003662:	bf00      	nop
 8003664:	3714      	adds	r7, #20
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	e000e3f0 	.word	0xe000e3f0
 8003674:	20004368 	.word	0x20004368
 8003678:	e000ed0c 	.word	0xe000ed0c
 800367c:	2000436c 	.word	0x2000436c

08003680 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d109      	bne.n	80036a8 <xQueueGenericReset+0x28>
 8003694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003698:	f383 8811 	msr	BASEPRI, r3
 800369c:	f3bf 8f6f 	isb	sy
 80036a0:	f3bf 8f4f 	dsb	sy
 80036a4:	60bb      	str	r3, [r7, #8]
 80036a6:	e7fe      	b.n	80036a6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80036a8:	f7ff fed0 	bl	800344c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036b4:	68f9      	ldr	r1, [r7, #12]
 80036b6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036b8:	fb01 f303 	mul.w	r3, r1, r3
 80036bc:	441a      	add	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d8:	3b01      	subs	r3, #1
 80036da:	68f9      	ldr	r1, [r7, #12]
 80036dc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036de:	fb01 f303 	mul.w	r3, r1, r3
 80036e2:	441a      	add	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	22ff      	movs	r2, #255	; 0xff
 80036ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	22ff      	movs	r2, #255	; 0xff
 80036f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d114      	bne.n	8003728 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d01a      	beq.n	800373c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	3310      	adds	r3, #16
 800370a:	4618      	mov	r0, r3
 800370c:	f001 f99c 	bl	8004a48 <xTaskRemoveFromEventList>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d012      	beq.n	800373c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003716:	4b0d      	ldr	r3, [pc, #52]	; (800374c <xQueueGenericReset+0xcc>)
 8003718:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	f3bf 8f4f 	dsb	sy
 8003722:	f3bf 8f6f 	isb	sy
 8003726:	e009      	b.n	800373c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	3310      	adds	r3, #16
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff fcaf 	bl	8003090 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	3324      	adds	r3, #36	; 0x24
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff fcaa 	bl	8003090 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800373c:	f7ff feb4 	bl	80034a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003740:	2301      	movs	r3, #1
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	e000ed04 	.word	0xe000ed04

08003750 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003750:	b580      	push	{r7, lr}
 8003752:	b08e      	sub	sp, #56	; 0x38
 8003754:	af02      	add	r7, sp, #8
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d109      	bne.n	8003778 <xQueueGenericCreateStatic+0x28>
 8003764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003768:	f383 8811 	msr	BASEPRI, r3
 800376c:	f3bf 8f6f 	isb	sy
 8003770:	f3bf 8f4f 	dsb	sy
 8003774:	62bb      	str	r3, [r7, #40]	; 0x28
 8003776:	e7fe      	b.n	8003776 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d109      	bne.n	8003792 <xQueueGenericCreateStatic+0x42>
 800377e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003782:	f383 8811 	msr	BASEPRI, r3
 8003786:	f3bf 8f6f 	isb	sy
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	627b      	str	r3, [r7, #36]	; 0x24
 8003790:	e7fe      	b.n	8003790 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <xQueueGenericCreateStatic+0x4e>
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <xQueueGenericCreateStatic+0x52>
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <xQueueGenericCreateStatic+0x54>
 80037a2:	2300      	movs	r3, #0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d109      	bne.n	80037bc <xQueueGenericCreateStatic+0x6c>
 80037a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ac:	f383 8811 	msr	BASEPRI, r3
 80037b0:	f3bf 8f6f 	isb	sy
 80037b4:	f3bf 8f4f 	dsb	sy
 80037b8:	623b      	str	r3, [r7, #32]
 80037ba:	e7fe      	b.n	80037ba <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d102      	bne.n	80037c8 <xQueueGenericCreateStatic+0x78>
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <xQueueGenericCreateStatic+0x7c>
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <xQueueGenericCreateStatic+0x7e>
 80037cc:	2300      	movs	r3, #0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d109      	bne.n	80037e6 <xQueueGenericCreateStatic+0x96>
 80037d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d6:	f383 8811 	msr	BASEPRI, r3
 80037da:	f3bf 8f6f 	isb	sy
 80037de:	f3bf 8f4f 	dsb	sy
 80037e2:	61fb      	str	r3, [r7, #28]
 80037e4:	e7fe      	b.n	80037e4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80037e6:	2350      	movs	r3, #80	; 0x50
 80037e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	2b50      	cmp	r3, #80	; 0x50
 80037ee:	d009      	beq.n	8003804 <xQueueGenericCreateStatic+0xb4>
 80037f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f4:	f383 8811 	msr	BASEPRI, r3
 80037f8:	f3bf 8f6f 	isb	sy
 80037fc:	f3bf 8f4f 	dsb	sy
 8003800:	61bb      	str	r3, [r7, #24]
 8003802:	e7fe      	b.n	8003802 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003804:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800380a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00d      	beq.n	800382c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003818:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800381c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	4613      	mov	r3, r2
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	68b9      	ldr	r1, [r7, #8]
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 f844 	bl	80038b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800382c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800382e:	4618      	mov	r0, r3
 8003830:	3730      	adds	r7, #48	; 0x30
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003836:	b580      	push	{r7, lr}
 8003838:	b08a      	sub	sp, #40	; 0x28
 800383a:	af02      	add	r7, sp, #8
 800383c:	60f8      	str	r0, [r7, #12]
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	4613      	mov	r3, r2
 8003842:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d109      	bne.n	800385e <xQueueGenericCreate+0x28>
 800384a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800384e:	f383 8811 	msr	BASEPRI, r3
 8003852:	f3bf 8f6f 	isb	sy
 8003856:	f3bf 8f4f 	dsb	sy
 800385a:	613b      	str	r3, [r7, #16]
 800385c:	e7fe      	b.n	800385c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d102      	bne.n	800386a <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003864:	2300      	movs	r3, #0
 8003866:	61fb      	str	r3, [r7, #28]
 8003868:	e004      	b.n	8003874 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	fb02 f303 	mul.w	r3, r2, r3
 8003872:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	3350      	adds	r3, #80	; 0x50
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff fa33 	bl	8002ce4 <pvPortMalloc>
 800387e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d011      	beq.n	80038aa <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	3350      	adds	r3, #80	; 0x50
 800388e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003898:	79fa      	ldrb	r2, [r7, #7]
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	4613      	mov	r3, r2
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 f805 	bl	80038b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80038aa:	69bb      	ldr	r3, [r7, #24]
	}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3720      	adds	r7, #32
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
 80038c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d103      	bne.n	80038d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	e002      	b.n	80038d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	68ba      	ldr	r2, [r7, #8]
 80038e0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80038e2:	2101      	movs	r1, #1
 80038e4:	69b8      	ldr	r0, [r7, #24]
 80038e6:	f7ff fecb 	bl	8003680 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	78fa      	ldrb	r2, [r7, #3]
 80038ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80038f2:	bf00      	nop
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b08e      	sub	sp, #56	; 0x38
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
 8003908:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800390a:	2300      	movs	r3, #0
 800390c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003914:	2b00      	cmp	r3, #0
 8003916:	d109      	bne.n	800392c <xQueueGenericSend+0x30>
 8003918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	62bb      	str	r3, [r7, #40]	; 0x28
 800392a:	e7fe      	b.n	800392a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d103      	bne.n	800393a <xQueueGenericSend+0x3e>
 8003932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <xQueueGenericSend+0x42>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <xQueueGenericSend+0x44>
 800393e:	2300      	movs	r3, #0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d109      	bne.n	8003958 <xQueueGenericSend+0x5c>
 8003944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003948:	f383 8811 	msr	BASEPRI, r3
 800394c:	f3bf 8f6f 	isb	sy
 8003950:	f3bf 8f4f 	dsb	sy
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
 8003956:	e7fe      	b.n	8003956 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	2b02      	cmp	r3, #2
 800395c:	d103      	bne.n	8003966 <xQueueGenericSend+0x6a>
 800395e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003962:	2b01      	cmp	r3, #1
 8003964:	d101      	bne.n	800396a <xQueueGenericSend+0x6e>
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <xQueueGenericSend+0x70>
 800396a:	2300      	movs	r3, #0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d109      	bne.n	8003984 <xQueueGenericSend+0x88>
 8003970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003974:	f383 8811 	msr	BASEPRI, r3
 8003978:	f3bf 8f6f 	isb	sy
 800397c:	f3bf 8f4f 	dsb	sy
 8003980:	623b      	str	r3, [r7, #32]
 8003982:	e7fe      	b.n	8003982 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003984:	f001 fa16 	bl	8004db4 <xTaskGetSchedulerState>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d102      	bne.n	8003994 <xQueueGenericSend+0x98>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <xQueueGenericSend+0x9c>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <xQueueGenericSend+0x9e>
 8003998:	2300      	movs	r3, #0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d109      	bne.n	80039b2 <xQueueGenericSend+0xb6>
 800399e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a2:	f383 8811 	msr	BASEPRI, r3
 80039a6:	f3bf 8f6f 	isb	sy
 80039aa:	f3bf 8f4f 	dsb	sy
 80039ae:	61fb      	str	r3, [r7, #28]
 80039b0:	e7fe      	b.n	80039b0 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039b2:	f7ff fd4b 	bl	800344c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039be:	429a      	cmp	r2, r3
 80039c0:	d302      	bcc.n	80039c8 <xQueueGenericSend+0xcc>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d129      	bne.n	8003a1c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	68b9      	ldr	r1, [r7, #8]
 80039cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039ce:	f000 fa7c 	bl	8003eca <prvCopyDataToQueue>
 80039d2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d010      	beq.n	80039fe <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039de:	3324      	adds	r3, #36	; 0x24
 80039e0:	4618      	mov	r0, r3
 80039e2:	f001 f831 	bl	8004a48 <xTaskRemoveFromEventList>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d013      	beq.n	8003a14 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80039ec:	4b3f      	ldr	r3, [pc, #252]	; (8003aec <xQueueGenericSend+0x1f0>)
 80039ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	f3bf 8f4f 	dsb	sy
 80039f8:	f3bf 8f6f 	isb	sy
 80039fc:	e00a      	b.n	8003a14 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80039fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003a04:	4b39      	ldr	r3, [pc, #228]	; (8003aec <xQueueGenericSend+0x1f0>)
 8003a06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	f3bf 8f4f 	dsb	sy
 8003a10:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003a14:	f7ff fd48 	bl	80034a8 <vPortExitCritical>
				return pdPASS;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e063      	b.n	8003ae4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d103      	bne.n	8003a2a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a22:	f7ff fd41 	bl	80034a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003a26:	2300      	movs	r3, #0
 8003a28:	e05c      	b.n	8003ae4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d106      	bne.n	8003a3e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a30:	f107 0314 	add.w	r3, r7, #20
 8003a34:	4618      	mov	r0, r3
 8003a36:	f001 f869 	bl	8004b0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a3e:	f7ff fd33 	bl	80034a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a42:	f000 fde5 	bl	8004610 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a46:	f7ff fd01 	bl	800344c <vPortEnterCritical>
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a50:	b25b      	sxtb	r3, r3
 8003a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a56:	d103      	bne.n	8003a60 <xQueueGenericSend+0x164>
 8003a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a66:	b25b      	sxtb	r3, r3
 8003a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6c:	d103      	bne.n	8003a76 <xQueueGenericSend+0x17a>
 8003a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a76:	f7ff fd17 	bl	80034a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a7a:	1d3a      	adds	r2, r7, #4
 8003a7c:	f107 0314 	add.w	r3, r7, #20
 8003a80:	4611      	mov	r1, r2
 8003a82:	4618      	mov	r0, r3
 8003a84:	f001 f858 	bl	8004b38 <xTaskCheckForTimeOut>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d124      	bne.n	8003ad8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a90:	f000 fb13 	bl	80040ba <prvIsQueueFull>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d018      	beq.n	8003acc <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a9c:	3310      	adds	r3, #16
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	4611      	mov	r1, r2
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f000 ff82 	bl	80049ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003aa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003aaa:	f000 fa9e 	bl	8003fea <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003aae:	f000 fdbd 	bl	800462c <xTaskResumeAll>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f47f af7c 	bne.w	80039b2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003aba:	4b0c      	ldr	r3, [pc, #48]	; (8003aec <xQueueGenericSend+0x1f0>)
 8003abc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ac0:	601a      	str	r2, [r3, #0]
 8003ac2:	f3bf 8f4f 	dsb	sy
 8003ac6:	f3bf 8f6f 	isb	sy
 8003aca:	e772      	b.n	80039b2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003acc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ace:	f000 fa8c 	bl	8003fea <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ad2:	f000 fdab 	bl	800462c <xTaskResumeAll>
 8003ad6:	e76c      	b.n	80039b2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003ad8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ada:	f000 fa86 	bl	8003fea <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ade:	f000 fda5 	bl	800462c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003ae2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3738      	adds	r7, #56	; 0x38
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	e000ed04 	.word	0xe000ed04

08003af0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b08e      	sub	sp, #56	; 0x38
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d109      	bne.n	8003b1c <xQueueGenericSendFromISR+0x2c>
 8003b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0c:	f383 8811 	msr	BASEPRI, r3
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
 8003b1a:	e7fe      	b.n	8003b1a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d103      	bne.n	8003b2a <xQueueGenericSendFromISR+0x3a>
 8003b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <xQueueGenericSendFromISR+0x3e>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e000      	b.n	8003b30 <xQueueGenericSendFromISR+0x40>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d109      	bne.n	8003b48 <xQueueGenericSendFromISR+0x58>
 8003b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b38:	f383 8811 	msr	BASEPRI, r3
 8003b3c:	f3bf 8f6f 	isb	sy
 8003b40:	f3bf 8f4f 	dsb	sy
 8003b44:	623b      	str	r3, [r7, #32]
 8003b46:	e7fe      	b.n	8003b46 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d103      	bne.n	8003b56 <xQueueGenericSendFromISR+0x66>
 8003b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <xQueueGenericSendFromISR+0x6a>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <xQueueGenericSendFromISR+0x6c>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d109      	bne.n	8003b74 <xQueueGenericSendFromISR+0x84>
 8003b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b64:	f383 8811 	msr	BASEPRI, r3
 8003b68:	f3bf 8f6f 	isb	sy
 8003b6c:	f3bf 8f4f 	dsb	sy
 8003b70:	61fb      	str	r3, [r7, #28]
 8003b72:	e7fe      	b.n	8003b72 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b74:	f7ff fd46 	bl	8003604 <vPortValidateInterruptPriority>
	__asm volatile
 8003b78:	f3ef 8211 	mrs	r2, BASEPRI
 8003b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b80:	f383 8811 	msr	BASEPRI, r3
 8003b84:	f3bf 8f6f 	isb	sy
 8003b88:	f3bf 8f4f 	dsb	sy
 8003b8c:	61ba      	str	r2, [r7, #24]
 8003b8e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003b90:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003b92:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d302      	bcc.n	8003ba6 <xQueueGenericSendFromISR+0xb6>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d12c      	bne.n	8003c00 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ba8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003bac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	68b9      	ldr	r1, [r7, #8]
 8003bb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bb6:	f000 f988 	bl	8003eca <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003bba:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc2:	d112      	bne.n	8003bea <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d016      	beq.n	8003bfa <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bce:	3324      	adds	r3, #36	; 0x24
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f000 ff39 	bl	8004a48 <xTaskRemoveFromEventList>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00e      	beq.n	8003bfa <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00b      	beq.n	8003bfa <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	601a      	str	r2, [r3, #0]
 8003be8:	e007      	b.n	8003bfa <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003bea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003bee:	3301      	adds	r3, #1
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	b25a      	sxtb	r2, r3
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003bfe:	e001      	b.n	8003c04 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003c00:	2300      	movs	r3, #0
 8003c02:	637b      	str	r3, [r7, #52]	; 0x34
 8003c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c06:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3738      	adds	r7, #56	; 0x38
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b08c      	sub	sp, #48	; 0x30
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003c24:	2300      	movs	r3, #0
 8003c26:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d109      	bne.n	8003c46 <xQueueReceive+0x2e>
	__asm volatile
 8003c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c36:	f383 8811 	msr	BASEPRI, r3
 8003c3a:	f3bf 8f6f 	isb	sy
 8003c3e:	f3bf 8f4f 	dsb	sy
 8003c42:	623b      	str	r3, [r7, #32]
 8003c44:	e7fe      	b.n	8003c44 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d103      	bne.n	8003c54 <xQueueReceive+0x3c>
 8003c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <xQueueReceive+0x40>
 8003c54:	2301      	movs	r3, #1
 8003c56:	e000      	b.n	8003c5a <xQueueReceive+0x42>
 8003c58:	2300      	movs	r3, #0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <xQueueReceive+0x5a>
 8003c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c62:	f383 8811 	msr	BASEPRI, r3
 8003c66:	f3bf 8f6f 	isb	sy
 8003c6a:	f3bf 8f4f 	dsb	sy
 8003c6e:	61fb      	str	r3, [r7, #28]
 8003c70:	e7fe      	b.n	8003c70 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c72:	f001 f89f 	bl	8004db4 <xTaskGetSchedulerState>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d102      	bne.n	8003c82 <xQueueReceive+0x6a>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <xQueueReceive+0x6e>
 8003c82:	2301      	movs	r3, #1
 8003c84:	e000      	b.n	8003c88 <xQueueReceive+0x70>
 8003c86:	2300      	movs	r3, #0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d109      	bne.n	8003ca0 <xQueueReceive+0x88>
 8003c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c90:	f383 8811 	msr	BASEPRI, r3
 8003c94:	f3bf 8f6f 	isb	sy
 8003c98:	f3bf 8f4f 	dsb	sy
 8003c9c:	61bb      	str	r3, [r7, #24]
 8003c9e:	e7fe      	b.n	8003c9e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ca0:	f7ff fbd4 	bl	800344c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d01f      	beq.n	8003cf0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003cb0:	68b9      	ldr	r1, [r7, #8]
 8003cb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cb4:	f000 f973 	bl	8003f9e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	1e5a      	subs	r2, r3, #1
 8003cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cbe:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00f      	beq.n	8003ce8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cca:	3310      	adds	r3, #16
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 febb 	bl	8004a48 <xTaskRemoveFromEventList>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d007      	beq.n	8003ce8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003cd8:	4b3c      	ldr	r3, [pc, #240]	; (8003dcc <xQueueReceive+0x1b4>)
 8003cda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003ce8:	f7ff fbde 	bl	80034a8 <vPortExitCritical>
				return pdPASS;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e069      	b.n	8003dc4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d103      	bne.n	8003cfe <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003cf6:	f7ff fbd7 	bl	80034a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e062      	b.n	8003dc4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d106      	bne.n	8003d12 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d04:	f107 0310 	add.w	r3, r7, #16
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 feff 	bl	8004b0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d12:	f7ff fbc9 	bl	80034a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d16:	f000 fc7b 	bl	8004610 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d1a:	f7ff fb97 	bl	800344c <vPortEnterCritical>
 8003d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d24:	b25b      	sxtb	r3, r3
 8003d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d2a:	d103      	bne.n	8003d34 <xQueueReceive+0x11c>
 8003d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d3a:	b25b      	sxtb	r3, r3
 8003d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d40:	d103      	bne.n	8003d4a <xQueueReceive+0x132>
 8003d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d4a:	f7ff fbad 	bl	80034a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d4e:	1d3a      	adds	r2, r7, #4
 8003d50:	f107 0310 	add.w	r3, r7, #16
 8003d54:	4611      	mov	r1, r2
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 feee 	bl	8004b38 <xTaskCheckForTimeOut>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d123      	bne.n	8003daa <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d64:	f000 f993 	bl	800408e <prvIsQueueEmpty>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d017      	beq.n	8003d9e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d70:	3324      	adds	r3, #36	; 0x24
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	4611      	mov	r1, r2
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fe18 	bl	80049ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d7e:	f000 f934 	bl	8003fea <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d82:	f000 fc53 	bl	800462c <xTaskResumeAll>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d189      	bne.n	8003ca0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003d8c:	4b0f      	ldr	r3, [pc, #60]	; (8003dcc <xQueueReceive+0x1b4>)
 8003d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	f3bf 8f4f 	dsb	sy
 8003d98:	f3bf 8f6f 	isb	sy
 8003d9c:	e780      	b.n	8003ca0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003d9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003da0:	f000 f923 	bl	8003fea <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003da4:	f000 fc42 	bl	800462c <xTaskResumeAll>
 8003da8:	e77a      	b.n	8003ca0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003daa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dac:	f000 f91d 	bl	8003fea <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003db0:	f000 fc3c 	bl	800462c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003db4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003db6:	f000 f96a 	bl	800408e <prvIsQueueEmpty>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f43f af6f 	beq.w	8003ca0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003dc2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3730      	adds	r7, #48	; 0x30
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	e000ed04 	.word	0xe000ed04

08003dd0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b08e      	sub	sp, #56	; 0x38
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d109      	bne.n	8003dfa <xQueueReceiveFromISR+0x2a>
 8003de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dea:	f383 8811 	msr	BASEPRI, r3
 8003dee:	f3bf 8f6f 	isb	sy
 8003df2:	f3bf 8f4f 	dsb	sy
 8003df6:	623b      	str	r3, [r7, #32]
 8003df8:	e7fe      	b.n	8003df8 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d103      	bne.n	8003e08 <xQueueReceiveFromISR+0x38>
 8003e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <xQueueReceiveFromISR+0x3c>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e000      	b.n	8003e0e <xQueueReceiveFromISR+0x3e>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <xQueueReceiveFromISR+0x56>
 8003e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e16:	f383 8811 	msr	BASEPRI, r3
 8003e1a:	f3bf 8f6f 	isb	sy
 8003e1e:	f3bf 8f4f 	dsb	sy
 8003e22:	61fb      	str	r3, [r7, #28]
 8003e24:	e7fe      	b.n	8003e24 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e26:	f7ff fbed 	bl	8003604 <vPortValidateInterruptPriority>
	__asm volatile
 8003e2a:	f3ef 8211 	mrs	r2, BASEPRI
 8003e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e32:	f383 8811 	msr	BASEPRI, r3
 8003e36:	f3bf 8f6f 	isb	sy
 8003e3a:	f3bf 8f4f 	dsb	sy
 8003e3e:	61ba      	str	r2, [r7, #24]
 8003e40:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003e42:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e44:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e4a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d02f      	beq.n	8003eb2 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003e5c:	68b9      	ldr	r1, [r7, #8]
 8003e5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e60:	f000 f89d 	bl	8003f9e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e66:	1e5a      	subs	r2, r3, #1
 8003e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e6a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003e6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e74:	d112      	bne.n	8003e9c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d016      	beq.n	8003eac <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e80:	3310      	adds	r3, #16
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 fde0 	bl	8004a48 <xTaskRemoveFromEventList>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00e      	beq.n	8003eac <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00b      	beq.n	8003eac <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	e007      	b.n	8003eac <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003e9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	b25a      	sxtb	r2, r3
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003eac:	2301      	movs	r3, #1
 8003eae:	637b      	str	r3, [r7, #52]	; 0x34
 8003eb0:	e001      	b.n	8003eb6 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	637b      	str	r3, [r7, #52]	; 0x34
 8003eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eb8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3738      	adds	r7, #56	; 0x38
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b086      	sub	sp, #24
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	60f8      	str	r0, [r7, #12]
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ede:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10d      	bne.n	8003f04 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d14d      	bne.n	8003f8c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 ff7b 	bl	8004df0 <xTaskPriorityDisinherit>
 8003efa:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	609a      	str	r2, [r3, #8]
 8003f02:	e043      	b.n	8003f8c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d119      	bne.n	8003f3e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6858      	ldr	r0, [r3, #4]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f12:	461a      	mov	r2, r3
 8003f14:	68b9      	ldr	r1, [r7, #8]
 8003f16:	f001 fb9b 	bl	8005650 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f22:	441a      	add	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d32b      	bcc.n	8003f8c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	605a      	str	r2, [r3, #4]
 8003f3c:	e026      	b.n	8003f8c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	68d8      	ldr	r0, [r3, #12]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	461a      	mov	r2, r3
 8003f48:	68b9      	ldr	r1, [r7, #8]
 8003f4a:	f001 fb81 	bl	8005650 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	68da      	ldr	r2, [r3, #12]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	425b      	negs	r3, r3
 8003f58:	441a      	add	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	68da      	ldr	r2, [r3, #12]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d207      	bcs.n	8003f7a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f72:	425b      	negs	r3, r3
 8003f74:	441a      	add	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d105      	bne.n	8003f8c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1c5a      	adds	r2, r3, #1
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003f94:	697b      	ldr	r3, [r7, #20]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3718      	adds	r7, #24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
 8003fa6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d018      	beq.n	8003fe2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68da      	ldr	r2, [r3, #12]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb8:	441a      	add	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d303      	bcc.n	8003fd2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	68d9      	ldr	r1, [r3, #12]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	461a      	mov	r2, r3
 8003fdc:	6838      	ldr	r0, [r7, #0]
 8003fde:	f001 fb37 	bl	8005650 <memcpy>
	}
}
 8003fe2:	bf00      	nop
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b084      	sub	sp, #16
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ff2:	f7ff fa2b 	bl	800344c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ffc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ffe:	e011      	b.n	8004024 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004004:	2b00      	cmp	r3, #0
 8004006:	d012      	beq.n	800402e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	3324      	adds	r3, #36	; 0x24
 800400c:	4618      	mov	r0, r3
 800400e:	f000 fd1b 	bl	8004a48 <xTaskRemoveFromEventList>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004018:	f000 fdee 	bl	8004bf8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800401c:	7bfb      	ldrb	r3, [r7, #15]
 800401e:	3b01      	subs	r3, #1
 8004020:	b2db      	uxtb	r3, r3
 8004022:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004024:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004028:	2b00      	cmp	r3, #0
 800402a:	dce9      	bgt.n	8004000 <prvUnlockQueue+0x16>
 800402c:	e000      	b.n	8004030 <prvUnlockQueue+0x46>
					break;
 800402e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	22ff      	movs	r2, #255	; 0xff
 8004034:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004038:	f7ff fa36 	bl	80034a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800403c:	f7ff fa06 	bl	800344c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004046:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004048:	e011      	b.n	800406e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d012      	beq.n	8004078 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	3310      	adds	r3, #16
 8004056:	4618      	mov	r0, r3
 8004058:	f000 fcf6 	bl	8004a48 <xTaskRemoveFromEventList>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004062:	f000 fdc9 	bl	8004bf8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004066:	7bbb      	ldrb	r3, [r7, #14]
 8004068:	3b01      	subs	r3, #1
 800406a:	b2db      	uxtb	r3, r3
 800406c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800406e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004072:	2b00      	cmp	r3, #0
 8004074:	dce9      	bgt.n	800404a <prvUnlockQueue+0x60>
 8004076:	e000      	b.n	800407a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004078:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	22ff      	movs	r2, #255	; 0xff
 800407e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004082:	f7ff fa11 	bl	80034a8 <vPortExitCritical>
}
 8004086:	bf00      	nop
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004096:	f7ff f9d9 	bl	800344c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d102      	bne.n	80040a8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80040a2:	2301      	movs	r3, #1
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	e001      	b.n	80040ac <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80040a8:	2300      	movs	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80040ac:	f7ff f9fc 	bl	80034a8 <vPortExitCritical>

	return xReturn;
 80040b0:	68fb      	ldr	r3, [r7, #12]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b084      	sub	sp, #16
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80040c2:	f7ff f9c3 	bl	800344c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d102      	bne.n	80040d8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80040d2:	2301      	movs	r3, #1
 80040d4:	60fb      	str	r3, [r7, #12]
 80040d6:	e001      	b.n	80040dc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80040d8:	2300      	movs	r3, #0
 80040da:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80040dc:	f7ff f9e4 	bl	80034a8 <vPortExitCritical>

	return xReturn;
 80040e0:	68fb      	ldr	r3, [r7, #12]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80040f6:	2300      	movs	r3, #0
 80040f8:	60fb      	str	r3, [r7, #12]
 80040fa:	e014      	b.n	8004126 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80040fc:	4a0e      	ldr	r2, [pc, #56]	; (8004138 <vQueueAddToRegistry+0x4c>)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d10b      	bne.n	8004120 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004108:	490b      	ldr	r1, [pc, #44]	; (8004138 <vQueueAddToRegistry+0x4c>)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004112:	4a09      	ldr	r2, [pc, #36]	; (8004138 <vQueueAddToRegistry+0x4c>)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4413      	add	r3, r2
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800411e:	e005      	b.n	800412c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	3301      	adds	r3, #1
 8004124:	60fb      	str	r3, [r7, #12]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2b07      	cmp	r3, #7
 800412a:	d9e7      	bls.n	80040fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800412c:	bf00      	nop
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	20004a38 	.word	0x20004a38

0800413c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800414c:	f7ff f97e 	bl	800344c <vPortEnterCritical>
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004156:	b25b      	sxtb	r3, r3
 8004158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800415c:	d103      	bne.n	8004166 <vQueueWaitForMessageRestricted+0x2a>
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800416c:	b25b      	sxtb	r3, r3
 800416e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004172:	d103      	bne.n	800417c <vQueueWaitForMessageRestricted+0x40>
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800417c:	f7ff f994 	bl	80034a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004184:	2b00      	cmp	r3, #0
 8004186:	d106      	bne.n	8004196 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	3324      	adds	r3, #36	; 0x24
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	68b9      	ldr	r1, [r7, #8]
 8004190:	4618      	mov	r0, r3
 8004192:	f000 fc2f 	bl	80049f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004196:	6978      	ldr	r0, [r7, #20]
 8004198:	f7ff ff27 	bl	8003fea <prvUnlockQueue>
	}
 800419c:	bf00      	nop
 800419e:	3718      	adds	r7, #24
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08e      	sub	sp, #56	; 0x38
 80041a8:	af04      	add	r7, sp, #16
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]
 80041b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80041b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <xTaskCreateStatic+0x28>
	__asm volatile
 80041b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041bc:	f383 8811 	msr	BASEPRI, r3
 80041c0:	f3bf 8f6f 	isb	sy
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	623b      	str	r3, [r7, #32]
 80041ca:	e7fe      	b.n	80041ca <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80041cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d109      	bne.n	80041e6 <xTaskCreateStatic+0x42>
 80041d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d6:	f383 8811 	msr	BASEPRI, r3
 80041da:	f3bf 8f6f 	isb	sy
 80041de:	f3bf 8f4f 	dsb	sy
 80041e2:	61fb      	str	r3, [r7, #28]
 80041e4:	e7fe      	b.n	80041e4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80041e6:	235c      	movs	r3, #92	; 0x5c
 80041e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	2b5c      	cmp	r3, #92	; 0x5c
 80041ee:	d009      	beq.n	8004204 <xTaskCreateStatic+0x60>
 80041f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f4:	f383 8811 	msr	BASEPRI, r3
 80041f8:	f3bf 8f6f 	isb	sy
 80041fc:	f3bf 8f4f 	dsb	sy
 8004200:	61bb      	str	r3, [r7, #24]
 8004202:	e7fe      	b.n	8004202 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004204:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01e      	beq.n	800424a <xTaskCreateStatic+0xa6>
 800420c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800420e:	2b00      	cmp	r3, #0
 8004210:	d01b      	beq.n	800424a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004214:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004218:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800421a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800421c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421e:	2202      	movs	r2, #2
 8004220:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004224:	2300      	movs	r3, #0
 8004226:	9303      	str	r3, [sp, #12]
 8004228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422a:	9302      	str	r3, [sp, #8]
 800422c:	f107 0314 	add.w	r3, r7, #20
 8004230:	9301      	str	r3, [sp, #4]
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	68b9      	ldr	r1, [r7, #8]
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	f000 f850 	bl	80042e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004242:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004244:	f000 f8dc 	bl	8004400 <prvAddNewTaskToReadyList>
 8004248:	e001      	b.n	800424e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800424a:	2300      	movs	r3, #0
 800424c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800424e:	697b      	ldr	r3, [r7, #20]
	}
 8004250:	4618      	mov	r0, r3
 8004252:	3728      	adds	r7, #40	; 0x28
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004258:	b580      	push	{r7, lr}
 800425a:	b08c      	sub	sp, #48	; 0x30
 800425c:	af04      	add	r7, sp, #16
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	603b      	str	r3, [r7, #0]
 8004264:	4613      	mov	r3, r2
 8004266:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004268:	88fb      	ldrh	r3, [r7, #6]
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4618      	mov	r0, r3
 800426e:	f7fe fd39 	bl	8002ce4 <pvPortMalloc>
 8004272:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00e      	beq.n	8004298 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800427a:	205c      	movs	r0, #92	; 0x5c
 800427c:	f7fe fd32 	bl	8002ce4 <pvPortMalloc>
 8004280:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d003      	beq.n	8004290 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	631a      	str	r2, [r3, #48]	; 0x30
 800428e:	e005      	b.n	800429c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004290:	6978      	ldr	r0, [r7, #20]
 8004292:	f7fe fde9 	bl	8002e68 <vPortFree>
 8004296:	e001      	b.n	800429c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004298:	2300      	movs	r3, #0
 800429a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d017      	beq.n	80042d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80042aa:	88fa      	ldrh	r2, [r7, #6]
 80042ac:	2300      	movs	r3, #0
 80042ae:	9303      	str	r3, [sp, #12]
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	9302      	str	r3, [sp, #8]
 80042b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042b6:	9301      	str	r3, [sp, #4]
 80042b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ba:	9300      	str	r3, [sp, #0]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 f80e 	bl	80042e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042c6:	69f8      	ldr	r0, [r7, #28]
 80042c8:	f000 f89a 	bl	8004400 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80042cc:	2301      	movs	r3, #1
 80042ce:	61bb      	str	r3, [r7, #24]
 80042d0:	e002      	b.n	80042d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80042d2:	f04f 33ff 	mov.w	r3, #4294967295
 80042d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80042d8:	69bb      	ldr	r3, [r7, #24]
	}
 80042da:	4618      	mov	r0, r3
 80042dc:	3720      	adds	r7, #32
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b088      	sub	sp, #32
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	607a      	str	r2, [r7, #4]
 80042ee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80042f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	461a      	mov	r2, r3
 80042fa:	21a5      	movs	r1, #165	; 0xa5
 80042fc:	f001 f9b3 	bl	8005666 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004302:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800430a:	3b01      	subs	r3, #1
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	f023 0307 	bic.w	r3, r3, #7
 8004318:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	2b00      	cmp	r3, #0
 8004322:	d009      	beq.n	8004338 <prvInitialiseNewTask+0x56>
 8004324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004328:	f383 8811 	msr	BASEPRI, r3
 800432c:	f3bf 8f6f 	isb	sy
 8004330:	f3bf 8f4f 	dsb	sy
 8004334:	617b      	str	r3, [r7, #20]
 8004336:	e7fe      	b.n	8004336 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d01f      	beq.n	800437e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	e012      	b.n	800436a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	4413      	add	r3, r2
 800434a:	7819      	ldrb	r1, [r3, #0]
 800434c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	4413      	add	r3, r2
 8004352:	3334      	adds	r3, #52	; 0x34
 8004354:	460a      	mov	r2, r1
 8004356:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	4413      	add	r3, r2
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d006      	beq.n	8004372 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	3301      	adds	r3, #1
 8004368:	61fb      	str	r3, [r7, #28]
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	2b0f      	cmp	r3, #15
 800436e:	d9e9      	bls.n	8004344 <prvInitialiseNewTask+0x62>
 8004370:	e000      	b.n	8004374 <prvInitialiseNewTask+0x92>
			{
				break;
 8004372:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800437c:	e003      	b.n	8004386 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800437e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004388:	2b37      	cmp	r3, #55	; 0x37
 800438a:	d901      	bls.n	8004390 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800438c:	2337      	movs	r3, #55	; 0x37
 800438e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004392:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004394:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004398:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800439a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800439c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439e:	2200      	movs	r2, #0
 80043a0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a4:	3304      	adds	r3, #4
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7fe fe92 	bl	80030d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ae:	3318      	adds	r3, #24
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fe fe8d 	bl	80030d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80043b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80043c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80043cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ce:	2200      	movs	r2, #0
 80043d0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80043d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	68f9      	ldr	r1, [r7, #12]
 80043de:	69b8      	ldr	r0, [r7, #24]
 80043e0:	f7fe ff0a 	bl	80031f8 <pxPortInitialiseStack>
 80043e4:	4602      	mov	r2, r0
 80043e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80043ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d002      	beq.n	80043f6 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80043f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043f6:	bf00      	nop
 80043f8:	3720      	adds	r7, #32
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004408:	f7ff f820 	bl	800344c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800440c:	4b2d      	ldr	r3, [pc, #180]	; (80044c4 <prvAddNewTaskToReadyList+0xc4>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	3301      	adds	r3, #1
 8004412:	4a2c      	ldr	r2, [pc, #176]	; (80044c4 <prvAddNewTaskToReadyList+0xc4>)
 8004414:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004416:	4b2c      	ldr	r3, [pc, #176]	; (80044c8 <prvAddNewTaskToReadyList+0xc8>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d109      	bne.n	8004432 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800441e:	4a2a      	ldr	r2, [pc, #168]	; (80044c8 <prvAddNewTaskToReadyList+0xc8>)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004424:	4b27      	ldr	r3, [pc, #156]	; (80044c4 <prvAddNewTaskToReadyList+0xc4>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d110      	bne.n	800444e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800442c:	f000 fc08 	bl	8004c40 <prvInitialiseTaskLists>
 8004430:	e00d      	b.n	800444e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004432:	4b26      	ldr	r3, [pc, #152]	; (80044cc <prvAddNewTaskToReadyList+0xcc>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d109      	bne.n	800444e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800443a:	4b23      	ldr	r3, [pc, #140]	; (80044c8 <prvAddNewTaskToReadyList+0xc8>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004444:	429a      	cmp	r2, r3
 8004446:	d802      	bhi.n	800444e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004448:	4a1f      	ldr	r2, [pc, #124]	; (80044c8 <prvAddNewTaskToReadyList+0xc8>)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800444e:	4b20      	ldr	r3, [pc, #128]	; (80044d0 <prvAddNewTaskToReadyList+0xd0>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	3301      	adds	r3, #1
 8004454:	4a1e      	ldr	r2, [pc, #120]	; (80044d0 <prvAddNewTaskToReadyList+0xd0>)
 8004456:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004458:	4b1d      	ldr	r3, [pc, #116]	; (80044d0 <prvAddNewTaskToReadyList+0xd0>)
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004464:	4b1b      	ldr	r3, [pc, #108]	; (80044d4 <prvAddNewTaskToReadyList+0xd4>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	429a      	cmp	r2, r3
 800446a:	d903      	bls.n	8004474 <prvAddNewTaskToReadyList+0x74>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004470:	4a18      	ldr	r2, [pc, #96]	; (80044d4 <prvAddNewTaskToReadyList+0xd4>)
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004478:	4613      	mov	r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	4a15      	ldr	r2, [pc, #84]	; (80044d8 <prvAddNewTaskToReadyList+0xd8>)
 8004482:	441a      	add	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	3304      	adds	r3, #4
 8004488:	4619      	mov	r1, r3
 800448a:	4610      	mov	r0, r2
 800448c:	f7fe fe2d 	bl	80030ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004490:	f7ff f80a 	bl	80034a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004494:	4b0d      	ldr	r3, [pc, #52]	; (80044cc <prvAddNewTaskToReadyList+0xcc>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00e      	beq.n	80044ba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800449c:	4b0a      	ldr	r3, [pc, #40]	; (80044c8 <prvAddNewTaskToReadyList+0xc8>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d207      	bcs.n	80044ba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80044aa:	4b0c      	ldr	r3, [pc, #48]	; (80044dc <prvAddNewTaskToReadyList+0xdc>)
 80044ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80044ba:	bf00      	nop
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	20004844 	.word	0x20004844
 80044c8:	20004370 	.word	0x20004370
 80044cc:	20004850 	.word	0x20004850
 80044d0:	20004860 	.word	0x20004860
 80044d4:	2000484c 	.word	0x2000484c
 80044d8:	20004374 	.word	0x20004374
 80044dc:	e000ed04 	.word	0xe000ed04

080044e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80044e8:	2300      	movs	r3, #0
 80044ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d016      	beq.n	8004520 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80044f2:	4b13      	ldr	r3, [pc, #76]	; (8004540 <vTaskDelay+0x60>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d009      	beq.n	800450e <vTaskDelay+0x2e>
 80044fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	60bb      	str	r3, [r7, #8]
 800450c:	e7fe      	b.n	800450c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800450e:	f000 f87f 	bl	8004610 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004512:	2100      	movs	r1, #0
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 fcd7 	bl	8004ec8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800451a:	f000 f887 	bl	800462c <xTaskResumeAll>
 800451e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d107      	bne.n	8004536 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004526:	4b07      	ldr	r3, [pc, #28]	; (8004544 <vTaskDelay+0x64>)
 8004528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	f3bf 8f4f 	dsb	sy
 8004532:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004536:	bf00      	nop
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	2000486c 	.word	0x2000486c
 8004544:	e000ed04 	.word	0xe000ed04

08004548 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b08a      	sub	sp, #40	; 0x28
 800454c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800454e:	2300      	movs	r3, #0
 8004550:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004552:	2300      	movs	r3, #0
 8004554:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004556:	463a      	mov	r2, r7
 8004558:	1d39      	adds	r1, r7, #4
 800455a:	f107 0308 	add.w	r3, r7, #8
 800455e:	4618      	mov	r0, r3
 8004560:	f7fe fb8c 	bl	8002c7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004564:	6839      	ldr	r1, [r7, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	9202      	str	r2, [sp, #8]
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	2300      	movs	r3, #0
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	2300      	movs	r3, #0
 8004574:	460a      	mov	r2, r1
 8004576:	4920      	ldr	r1, [pc, #128]	; (80045f8 <vTaskStartScheduler+0xb0>)
 8004578:	4820      	ldr	r0, [pc, #128]	; (80045fc <vTaskStartScheduler+0xb4>)
 800457a:	f7ff fe13 	bl	80041a4 <xTaskCreateStatic>
 800457e:	4602      	mov	r2, r0
 8004580:	4b1f      	ldr	r3, [pc, #124]	; (8004600 <vTaskStartScheduler+0xb8>)
 8004582:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004584:	4b1e      	ldr	r3, [pc, #120]	; (8004600 <vTaskStartScheduler+0xb8>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800458c:	2301      	movs	r3, #1
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	e001      	b.n	8004596 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d102      	bne.n	80045a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800459c:	f000 fce8 	bl	8004f70 <xTimerCreateTimerTask>
 80045a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d115      	bne.n	80045d4 <vTaskStartScheduler+0x8c>
 80045a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ac:	f383 8811 	msr	BASEPRI, r3
 80045b0:	f3bf 8f6f 	isb	sy
 80045b4:	f3bf 8f4f 	dsb	sy
 80045b8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80045ba:	4b12      	ldr	r3, [pc, #72]	; (8004604 <vTaskStartScheduler+0xbc>)
 80045bc:	f04f 32ff 	mov.w	r2, #4294967295
 80045c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80045c2:	4b11      	ldr	r3, [pc, #68]	; (8004608 <vTaskStartScheduler+0xc0>)
 80045c4:	2201      	movs	r2, #1
 80045c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80045c8:	4b10      	ldr	r3, [pc, #64]	; (800460c <vTaskStartScheduler+0xc4>)
 80045ca:	2200      	movs	r2, #0
 80045cc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80045ce:	f7fe fe9f 	bl	8003310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80045d2:	e00d      	b.n	80045f0 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045da:	d109      	bne.n	80045f0 <vTaskStartScheduler+0xa8>
 80045dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e0:	f383 8811 	msr	BASEPRI, r3
 80045e4:	f3bf 8f6f 	isb	sy
 80045e8:	f3bf 8f4f 	dsb	sy
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	e7fe      	b.n	80045ee <vTaskStartScheduler+0xa6>
}
 80045f0:	bf00      	nop
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	08006584 	.word	0x08006584
 80045fc:	08004c11 	.word	0x08004c11
 8004600:	20004868 	.word	0x20004868
 8004604:	20004864 	.word	0x20004864
 8004608:	20004850 	.word	0x20004850
 800460c:	20004848 	.word	0x20004848

08004610 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004614:	4b04      	ldr	r3, [pc, #16]	; (8004628 <vTaskSuspendAll+0x18>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3301      	adds	r3, #1
 800461a:	4a03      	ldr	r2, [pc, #12]	; (8004628 <vTaskSuspendAll+0x18>)
 800461c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800461e:	bf00      	nop
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	2000486c 	.word	0x2000486c

0800462c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004636:	2300      	movs	r3, #0
 8004638:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800463a:	4b41      	ldr	r3, [pc, #260]	; (8004740 <xTaskResumeAll+0x114>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d109      	bne.n	8004656 <xTaskResumeAll+0x2a>
 8004642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004646:	f383 8811 	msr	BASEPRI, r3
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	f3bf 8f4f 	dsb	sy
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	e7fe      	b.n	8004654 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004656:	f7fe fef9 	bl	800344c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800465a:	4b39      	ldr	r3, [pc, #228]	; (8004740 <xTaskResumeAll+0x114>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	3b01      	subs	r3, #1
 8004660:	4a37      	ldr	r2, [pc, #220]	; (8004740 <xTaskResumeAll+0x114>)
 8004662:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004664:	4b36      	ldr	r3, [pc, #216]	; (8004740 <xTaskResumeAll+0x114>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d162      	bne.n	8004732 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800466c:	4b35      	ldr	r3, [pc, #212]	; (8004744 <xTaskResumeAll+0x118>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d05e      	beq.n	8004732 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004674:	e02f      	b.n	80046d6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004676:	4b34      	ldr	r3, [pc, #208]	; (8004748 <xTaskResumeAll+0x11c>)
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	3318      	adds	r3, #24
 8004682:	4618      	mov	r0, r3
 8004684:	f7fe fd8e 	bl	80031a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	3304      	adds	r3, #4
 800468c:	4618      	mov	r0, r3
 800468e:	f7fe fd89 	bl	80031a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004696:	4b2d      	ldr	r3, [pc, #180]	; (800474c <xTaskResumeAll+0x120>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d903      	bls.n	80046a6 <xTaskResumeAll+0x7a>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	4a2a      	ldr	r2, [pc, #168]	; (800474c <xTaskResumeAll+0x120>)
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046aa:	4613      	mov	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4a27      	ldr	r2, [pc, #156]	; (8004750 <xTaskResumeAll+0x124>)
 80046b4:	441a      	add	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	3304      	adds	r3, #4
 80046ba:	4619      	mov	r1, r3
 80046bc:	4610      	mov	r0, r2
 80046be:	f7fe fd14 	bl	80030ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c6:	4b23      	ldr	r3, [pc, #140]	; (8004754 <xTaskResumeAll+0x128>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d302      	bcc.n	80046d6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80046d0:	4b21      	ldr	r3, [pc, #132]	; (8004758 <xTaskResumeAll+0x12c>)
 80046d2:	2201      	movs	r2, #1
 80046d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046d6:	4b1c      	ldr	r3, [pc, #112]	; (8004748 <xTaskResumeAll+0x11c>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1cb      	bne.n	8004676 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80046e4:	f000 fb46 	bl	8004d74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80046e8:	4b1c      	ldr	r3, [pc, #112]	; (800475c <xTaskResumeAll+0x130>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d010      	beq.n	8004716 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80046f4:	f000 f846 	bl	8004784 <xTaskIncrementTick>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d002      	beq.n	8004704 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80046fe:	4b16      	ldr	r3, [pc, #88]	; (8004758 <xTaskResumeAll+0x12c>)
 8004700:	2201      	movs	r2, #1
 8004702:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3b01      	subs	r3, #1
 8004708:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1f1      	bne.n	80046f4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004710:	4b12      	ldr	r3, [pc, #72]	; (800475c <xTaskResumeAll+0x130>)
 8004712:	2200      	movs	r2, #0
 8004714:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004716:	4b10      	ldr	r3, [pc, #64]	; (8004758 <xTaskResumeAll+0x12c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d009      	beq.n	8004732 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800471e:	2301      	movs	r3, #1
 8004720:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004722:	4b0f      	ldr	r3, [pc, #60]	; (8004760 <xTaskResumeAll+0x134>)
 8004724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	f3bf 8f4f 	dsb	sy
 800472e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004732:	f7fe feb9 	bl	80034a8 <vPortExitCritical>

	return xAlreadyYielded;
 8004736:	68bb      	ldr	r3, [r7, #8]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	2000486c 	.word	0x2000486c
 8004744:	20004844 	.word	0x20004844
 8004748:	20004804 	.word	0x20004804
 800474c:	2000484c 	.word	0x2000484c
 8004750:	20004374 	.word	0x20004374
 8004754:	20004370 	.word	0x20004370
 8004758:	20004858 	.word	0x20004858
 800475c:	20004854 	.word	0x20004854
 8004760:	e000ed04 	.word	0xe000ed04

08004764 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <xTaskGetTickCount+0x1c>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004770:	687b      	ldr	r3, [r7, #4]
}
 8004772:	4618      	mov	r0, r3
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	20004848 	.word	0x20004848

08004784 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800478a:	2300      	movs	r3, #0
 800478c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800478e:	4b4e      	ldr	r3, [pc, #312]	; (80048c8 <xTaskIncrementTick+0x144>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	f040 8088 	bne.w	80048a8 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004798:	4b4c      	ldr	r3, [pc, #304]	; (80048cc <xTaskIncrementTick+0x148>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3301      	adds	r3, #1
 800479e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80047a0:	4a4a      	ldr	r2, [pc, #296]	; (80048cc <xTaskIncrementTick+0x148>)
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d11f      	bne.n	80047ec <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80047ac:	4b48      	ldr	r3, [pc, #288]	; (80048d0 <xTaskIncrementTick+0x14c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d009      	beq.n	80047ca <xTaskIncrementTick+0x46>
 80047b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ba:	f383 8811 	msr	BASEPRI, r3
 80047be:	f3bf 8f6f 	isb	sy
 80047c2:	f3bf 8f4f 	dsb	sy
 80047c6:	603b      	str	r3, [r7, #0]
 80047c8:	e7fe      	b.n	80047c8 <xTaskIncrementTick+0x44>
 80047ca:	4b41      	ldr	r3, [pc, #260]	; (80048d0 <xTaskIncrementTick+0x14c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	4b40      	ldr	r3, [pc, #256]	; (80048d4 <xTaskIncrementTick+0x150>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a3e      	ldr	r2, [pc, #248]	; (80048d0 <xTaskIncrementTick+0x14c>)
 80047d6:	6013      	str	r3, [r2, #0]
 80047d8:	4a3e      	ldr	r2, [pc, #248]	; (80048d4 <xTaskIncrementTick+0x150>)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	4b3e      	ldr	r3, [pc, #248]	; (80048d8 <xTaskIncrementTick+0x154>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	3301      	adds	r3, #1
 80047e4:	4a3c      	ldr	r2, [pc, #240]	; (80048d8 <xTaskIncrementTick+0x154>)
 80047e6:	6013      	str	r3, [r2, #0]
 80047e8:	f000 fac4 	bl	8004d74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80047ec:	4b3b      	ldr	r3, [pc, #236]	; (80048dc <xTaskIncrementTick+0x158>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d349      	bcc.n	800488a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047f6:	4b36      	ldr	r3, [pc, #216]	; (80048d0 <xTaskIncrementTick+0x14c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d104      	bne.n	800480a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004800:	4b36      	ldr	r3, [pc, #216]	; (80048dc <xTaskIncrementTick+0x158>)
 8004802:	f04f 32ff 	mov.w	r2, #4294967295
 8004806:	601a      	str	r2, [r3, #0]
					break;
 8004808:	e03f      	b.n	800488a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800480a:	4b31      	ldr	r3, [pc, #196]	; (80048d0 <xTaskIncrementTick+0x14c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	429a      	cmp	r2, r3
 8004820:	d203      	bcs.n	800482a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004822:	4a2e      	ldr	r2, [pc, #184]	; (80048dc <xTaskIncrementTick+0x158>)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004828:	e02f      	b.n	800488a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	3304      	adds	r3, #4
 800482e:	4618      	mov	r0, r3
 8004830:	f7fe fcb8 	bl	80031a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004838:	2b00      	cmp	r3, #0
 800483a:	d004      	beq.n	8004846 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	3318      	adds	r3, #24
 8004840:	4618      	mov	r0, r3
 8004842:	f7fe fcaf 	bl	80031a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800484a:	4b25      	ldr	r3, [pc, #148]	; (80048e0 <xTaskIncrementTick+0x15c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d903      	bls.n	800485a <xTaskIncrementTick+0xd6>
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004856:	4a22      	ldr	r2, [pc, #136]	; (80048e0 <xTaskIncrementTick+0x15c>)
 8004858:	6013      	str	r3, [r2, #0]
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800485e:	4613      	mov	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4a1f      	ldr	r2, [pc, #124]	; (80048e4 <xTaskIncrementTick+0x160>)
 8004868:	441a      	add	r2, r3
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	3304      	adds	r3, #4
 800486e:	4619      	mov	r1, r3
 8004870:	4610      	mov	r0, r2
 8004872:	f7fe fc3a 	bl	80030ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487a:	4b1b      	ldr	r3, [pc, #108]	; (80048e8 <xTaskIncrementTick+0x164>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004880:	429a      	cmp	r2, r3
 8004882:	d3b8      	bcc.n	80047f6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004884:	2301      	movs	r3, #1
 8004886:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004888:	e7b5      	b.n	80047f6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800488a:	4b17      	ldr	r3, [pc, #92]	; (80048e8 <xTaskIncrementTick+0x164>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004890:	4914      	ldr	r1, [pc, #80]	; (80048e4 <xTaskIncrementTick+0x160>)
 8004892:	4613      	mov	r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	4413      	add	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	440b      	add	r3, r1
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d907      	bls.n	80048b2 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80048a2:	2301      	movs	r3, #1
 80048a4:	617b      	str	r3, [r7, #20]
 80048a6:	e004      	b.n	80048b2 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80048a8:	4b10      	ldr	r3, [pc, #64]	; (80048ec <xTaskIncrementTick+0x168>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	3301      	adds	r3, #1
 80048ae:	4a0f      	ldr	r2, [pc, #60]	; (80048ec <xTaskIncrementTick+0x168>)
 80048b0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80048b2:	4b0f      	ldr	r3, [pc, #60]	; (80048f0 <xTaskIncrementTick+0x16c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 80048ba:	2301      	movs	r3, #1
 80048bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80048be:	697b      	ldr	r3, [r7, #20]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	2000486c 	.word	0x2000486c
 80048cc:	20004848 	.word	0x20004848
 80048d0:	200047fc 	.word	0x200047fc
 80048d4:	20004800 	.word	0x20004800
 80048d8:	2000485c 	.word	0x2000485c
 80048dc:	20004864 	.word	0x20004864
 80048e0:	2000484c 	.word	0x2000484c
 80048e4:	20004374 	.word	0x20004374
 80048e8:	20004370 	.word	0x20004370
 80048ec:	20004854 	.word	0x20004854
 80048f0:	20004858 	.word	0x20004858

080048f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048fa:	4b27      	ldr	r3, [pc, #156]	; (8004998 <vTaskSwitchContext+0xa4>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004902:	4b26      	ldr	r3, [pc, #152]	; (800499c <vTaskSwitchContext+0xa8>)
 8004904:	2201      	movs	r2, #1
 8004906:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004908:	e040      	b.n	800498c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800490a:	4b24      	ldr	r3, [pc, #144]	; (800499c <vTaskSwitchContext+0xa8>)
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004910:	4b23      	ldr	r3, [pc, #140]	; (80049a0 <vTaskSwitchContext+0xac>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	60fb      	str	r3, [r7, #12]
 8004916:	e00f      	b.n	8004938 <vTaskSwitchContext+0x44>
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d109      	bne.n	8004932 <vTaskSwitchContext+0x3e>
 800491e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004922:	f383 8811 	msr	BASEPRI, r3
 8004926:	f3bf 8f6f 	isb	sy
 800492a:	f3bf 8f4f 	dsb	sy
 800492e:	607b      	str	r3, [r7, #4]
 8004930:	e7fe      	b.n	8004930 <vTaskSwitchContext+0x3c>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	3b01      	subs	r3, #1
 8004936:	60fb      	str	r3, [r7, #12]
 8004938:	491a      	ldr	r1, [pc, #104]	; (80049a4 <vTaskSwitchContext+0xb0>)
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	4613      	mov	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d0e5      	beq.n	8004918 <vTaskSwitchContext+0x24>
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4a13      	ldr	r2, [pc, #76]	; (80049a4 <vTaskSwitchContext+0xb0>)
 8004958:	4413      	add	r3, r2
 800495a:	60bb      	str	r3, [r7, #8]
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	605a      	str	r2, [r3, #4]
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	3308      	adds	r3, #8
 800496e:	429a      	cmp	r2, r3
 8004970:	d104      	bne.n	800497c <vTaskSwitchContext+0x88>
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	605a      	str	r2, [r3, #4]
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	4a09      	ldr	r2, [pc, #36]	; (80049a8 <vTaskSwitchContext+0xb4>)
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	4a06      	ldr	r2, [pc, #24]	; (80049a0 <vTaskSwitchContext+0xac>)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6013      	str	r3, [r2, #0]
}
 800498c:	bf00      	nop
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	2000486c 	.word	0x2000486c
 800499c:	20004858 	.word	0x20004858
 80049a0:	2000484c 	.word	0x2000484c
 80049a4:	20004374 	.word	0x20004374
 80049a8:	20004370 	.word	0x20004370

080049ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d109      	bne.n	80049d0 <vTaskPlaceOnEventList+0x24>
 80049bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c0:	f383 8811 	msr	BASEPRI, r3
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	f3bf 8f4f 	dsb	sy
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	e7fe      	b.n	80049ce <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049d0:	4b07      	ldr	r3, [pc, #28]	; (80049f0 <vTaskPlaceOnEventList+0x44>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3318      	adds	r3, #24
 80049d6:	4619      	mov	r1, r3
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f7fe fbaa 	bl	8003132 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80049de:	2101      	movs	r1, #1
 80049e0:	6838      	ldr	r0, [r7, #0]
 80049e2:	f000 fa71 	bl	8004ec8 <prvAddCurrentTaskToDelayedList>
}
 80049e6:	bf00      	nop
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20004370 	.word	0x20004370

080049f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d109      	bne.n	8004a1a <vTaskPlaceOnEventListRestricted+0x26>
 8004a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a0a:	f383 8811 	msr	BASEPRI, r3
 8004a0e:	f3bf 8f6f 	isb	sy
 8004a12:	f3bf 8f4f 	dsb	sy
 8004a16:	617b      	str	r3, [r7, #20]
 8004a18:	e7fe      	b.n	8004a18 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a1a:	4b0a      	ldr	r3, [pc, #40]	; (8004a44 <vTaskPlaceOnEventListRestricted+0x50>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3318      	adds	r3, #24
 8004a20:	4619      	mov	r1, r3
 8004a22:	68f8      	ldr	r0, [r7, #12]
 8004a24:	f7fe fb61 	bl	80030ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8004a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a32:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	68b8      	ldr	r0, [r7, #8]
 8004a38:	f000 fa46 	bl	8004ec8 <prvAddCurrentTaskToDelayedList>
	}
 8004a3c:	bf00      	nop
 8004a3e:	3718      	adds	r7, #24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	20004370 	.word	0x20004370

08004a48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d109      	bne.n	8004a72 <xTaskRemoveFromEventList+0x2a>
 8004a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a62:	f383 8811 	msr	BASEPRI, r3
 8004a66:	f3bf 8f6f 	isb	sy
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	e7fe      	b.n	8004a70 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	3318      	adds	r3, #24
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fe fb94 	bl	80031a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a7c:	4b1d      	ldr	r3, [pc, #116]	; (8004af4 <xTaskRemoveFromEventList+0xac>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d11d      	bne.n	8004ac0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	3304      	adds	r3, #4
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7fe fb8b 	bl	80031a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a92:	4b19      	ldr	r3, [pc, #100]	; (8004af8 <xTaskRemoveFromEventList+0xb0>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d903      	bls.n	8004aa2 <xTaskRemoveFromEventList+0x5a>
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9e:	4a16      	ldr	r2, [pc, #88]	; (8004af8 <xTaskRemoveFromEventList+0xb0>)
 8004aa0:	6013      	str	r3, [r2, #0]
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4413      	add	r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	4a13      	ldr	r2, [pc, #76]	; (8004afc <xTaskRemoveFromEventList+0xb4>)
 8004ab0:	441a      	add	r2, r3
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	4610      	mov	r0, r2
 8004aba:	f7fe fb16 	bl	80030ea <vListInsertEnd>
 8004abe:	e005      	b.n	8004acc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	3318      	adds	r3, #24
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	480e      	ldr	r0, [pc, #56]	; (8004b00 <xTaskRemoveFromEventList+0xb8>)
 8004ac8:	f7fe fb0f 	bl	80030ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ad0:	4b0c      	ldr	r3, [pc, #48]	; (8004b04 <xTaskRemoveFromEventList+0xbc>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d905      	bls.n	8004ae6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004ada:	2301      	movs	r3, #1
 8004adc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004ade:	4b0a      	ldr	r3, [pc, #40]	; (8004b08 <xTaskRemoveFromEventList+0xc0>)
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	e001      	b.n	8004aea <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004aea:	697b      	ldr	r3, [r7, #20]
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3718      	adds	r7, #24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	2000486c 	.word	0x2000486c
 8004af8:	2000484c 	.word	0x2000484c
 8004afc:	20004374 	.word	0x20004374
 8004b00:	20004804 	.word	0x20004804
 8004b04:	20004370 	.word	0x20004370
 8004b08:	20004858 	.word	0x20004858

08004b0c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004b14:	4b06      	ldr	r3, [pc, #24]	; (8004b30 <vTaskInternalSetTimeOutState+0x24>)
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004b1c:	4b05      	ldr	r3, [pc, #20]	; (8004b34 <vTaskInternalSetTimeOutState+0x28>)
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	605a      	str	r2, [r3, #4]
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	2000485c 	.word	0x2000485c
 8004b34:	20004848 	.word	0x20004848

08004b38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d109      	bne.n	8004b5c <xTaskCheckForTimeOut+0x24>
 8004b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4c:	f383 8811 	msr	BASEPRI, r3
 8004b50:	f3bf 8f6f 	isb	sy
 8004b54:	f3bf 8f4f 	dsb	sy
 8004b58:	613b      	str	r3, [r7, #16]
 8004b5a:	e7fe      	b.n	8004b5a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d109      	bne.n	8004b76 <xTaskCheckForTimeOut+0x3e>
 8004b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b66:	f383 8811 	msr	BASEPRI, r3
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	e7fe      	b.n	8004b74 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004b76:	f7fe fc69 	bl	800344c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004b7a:	4b1d      	ldr	r3, [pc, #116]	; (8004bf0 <xTaskCheckForTimeOut+0xb8>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b92:	d102      	bne.n	8004b9a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b94:	2300      	movs	r3, #0
 8004b96:	61fb      	str	r3, [r7, #28]
 8004b98:	e023      	b.n	8004be2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	4b15      	ldr	r3, [pc, #84]	; (8004bf4 <xTaskCheckForTimeOut+0xbc>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d007      	beq.n	8004bb6 <xTaskCheckForTimeOut+0x7e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d302      	bcc.n	8004bb6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	61fb      	str	r3, [r7, #28]
 8004bb4:	e015      	b.n	8004be2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d20b      	bcs.n	8004bd8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	1ad2      	subs	r2, r2, r3
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f7ff ff9d 	bl	8004b0c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	61fb      	str	r3, [r7, #28]
 8004bd6:	e004      	b.n	8004be2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004bde:	2301      	movs	r3, #1
 8004be0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004be2:	f7fe fc61 	bl	80034a8 <vPortExitCritical>

	return xReturn;
 8004be6:	69fb      	ldr	r3, [r7, #28]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3720      	adds	r7, #32
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	20004848 	.word	0x20004848
 8004bf4:	2000485c 	.word	0x2000485c

08004bf8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004bfc:	4b03      	ldr	r3, [pc, #12]	; (8004c0c <vTaskMissedYield+0x14>)
 8004bfe:	2201      	movs	r2, #1
 8004c00:	601a      	str	r2, [r3, #0]
}
 8004c02:	bf00      	nop
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	20004858 	.word	0x20004858

08004c10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004c18:	f000 f852 	bl	8004cc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004c1c:	4b06      	ldr	r3, [pc, #24]	; (8004c38 <prvIdleTask+0x28>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d9f9      	bls.n	8004c18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004c24:	4b05      	ldr	r3, [pc, #20]	; (8004c3c <prvIdleTask+0x2c>)
 8004c26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	f3bf 8f4f 	dsb	sy
 8004c30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004c34:	e7f0      	b.n	8004c18 <prvIdleTask+0x8>
 8004c36:	bf00      	nop
 8004c38:	20004374 	.word	0x20004374
 8004c3c:	e000ed04 	.word	0xe000ed04

08004c40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c46:	2300      	movs	r3, #0
 8004c48:	607b      	str	r3, [r7, #4]
 8004c4a:	e00c      	b.n	8004c66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	4413      	add	r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	4a12      	ldr	r2, [pc, #72]	; (8004ca0 <prvInitialiseTaskLists+0x60>)
 8004c58:	4413      	add	r3, r2
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7fe fa18 	bl	8003090 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	3301      	adds	r3, #1
 8004c64:	607b      	str	r3, [r7, #4]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b37      	cmp	r3, #55	; 0x37
 8004c6a:	d9ef      	bls.n	8004c4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004c6c:	480d      	ldr	r0, [pc, #52]	; (8004ca4 <prvInitialiseTaskLists+0x64>)
 8004c6e:	f7fe fa0f 	bl	8003090 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004c72:	480d      	ldr	r0, [pc, #52]	; (8004ca8 <prvInitialiseTaskLists+0x68>)
 8004c74:	f7fe fa0c 	bl	8003090 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004c78:	480c      	ldr	r0, [pc, #48]	; (8004cac <prvInitialiseTaskLists+0x6c>)
 8004c7a:	f7fe fa09 	bl	8003090 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004c7e:	480c      	ldr	r0, [pc, #48]	; (8004cb0 <prvInitialiseTaskLists+0x70>)
 8004c80:	f7fe fa06 	bl	8003090 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004c84:	480b      	ldr	r0, [pc, #44]	; (8004cb4 <prvInitialiseTaskLists+0x74>)
 8004c86:	f7fe fa03 	bl	8003090 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004c8a:	4b0b      	ldr	r3, [pc, #44]	; (8004cb8 <prvInitialiseTaskLists+0x78>)
 8004c8c:	4a05      	ldr	r2, [pc, #20]	; (8004ca4 <prvInitialiseTaskLists+0x64>)
 8004c8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c90:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <prvInitialiseTaskLists+0x7c>)
 8004c92:	4a05      	ldr	r2, [pc, #20]	; (8004ca8 <prvInitialiseTaskLists+0x68>)
 8004c94:	601a      	str	r2, [r3, #0]
}
 8004c96:	bf00      	nop
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20004374 	.word	0x20004374
 8004ca4:	200047d4 	.word	0x200047d4
 8004ca8:	200047e8 	.word	0x200047e8
 8004cac:	20004804 	.word	0x20004804
 8004cb0:	20004818 	.word	0x20004818
 8004cb4:	20004830 	.word	0x20004830
 8004cb8:	200047fc 	.word	0x200047fc
 8004cbc:	20004800 	.word	0x20004800

08004cc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cc6:	e019      	b.n	8004cfc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004cc8:	f7fe fbc0 	bl	800344c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ccc:	4b0f      	ldr	r3, [pc, #60]	; (8004d0c <prvCheckTasksWaitingTermination+0x4c>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	3304      	adds	r3, #4
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7fe fa63 	bl	80031a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004cde:	4b0c      	ldr	r3, [pc, #48]	; (8004d10 <prvCheckTasksWaitingTermination+0x50>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	4a0a      	ldr	r2, [pc, #40]	; (8004d10 <prvCheckTasksWaitingTermination+0x50>)
 8004ce6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004ce8:	4b0a      	ldr	r3, [pc, #40]	; (8004d14 <prvCheckTasksWaitingTermination+0x54>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	4a09      	ldr	r2, [pc, #36]	; (8004d14 <prvCheckTasksWaitingTermination+0x54>)
 8004cf0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004cf2:	f7fe fbd9 	bl	80034a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 f80e 	bl	8004d18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cfc:	4b05      	ldr	r3, [pc, #20]	; (8004d14 <prvCheckTasksWaitingTermination+0x54>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1e1      	bne.n	8004cc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004d04:	bf00      	nop
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	20004818 	.word	0x20004818
 8004d10:	20004844 	.word	0x20004844
 8004d14:	2000482c 	.word	0x2000482c

08004d18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d108      	bne.n	8004d3c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fe f89a 	bl	8002e68 <vPortFree>
				vPortFree( pxTCB );
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7fe f897 	bl	8002e68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004d3a:	e017      	b.n	8004d6c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d103      	bne.n	8004d4e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7fe f88e 	bl	8002e68 <vPortFree>
	}
 8004d4c:	e00e      	b.n	8004d6c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d009      	beq.n	8004d6c <prvDeleteTCB+0x54>
 8004d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	60fb      	str	r3, [r7, #12]
 8004d6a:	e7fe      	b.n	8004d6a <prvDeleteTCB+0x52>
	}
 8004d6c:	bf00      	nop
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d7a:	4b0c      	ldr	r3, [pc, #48]	; (8004dac <prvResetNextTaskUnblockTime+0x38>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d104      	bne.n	8004d8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d84:	4b0a      	ldr	r3, [pc, #40]	; (8004db0 <prvResetNextTaskUnblockTime+0x3c>)
 8004d86:	f04f 32ff 	mov.w	r2, #4294967295
 8004d8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004d8c:	e008      	b.n	8004da0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d8e:	4b07      	ldr	r3, [pc, #28]	; (8004dac <prvResetNextTaskUnblockTime+0x38>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	4a04      	ldr	r2, [pc, #16]	; (8004db0 <prvResetNextTaskUnblockTime+0x3c>)
 8004d9e:	6013      	str	r3, [r2, #0]
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	200047fc 	.word	0x200047fc
 8004db0:	20004864 	.word	0x20004864

08004db4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004dba:	4b0b      	ldr	r3, [pc, #44]	; (8004de8 <xTaskGetSchedulerState+0x34>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d102      	bne.n	8004dc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	607b      	str	r3, [r7, #4]
 8004dc6:	e008      	b.n	8004dda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dc8:	4b08      	ldr	r3, [pc, #32]	; (8004dec <xTaskGetSchedulerState+0x38>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d102      	bne.n	8004dd6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004dd0:	2302      	movs	r3, #2
 8004dd2:	607b      	str	r3, [r7, #4]
 8004dd4:	e001      	b.n	8004dda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004dda:	687b      	ldr	r3, [r7, #4]
	}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr
 8004de8:	20004850 	.word	0x20004850
 8004dec:	2000486c 	.word	0x2000486c

08004df0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d054      	beq.n	8004eb0 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004e06:	4b2d      	ldr	r3, [pc, #180]	; (8004ebc <xTaskPriorityDisinherit+0xcc>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d009      	beq.n	8004e24 <xTaskPriorityDisinherit+0x34>
 8004e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	e7fe      	b.n	8004e22 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d109      	bne.n	8004e40 <xTaskPriorityDisinherit+0x50>
 8004e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e30:	f383 8811 	msr	BASEPRI, r3
 8004e34:	f3bf 8f6f 	isb	sy
 8004e38:	f3bf 8f4f 	dsb	sy
 8004e3c:	60bb      	str	r3, [r7, #8]
 8004e3e:	e7fe      	b.n	8004e3e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e44:	1e5a      	subs	r2, r3, #1
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d02c      	beq.n	8004eb0 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d128      	bne.n	8004eb0 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	3304      	adds	r3, #4
 8004e62:	4618      	mov	r0, r3
 8004e64:	f7fe f99e 	bl	80031a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e80:	4b0f      	ldr	r3, [pc, #60]	; (8004ec0 <xTaskPriorityDisinherit+0xd0>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d903      	bls.n	8004e90 <xTaskPriorityDisinherit+0xa0>
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8c:	4a0c      	ldr	r2, [pc, #48]	; (8004ec0 <xTaskPriorityDisinherit+0xd0>)
 8004e8e:	6013      	str	r3, [r2, #0]
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e94:	4613      	mov	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	4a09      	ldr	r2, [pc, #36]	; (8004ec4 <xTaskPriorityDisinherit+0xd4>)
 8004e9e:	441a      	add	r2, r3
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	3304      	adds	r3, #4
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	4610      	mov	r0, r2
 8004ea8:	f7fe f91f 	bl	80030ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004eac:	2301      	movs	r3, #1
 8004eae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004eb0:	697b      	ldr	r3, [r7, #20]
	}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	20004370 	.word	0x20004370
 8004ec0:	2000484c 	.word	0x2000484c
 8004ec4:	20004374 	.word	0x20004374

08004ec8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004ed2:	4b21      	ldr	r3, [pc, #132]	; (8004f58 <prvAddCurrentTaskToDelayedList+0x90>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ed8:	4b20      	ldr	r3, [pc, #128]	; (8004f5c <prvAddCurrentTaskToDelayedList+0x94>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	3304      	adds	r3, #4
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f7fe f960 	bl	80031a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eea:	d10a      	bne.n	8004f02 <prvAddCurrentTaskToDelayedList+0x3a>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d007      	beq.n	8004f02 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ef2:	4b1a      	ldr	r3, [pc, #104]	; (8004f5c <prvAddCurrentTaskToDelayedList+0x94>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4819      	ldr	r0, [pc, #100]	; (8004f60 <prvAddCurrentTaskToDelayedList+0x98>)
 8004efc:	f7fe f8f5 	bl	80030ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f00:	e026      	b.n	8004f50 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4413      	add	r3, r2
 8004f08:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f0a:	4b14      	ldr	r3, [pc, #80]	; (8004f5c <prvAddCurrentTaskToDelayedList+0x94>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d209      	bcs.n	8004f2e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f1a:	4b12      	ldr	r3, [pc, #72]	; (8004f64 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4b0f      	ldr	r3, [pc, #60]	; (8004f5c <prvAddCurrentTaskToDelayedList+0x94>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	3304      	adds	r3, #4
 8004f24:	4619      	mov	r1, r3
 8004f26:	4610      	mov	r0, r2
 8004f28:	f7fe f903 	bl	8003132 <vListInsert>
}
 8004f2c:	e010      	b.n	8004f50 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f2e:	4b0e      	ldr	r3, [pc, #56]	; (8004f68 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	4b0a      	ldr	r3, [pc, #40]	; (8004f5c <prvAddCurrentTaskToDelayedList+0x94>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3304      	adds	r3, #4
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4610      	mov	r0, r2
 8004f3c:	f7fe f8f9 	bl	8003132 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f40:	4b0a      	ldr	r3, [pc, #40]	; (8004f6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68ba      	ldr	r2, [r7, #8]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d202      	bcs.n	8004f50 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004f4a:	4a08      	ldr	r2, [pc, #32]	; (8004f6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	6013      	str	r3, [r2, #0]
}
 8004f50:	bf00      	nop
 8004f52:	3710      	adds	r7, #16
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	20004848 	.word	0x20004848
 8004f5c:	20004370 	.word	0x20004370
 8004f60:	20004830 	.word	0x20004830
 8004f64:	20004800 	.word	0x20004800
 8004f68:	200047fc 	.word	0x200047fc
 8004f6c:	20004864 	.word	0x20004864

08004f70 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b08a      	sub	sp, #40	; 0x28
 8004f74:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004f76:	2300      	movs	r3, #0
 8004f78:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004f7a:	f000 faff 	bl	800557c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004f7e:	4b1c      	ldr	r3, [pc, #112]	; (8004ff0 <xTimerCreateTimerTask+0x80>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d021      	beq.n	8004fca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004f86:	2300      	movs	r3, #0
 8004f88:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004f8e:	1d3a      	adds	r2, r7, #4
 8004f90:	f107 0108 	add.w	r1, r7, #8
 8004f94:	f107 030c 	add.w	r3, r7, #12
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7fd fe89 	bl	8002cb0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004f9e:	6879      	ldr	r1, [r7, #4]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	9202      	str	r2, [sp, #8]
 8004fa6:	9301      	str	r3, [sp, #4]
 8004fa8:	2302      	movs	r3, #2
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	2300      	movs	r3, #0
 8004fae:	460a      	mov	r2, r1
 8004fb0:	4910      	ldr	r1, [pc, #64]	; (8004ff4 <xTimerCreateTimerTask+0x84>)
 8004fb2:	4811      	ldr	r0, [pc, #68]	; (8004ff8 <xTimerCreateTimerTask+0x88>)
 8004fb4:	f7ff f8f6 	bl	80041a4 <xTaskCreateStatic>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	4b10      	ldr	r3, [pc, #64]	; (8004ffc <xTimerCreateTimerTask+0x8c>)
 8004fbc:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004fbe:	4b0f      	ldr	r3, [pc, #60]	; (8004ffc <xTimerCreateTimerTask+0x8c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d109      	bne.n	8004fe4 <xTimerCreateTimerTask+0x74>
 8004fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd4:	f383 8811 	msr	BASEPRI, r3
 8004fd8:	f3bf 8f6f 	isb	sy
 8004fdc:	f3bf 8f4f 	dsb	sy
 8004fe0:	613b      	str	r3, [r7, #16]
 8004fe2:	e7fe      	b.n	8004fe2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8004fe4:	697b      	ldr	r3, [r7, #20]
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3718      	adds	r7, #24
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	200048a0 	.word	0x200048a0
 8004ff4:	0800658c 	.word	0x0800658c
 8004ff8:	08005131 	.word	0x08005131
 8004ffc:	200048a4 	.word	0x200048a4

08005000 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08a      	sub	sp, #40	; 0x28
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
 800500c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800500e:	2300      	movs	r3, #0
 8005010:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d109      	bne.n	800502c <xTimerGenericCommand+0x2c>
 8005018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800501c:	f383 8811 	msr	BASEPRI, r3
 8005020:	f3bf 8f6f 	isb	sy
 8005024:	f3bf 8f4f 	dsb	sy
 8005028:	623b      	str	r3, [r7, #32]
 800502a:	e7fe      	b.n	800502a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800502c:	4b19      	ldr	r3, [pc, #100]	; (8005094 <xTimerGenericCommand+0x94>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d02a      	beq.n	800508a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2b05      	cmp	r3, #5
 8005044:	dc18      	bgt.n	8005078 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005046:	f7ff feb5 	bl	8004db4 <xTaskGetSchedulerState>
 800504a:	4603      	mov	r3, r0
 800504c:	2b02      	cmp	r3, #2
 800504e:	d109      	bne.n	8005064 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005050:	4b10      	ldr	r3, [pc, #64]	; (8005094 <xTimerGenericCommand+0x94>)
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	f107 0110 	add.w	r1, r7, #16
 8005058:	2300      	movs	r3, #0
 800505a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800505c:	f7fe fc4e 	bl	80038fc <xQueueGenericSend>
 8005060:	6278      	str	r0, [r7, #36]	; 0x24
 8005062:	e012      	b.n	800508a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005064:	4b0b      	ldr	r3, [pc, #44]	; (8005094 <xTimerGenericCommand+0x94>)
 8005066:	6818      	ldr	r0, [r3, #0]
 8005068:	f107 0110 	add.w	r1, r7, #16
 800506c:	2300      	movs	r3, #0
 800506e:	2200      	movs	r2, #0
 8005070:	f7fe fc44 	bl	80038fc <xQueueGenericSend>
 8005074:	6278      	str	r0, [r7, #36]	; 0x24
 8005076:	e008      	b.n	800508a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005078:	4b06      	ldr	r3, [pc, #24]	; (8005094 <xTimerGenericCommand+0x94>)
 800507a:	6818      	ldr	r0, [r3, #0]
 800507c:	f107 0110 	add.w	r1, r7, #16
 8005080:	2300      	movs	r3, #0
 8005082:	683a      	ldr	r2, [r7, #0]
 8005084:	f7fe fd34 	bl	8003af0 <xQueueGenericSendFromISR>
 8005088:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800508c:	4618      	mov	r0, r3
 800508e:	3728      	adds	r7, #40	; 0x28
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	200048a0 	.word	0x200048a0

08005098 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b088      	sub	sp, #32
 800509c:	af02      	add	r7, sp, #8
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050a2:	4b22      	ldr	r3, [pc, #136]	; (800512c <prvProcessExpiredTimer+0x94>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	3304      	adds	r3, #4
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7fe f877 	bl	80031a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050bc:	f003 0304 	and.w	r3, r3, #4
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d021      	beq.n	8005108 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	699a      	ldr	r2, [r3, #24]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	18d1      	adds	r1, r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	6978      	ldr	r0, [r7, #20]
 80050d2:	f000 f8d1 	bl	8005278 <prvInsertTimerInActiveList>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01e      	beq.n	800511a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050dc:	2300      	movs	r3, #0
 80050de:	9300      	str	r3, [sp, #0]
 80050e0:	2300      	movs	r3, #0
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	2100      	movs	r1, #0
 80050e6:	6978      	ldr	r0, [r7, #20]
 80050e8:	f7ff ff8a 	bl	8005000 <xTimerGenericCommand>
 80050ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d112      	bne.n	800511a <prvProcessExpiredTimer+0x82>
 80050f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f8:	f383 8811 	msr	BASEPRI, r3
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	e7fe      	b.n	8005106 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800510e:	f023 0301 	bic.w	r3, r3, #1
 8005112:	b2da      	uxtb	r2, r3
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	6a1b      	ldr	r3, [r3, #32]
 800511e:	6978      	ldr	r0, [r7, #20]
 8005120:	4798      	blx	r3
}
 8005122:	bf00      	nop
 8005124:	3718      	adds	r7, #24
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	20004898 	.word	0x20004898

08005130 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005138:	f107 0308 	add.w	r3, r7, #8
 800513c:	4618      	mov	r0, r3
 800513e:	f000 f857 	bl	80051f0 <prvGetNextExpireTime>
 8005142:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	4619      	mov	r1, r3
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f000 f803 	bl	8005154 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800514e:	f000 f8d5 	bl	80052fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005152:	e7f1      	b.n	8005138 <prvTimerTask+0x8>

08005154 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800515e:	f7ff fa57 	bl	8004610 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005162:	f107 0308 	add.w	r3, r7, #8
 8005166:	4618      	mov	r0, r3
 8005168:	f000 f866 	bl	8005238 <prvSampleTimeNow>
 800516c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d130      	bne.n	80051d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10a      	bne.n	8005190 <prvProcessTimerOrBlockTask+0x3c>
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	429a      	cmp	r2, r3
 8005180:	d806      	bhi.n	8005190 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005182:	f7ff fa53 	bl	800462c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005186:	68f9      	ldr	r1, [r7, #12]
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f7ff ff85 	bl	8005098 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800518e:	e024      	b.n	80051da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d008      	beq.n	80051a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005196:	4b13      	ldr	r3, [pc, #76]	; (80051e4 <prvProcessTimerOrBlockTask+0x90>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <prvProcessTimerOrBlockTask+0x50>
 80051a0:	2301      	movs	r3, #1
 80051a2:	e000      	b.n	80051a6 <prvProcessTimerOrBlockTask+0x52>
 80051a4:	2300      	movs	r3, #0
 80051a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80051a8:	4b0f      	ldr	r3, [pc, #60]	; (80051e8 <prvProcessTimerOrBlockTask+0x94>)
 80051aa:	6818      	ldr	r0, [r3, #0]
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	4619      	mov	r1, r3
 80051b6:	f7fe ffc1 	bl	800413c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80051ba:	f7ff fa37 	bl	800462c <xTaskResumeAll>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10a      	bne.n	80051da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80051c4:	4b09      	ldr	r3, [pc, #36]	; (80051ec <prvProcessTimerOrBlockTask+0x98>)
 80051c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051ca:	601a      	str	r2, [r3, #0]
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	f3bf 8f6f 	isb	sy
}
 80051d4:	e001      	b.n	80051da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80051d6:	f7ff fa29 	bl	800462c <xTaskResumeAll>
}
 80051da:	bf00      	nop
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	2000489c 	.word	0x2000489c
 80051e8:	200048a0 	.word	0x200048a0
 80051ec:	e000ed04 	.word	0xe000ed04

080051f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80051f8:	4b0e      	ldr	r3, [pc, #56]	; (8005234 <prvGetNextExpireTime+0x44>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <prvGetNextExpireTime+0x16>
 8005202:	2201      	movs	r2, #1
 8005204:	e000      	b.n	8005208 <prvGetNextExpireTime+0x18>
 8005206:	2200      	movs	r2, #0
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d105      	bne.n	8005220 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005214:	4b07      	ldr	r3, [pc, #28]	; (8005234 <prvGetNextExpireTime+0x44>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	60fb      	str	r3, [r7, #12]
 800521e:	e001      	b.n	8005224 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005224:	68fb      	ldr	r3, [r7, #12]
}
 8005226:	4618      	mov	r0, r3
 8005228:	3714      	adds	r7, #20
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	20004898 	.word	0x20004898

08005238 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005240:	f7ff fa90 	bl	8004764 <xTaskGetTickCount>
 8005244:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005246:	4b0b      	ldr	r3, [pc, #44]	; (8005274 <prvSampleTimeNow+0x3c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	429a      	cmp	r2, r3
 800524e:	d205      	bcs.n	800525c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005250:	f000 f930 	bl	80054b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	601a      	str	r2, [r3, #0]
 800525a:	e002      	b.n	8005262 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005262:	4a04      	ldr	r2, [pc, #16]	; (8005274 <prvSampleTimeNow+0x3c>)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005268:	68fb      	ldr	r3, [r7, #12]
}
 800526a:	4618      	mov	r0, r3
 800526c:	3710      	adds	r7, #16
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	200048a8 	.word	0x200048a8

08005278 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b086      	sub	sp, #24
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
 8005284:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	429a      	cmp	r2, r3
 800529c:	d812      	bhi.n	80052c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	1ad2      	subs	r2, r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d302      	bcc.n	80052b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80052ac:	2301      	movs	r3, #1
 80052ae:	617b      	str	r3, [r7, #20]
 80052b0:	e01b      	b.n	80052ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80052b2:	4b10      	ldr	r3, [pc, #64]	; (80052f4 <prvInsertTimerInActiveList+0x7c>)
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	3304      	adds	r3, #4
 80052ba:	4619      	mov	r1, r3
 80052bc:	4610      	mov	r0, r2
 80052be:	f7fd ff38 	bl	8003132 <vListInsert>
 80052c2:	e012      	b.n	80052ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d206      	bcs.n	80052da <prvInsertTimerInActiveList+0x62>
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d302      	bcc.n	80052da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80052d4:	2301      	movs	r3, #1
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	e007      	b.n	80052ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052da:	4b07      	ldr	r3, [pc, #28]	; (80052f8 <prvInsertTimerInActiveList+0x80>)
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	3304      	adds	r3, #4
 80052e2:	4619      	mov	r1, r3
 80052e4:	4610      	mov	r0, r2
 80052e6:	f7fd ff24 	bl	8003132 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80052ea:	697b      	ldr	r3, [r7, #20]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	2000489c 	.word	0x2000489c
 80052f8:	20004898 	.word	0x20004898

080052fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08e      	sub	sp, #56	; 0x38
 8005300:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005302:	e0c6      	b.n	8005492 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	da17      	bge.n	800533a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800530a:	1d3b      	adds	r3, r7, #4
 800530c:	3304      	adds	r3, #4
 800530e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005312:	2b00      	cmp	r3, #0
 8005314:	d109      	bne.n	800532a <prvProcessReceivedCommands+0x2e>
 8005316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531a:	f383 8811 	msr	BASEPRI, r3
 800531e:	f3bf 8f6f 	isb	sy
 8005322:	f3bf 8f4f 	dsb	sy
 8005326:	61fb      	str	r3, [r7, #28]
 8005328:	e7fe      	b.n	8005328 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800532a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005330:	6850      	ldr	r0, [r2, #4]
 8005332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005334:	6892      	ldr	r2, [r2, #8]
 8005336:	4611      	mov	r1, r2
 8005338:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	f2c0 80a7 	blt.w	8005490 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d004      	beq.n	8005358 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800534e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005350:	3304      	adds	r3, #4
 8005352:	4618      	mov	r0, r3
 8005354:	f7fd ff26 	bl	80031a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005358:	463b      	mov	r3, r7
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff ff6c 	bl	8005238 <prvSampleTimeNow>
 8005360:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b09      	cmp	r3, #9
 8005366:	f200 8094 	bhi.w	8005492 <prvProcessReceivedCommands+0x196>
 800536a:	a201      	add	r2, pc, #4	; (adr r2, 8005370 <prvProcessReceivedCommands+0x74>)
 800536c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005370:	08005399 	.word	0x08005399
 8005374:	08005399 	.word	0x08005399
 8005378:	08005399 	.word	0x08005399
 800537c:	0800540b 	.word	0x0800540b
 8005380:	0800541f 	.word	0x0800541f
 8005384:	08005467 	.word	0x08005467
 8005388:	08005399 	.word	0x08005399
 800538c:	08005399 	.word	0x08005399
 8005390:	0800540b 	.word	0x0800540b
 8005394:	0800541f 	.word	0x0800541f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800539a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800539e:	f043 0301 	orr.w	r3, r3, #1
 80053a2:	b2da      	uxtb	r2, r3
 80053a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	18d1      	adds	r1, r2, r3
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053b8:	f7ff ff5e 	bl	8005278 <prvInsertTimerInActiveList>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d067      	beq.n	8005492 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d05c      	beq.n	8005492 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	441a      	add	r2, r3
 80053e0:	2300      	movs	r3, #0
 80053e2:	9300      	str	r3, [sp, #0]
 80053e4:	2300      	movs	r3, #0
 80053e6:	2100      	movs	r1, #0
 80053e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053ea:	f7ff fe09 	bl	8005000 <xTimerGenericCommand>
 80053ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d14d      	bne.n	8005492 <prvProcessReceivedCommands+0x196>
 80053f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053fa:	f383 8811 	msr	BASEPRI, r3
 80053fe:	f3bf 8f6f 	isb	sy
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	61bb      	str	r3, [r7, #24]
 8005408:	e7fe      	b.n	8005408 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800540a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005410:	f023 0301 	bic.w	r3, r3, #1
 8005414:	b2da      	uxtb	r2, r3
 8005416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005418:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800541c:	e039      	b.n	8005492 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800541e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005420:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	b2da      	uxtb	r2, r3
 800542a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005434:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d109      	bne.n	8005452 <prvProcessReceivedCommands+0x156>
 800543e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005442:	f383 8811 	msr	BASEPRI, r3
 8005446:	f3bf 8f6f 	isb	sy
 800544a:	f3bf 8f4f 	dsb	sy
 800544e:	617b      	str	r3, [r7, #20]
 8005450:	e7fe      	b.n	8005450 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005454:	699a      	ldr	r2, [r3, #24]
 8005456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005458:	18d1      	adds	r1, r2, r3
 800545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800545e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005460:	f7ff ff0a 	bl	8005278 <prvInsertTimerInActiveList>
					break;
 8005464:	e015      	b.n	8005492 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005468:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d103      	bne.n	800547c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8005474:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005476:	f7fd fcf7 	bl	8002e68 <vPortFree>
 800547a:	e00a      	b.n	8005492 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800547c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800547e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005482:	f023 0301 	bic.w	r3, r3, #1
 8005486:	b2da      	uxtb	r2, r3
 8005488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800548a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800548e:	e000      	b.n	8005492 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005490:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005492:	4b07      	ldr	r3, [pc, #28]	; (80054b0 <prvProcessReceivedCommands+0x1b4>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	1d39      	adds	r1, r7, #4
 8005498:	2200      	movs	r2, #0
 800549a:	4618      	mov	r0, r3
 800549c:	f7fe fbbc 	bl	8003c18 <xQueueReceive>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f47f af2e 	bne.w	8005304 <prvProcessReceivedCommands+0x8>
	}
}
 80054a8:	bf00      	nop
 80054aa:	3730      	adds	r7, #48	; 0x30
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	200048a0 	.word	0x200048a0

080054b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b088      	sub	sp, #32
 80054b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80054ba:	e047      	b.n	800554c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80054bc:	4b2d      	ldr	r3, [pc, #180]	; (8005574 <prvSwitchTimerLists+0xc0>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054c6:	4b2b      	ldr	r3, [pc, #172]	; (8005574 <prvSwitchTimerLists+0xc0>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	3304      	adds	r3, #4
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7fd fe65 	bl	80031a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054e8:	f003 0304 	and.w	r3, r3, #4
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d02d      	beq.n	800554c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4413      	add	r3, r2
 80054f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d90e      	bls.n	8005520 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800550e:	4b19      	ldr	r3, [pc, #100]	; (8005574 <prvSwitchTimerLists+0xc0>)
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	3304      	adds	r3, #4
 8005516:	4619      	mov	r1, r3
 8005518:	4610      	mov	r0, r2
 800551a:	f7fd fe0a 	bl	8003132 <vListInsert>
 800551e:	e015      	b.n	800554c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005520:	2300      	movs	r3, #0
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	2300      	movs	r3, #0
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	2100      	movs	r1, #0
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f7ff fd68 	bl	8005000 <xTimerGenericCommand>
 8005530:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d109      	bne.n	800554c <prvSwitchTimerLists+0x98>
 8005538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553c:	f383 8811 	msr	BASEPRI, r3
 8005540:	f3bf 8f6f 	isb	sy
 8005544:	f3bf 8f4f 	dsb	sy
 8005548:	603b      	str	r3, [r7, #0]
 800554a:	e7fe      	b.n	800554a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800554c:	4b09      	ldr	r3, [pc, #36]	; (8005574 <prvSwitchTimerLists+0xc0>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1b2      	bne.n	80054bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005556:	4b07      	ldr	r3, [pc, #28]	; (8005574 <prvSwitchTimerLists+0xc0>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800555c:	4b06      	ldr	r3, [pc, #24]	; (8005578 <prvSwitchTimerLists+0xc4>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a04      	ldr	r2, [pc, #16]	; (8005574 <prvSwitchTimerLists+0xc0>)
 8005562:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005564:	4a04      	ldr	r2, [pc, #16]	; (8005578 <prvSwitchTimerLists+0xc4>)
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	6013      	str	r3, [r2, #0]
}
 800556a:	bf00      	nop
 800556c:	3718      	adds	r7, #24
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	20004898 	.word	0x20004898
 8005578:	2000489c 	.word	0x2000489c

0800557c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005582:	f7fd ff63 	bl	800344c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005586:	4b15      	ldr	r3, [pc, #84]	; (80055dc <prvCheckForValidListAndQueue+0x60>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d120      	bne.n	80055d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800558e:	4814      	ldr	r0, [pc, #80]	; (80055e0 <prvCheckForValidListAndQueue+0x64>)
 8005590:	f7fd fd7e 	bl	8003090 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005594:	4813      	ldr	r0, [pc, #76]	; (80055e4 <prvCheckForValidListAndQueue+0x68>)
 8005596:	f7fd fd7b 	bl	8003090 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800559a:	4b13      	ldr	r3, [pc, #76]	; (80055e8 <prvCheckForValidListAndQueue+0x6c>)
 800559c:	4a10      	ldr	r2, [pc, #64]	; (80055e0 <prvCheckForValidListAndQueue+0x64>)
 800559e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80055a0:	4b12      	ldr	r3, [pc, #72]	; (80055ec <prvCheckForValidListAndQueue+0x70>)
 80055a2:	4a10      	ldr	r2, [pc, #64]	; (80055e4 <prvCheckForValidListAndQueue+0x68>)
 80055a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80055a6:	2300      	movs	r3, #0
 80055a8:	9300      	str	r3, [sp, #0]
 80055aa:	4b11      	ldr	r3, [pc, #68]	; (80055f0 <prvCheckForValidListAndQueue+0x74>)
 80055ac:	4a11      	ldr	r2, [pc, #68]	; (80055f4 <prvCheckForValidListAndQueue+0x78>)
 80055ae:	2110      	movs	r1, #16
 80055b0:	200a      	movs	r0, #10
 80055b2:	f7fe f8cd 	bl	8003750 <xQueueGenericCreateStatic>
 80055b6:	4602      	mov	r2, r0
 80055b8:	4b08      	ldr	r3, [pc, #32]	; (80055dc <prvCheckForValidListAndQueue+0x60>)
 80055ba:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80055bc:	4b07      	ldr	r3, [pc, #28]	; (80055dc <prvCheckForValidListAndQueue+0x60>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d005      	beq.n	80055d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80055c4:	4b05      	ldr	r3, [pc, #20]	; (80055dc <prvCheckForValidListAndQueue+0x60>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	490b      	ldr	r1, [pc, #44]	; (80055f8 <prvCheckForValidListAndQueue+0x7c>)
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fe fd8e 	bl	80040ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055d0:	f7fd ff6a 	bl	80034a8 <vPortExitCritical>
}
 80055d4:	bf00      	nop
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	200048a0 	.word	0x200048a0
 80055e0:	20004870 	.word	0x20004870
 80055e4:	20004884 	.word	0x20004884
 80055e8:	20004898 	.word	0x20004898
 80055ec:	2000489c 	.word	0x2000489c
 80055f0:	2000494c 	.word	0x2000494c
 80055f4:	200048ac 	.word	0x200048ac
 80055f8:	08006594 	.word	0x08006594

080055fc <__errno>:
 80055fc:	4b01      	ldr	r3, [pc, #4]	; (8005604 <__errno+0x8>)
 80055fe:	6818      	ldr	r0, [r3, #0]
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	20000010 	.word	0x20000010

08005608 <__libc_init_array>:
 8005608:	b570      	push	{r4, r5, r6, lr}
 800560a:	4e0d      	ldr	r6, [pc, #52]	; (8005640 <__libc_init_array+0x38>)
 800560c:	4c0d      	ldr	r4, [pc, #52]	; (8005644 <__libc_init_array+0x3c>)
 800560e:	1ba4      	subs	r4, r4, r6
 8005610:	10a4      	asrs	r4, r4, #2
 8005612:	2500      	movs	r5, #0
 8005614:	42a5      	cmp	r5, r4
 8005616:	d109      	bne.n	800562c <__libc_init_array+0x24>
 8005618:	4e0b      	ldr	r6, [pc, #44]	; (8005648 <__libc_init_array+0x40>)
 800561a:	4c0c      	ldr	r4, [pc, #48]	; (800564c <__libc_init_array+0x44>)
 800561c:	f000 ff74 	bl	8006508 <_init>
 8005620:	1ba4      	subs	r4, r4, r6
 8005622:	10a4      	asrs	r4, r4, #2
 8005624:	2500      	movs	r5, #0
 8005626:	42a5      	cmp	r5, r4
 8005628:	d105      	bne.n	8005636 <__libc_init_array+0x2e>
 800562a:	bd70      	pop	{r4, r5, r6, pc}
 800562c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005630:	4798      	blx	r3
 8005632:	3501      	adds	r5, #1
 8005634:	e7ee      	b.n	8005614 <__libc_init_array+0xc>
 8005636:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800563a:	4798      	blx	r3
 800563c:	3501      	adds	r5, #1
 800563e:	e7f2      	b.n	8005626 <__libc_init_array+0x1e>
 8005640:	080066d8 	.word	0x080066d8
 8005644:	080066d8 	.word	0x080066d8
 8005648:	080066d8 	.word	0x080066d8
 800564c:	080066dc 	.word	0x080066dc

08005650 <memcpy>:
 8005650:	b510      	push	{r4, lr}
 8005652:	1e43      	subs	r3, r0, #1
 8005654:	440a      	add	r2, r1
 8005656:	4291      	cmp	r1, r2
 8005658:	d100      	bne.n	800565c <memcpy+0xc>
 800565a:	bd10      	pop	{r4, pc}
 800565c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005660:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005664:	e7f7      	b.n	8005656 <memcpy+0x6>

08005666 <memset>:
 8005666:	4402      	add	r2, r0
 8005668:	4603      	mov	r3, r0
 800566a:	4293      	cmp	r3, r2
 800566c:	d100      	bne.n	8005670 <memset+0xa>
 800566e:	4770      	bx	lr
 8005670:	f803 1b01 	strb.w	r1, [r3], #1
 8005674:	e7f9      	b.n	800566a <memset+0x4>
	...

08005678 <iprintf>:
 8005678:	b40f      	push	{r0, r1, r2, r3}
 800567a:	4b0a      	ldr	r3, [pc, #40]	; (80056a4 <iprintf+0x2c>)
 800567c:	b513      	push	{r0, r1, r4, lr}
 800567e:	681c      	ldr	r4, [r3, #0]
 8005680:	b124      	cbz	r4, 800568c <iprintf+0x14>
 8005682:	69a3      	ldr	r3, [r4, #24]
 8005684:	b913      	cbnz	r3, 800568c <iprintf+0x14>
 8005686:	4620      	mov	r0, r4
 8005688:	f000 fa22 	bl	8005ad0 <__sinit>
 800568c:	ab05      	add	r3, sp, #20
 800568e:	9a04      	ldr	r2, [sp, #16]
 8005690:	68a1      	ldr	r1, [r4, #8]
 8005692:	9301      	str	r3, [sp, #4]
 8005694:	4620      	mov	r0, r4
 8005696:	f000 fbdb 	bl	8005e50 <_vfiprintf_r>
 800569a:	b002      	add	sp, #8
 800569c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056a0:	b004      	add	sp, #16
 80056a2:	4770      	bx	lr
 80056a4:	20000010 	.word	0x20000010

080056a8 <_puts_r>:
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	460e      	mov	r6, r1
 80056ac:	4605      	mov	r5, r0
 80056ae:	b118      	cbz	r0, 80056b8 <_puts_r+0x10>
 80056b0:	6983      	ldr	r3, [r0, #24]
 80056b2:	b90b      	cbnz	r3, 80056b8 <_puts_r+0x10>
 80056b4:	f000 fa0c 	bl	8005ad0 <__sinit>
 80056b8:	69ab      	ldr	r3, [r5, #24]
 80056ba:	68ac      	ldr	r4, [r5, #8]
 80056bc:	b913      	cbnz	r3, 80056c4 <_puts_r+0x1c>
 80056be:	4628      	mov	r0, r5
 80056c0:	f000 fa06 	bl	8005ad0 <__sinit>
 80056c4:	4b23      	ldr	r3, [pc, #140]	; (8005754 <_puts_r+0xac>)
 80056c6:	429c      	cmp	r4, r3
 80056c8:	d117      	bne.n	80056fa <_puts_r+0x52>
 80056ca:	686c      	ldr	r4, [r5, #4]
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	071b      	lsls	r3, r3, #28
 80056d0:	d51d      	bpl.n	800570e <_puts_r+0x66>
 80056d2:	6923      	ldr	r3, [r4, #16]
 80056d4:	b1db      	cbz	r3, 800570e <_puts_r+0x66>
 80056d6:	3e01      	subs	r6, #1
 80056d8:	68a3      	ldr	r3, [r4, #8]
 80056da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80056de:	3b01      	subs	r3, #1
 80056e0:	60a3      	str	r3, [r4, #8]
 80056e2:	b9e9      	cbnz	r1, 8005720 <_puts_r+0x78>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	da2e      	bge.n	8005746 <_puts_r+0x9e>
 80056e8:	4622      	mov	r2, r4
 80056ea:	210a      	movs	r1, #10
 80056ec:	4628      	mov	r0, r5
 80056ee:	f000 f83f 	bl	8005770 <__swbuf_r>
 80056f2:	3001      	adds	r0, #1
 80056f4:	d011      	beq.n	800571a <_puts_r+0x72>
 80056f6:	200a      	movs	r0, #10
 80056f8:	e011      	b.n	800571e <_puts_r+0x76>
 80056fa:	4b17      	ldr	r3, [pc, #92]	; (8005758 <_puts_r+0xb0>)
 80056fc:	429c      	cmp	r4, r3
 80056fe:	d101      	bne.n	8005704 <_puts_r+0x5c>
 8005700:	68ac      	ldr	r4, [r5, #8]
 8005702:	e7e3      	b.n	80056cc <_puts_r+0x24>
 8005704:	4b15      	ldr	r3, [pc, #84]	; (800575c <_puts_r+0xb4>)
 8005706:	429c      	cmp	r4, r3
 8005708:	bf08      	it	eq
 800570a:	68ec      	ldreq	r4, [r5, #12]
 800570c:	e7de      	b.n	80056cc <_puts_r+0x24>
 800570e:	4621      	mov	r1, r4
 8005710:	4628      	mov	r0, r5
 8005712:	f000 f87f 	bl	8005814 <__swsetup_r>
 8005716:	2800      	cmp	r0, #0
 8005718:	d0dd      	beq.n	80056d6 <_puts_r+0x2e>
 800571a:	f04f 30ff 	mov.w	r0, #4294967295
 800571e:	bd70      	pop	{r4, r5, r6, pc}
 8005720:	2b00      	cmp	r3, #0
 8005722:	da04      	bge.n	800572e <_puts_r+0x86>
 8005724:	69a2      	ldr	r2, [r4, #24]
 8005726:	429a      	cmp	r2, r3
 8005728:	dc06      	bgt.n	8005738 <_puts_r+0x90>
 800572a:	290a      	cmp	r1, #10
 800572c:	d004      	beq.n	8005738 <_puts_r+0x90>
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	1c5a      	adds	r2, r3, #1
 8005732:	6022      	str	r2, [r4, #0]
 8005734:	7019      	strb	r1, [r3, #0]
 8005736:	e7cf      	b.n	80056d8 <_puts_r+0x30>
 8005738:	4622      	mov	r2, r4
 800573a:	4628      	mov	r0, r5
 800573c:	f000 f818 	bl	8005770 <__swbuf_r>
 8005740:	3001      	adds	r0, #1
 8005742:	d1c9      	bne.n	80056d8 <_puts_r+0x30>
 8005744:	e7e9      	b.n	800571a <_puts_r+0x72>
 8005746:	6823      	ldr	r3, [r4, #0]
 8005748:	200a      	movs	r0, #10
 800574a:	1c5a      	adds	r2, r3, #1
 800574c:	6022      	str	r2, [r4, #0]
 800574e:	7018      	strb	r0, [r3, #0]
 8005750:	e7e5      	b.n	800571e <_puts_r+0x76>
 8005752:	bf00      	nop
 8005754:	0800665c 	.word	0x0800665c
 8005758:	0800667c 	.word	0x0800667c
 800575c:	0800663c 	.word	0x0800663c

08005760 <puts>:
 8005760:	4b02      	ldr	r3, [pc, #8]	; (800576c <puts+0xc>)
 8005762:	4601      	mov	r1, r0
 8005764:	6818      	ldr	r0, [r3, #0]
 8005766:	f7ff bf9f 	b.w	80056a8 <_puts_r>
 800576a:	bf00      	nop
 800576c:	20000010 	.word	0x20000010

08005770 <__swbuf_r>:
 8005770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005772:	460e      	mov	r6, r1
 8005774:	4614      	mov	r4, r2
 8005776:	4605      	mov	r5, r0
 8005778:	b118      	cbz	r0, 8005782 <__swbuf_r+0x12>
 800577a:	6983      	ldr	r3, [r0, #24]
 800577c:	b90b      	cbnz	r3, 8005782 <__swbuf_r+0x12>
 800577e:	f000 f9a7 	bl	8005ad0 <__sinit>
 8005782:	4b21      	ldr	r3, [pc, #132]	; (8005808 <__swbuf_r+0x98>)
 8005784:	429c      	cmp	r4, r3
 8005786:	d12a      	bne.n	80057de <__swbuf_r+0x6e>
 8005788:	686c      	ldr	r4, [r5, #4]
 800578a:	69a3      	ldr	r3, [r4, #24]
 800578c:	60a3      	str	r3, [r4, #8]
 800578e:	89a3      	ldrh	r3, [r4, #12]
 8005790:	071a      	lsls	r2, r3, #28
 8005792:	d52e      	bpl.n	80057f2 <__swbuf_r+0x82>
 8005794:	6923      	ldr	r3, [r4, #16]
 8005796:	b363      	cbz	r3, 80057f2 <__swbuf_r+0x82>
 8005798:	6923      	ldr	r3, [r4, #16]
 800579a:	6820      	ldr	r0, [r4, #0]
 800579c:	1ac0      	subs	r0, r0, r3
 800579e:	6963      	ldr	r3, [r4, #20]
 80057a0:	b2f6      	uxtb	r6, r6
 80057a2:	4283      	cmp	r3, r0
 80057a4:	4637      	mov	r7, r6
 80057a6:	dc04      	bgt.n	80057b2 <__swbuf_r+0x42>
 80057a8:	4621      	mov	r1, r4
 80057aa:	4628      	mov	r0, r5
 80057ac:	f000 f926 	bl	80059fc <_fflush_r>
 80057b0:	bb28      	cbnz	r0, 80057fe <__swbuf_r+0x8e>
 80057b2:	68a3      	ldr	r3, [r4, #8]
 80057b4:	3b01      	subs	r3, #1
 80057b6:	60a3      	str	r3, [r4, #8]
 80057b8:	6823      	ldr	r3, [r4, #0]
 80057ba:	1c5a      	adds	r2, r3, #1
 80057bc:	6022      	str	r2, [r4, #0]
 80057be:	701e      	strb	r6, [r3, #0]
 80057c0:	6963      	ldr	r3, [r4, #20]
 80057c2:	3001      	adds	r0, #1
 80057c4:	4283      	cmp	r3, r0
 80057c6:	d004      	beq.n	80057d2 <__swbuf_r+0x62>
 80057c8:	89a3      	ldrh	r3, [r4, #12]
 80057ca:	07db      	lsls	r3, r3, #31
 80057cc:	d519      	bpl.n	8005802 <__swbuf_r+0x92>
 80057ce:	2e0a      	cmp	r6, #10
 80057d0:	d117      	bne.n	8005802 <__swbuf_r+0x92>
 80057d2:	4621      	mov	r1, r4
 80057d4:	4628      	mov	r0, r5
 80057d6:	f000 f911 	bl	80059fc <_fflush_r>
 80057da:	b190      	cbz	r0, 8005802 <__swbuf_r+0x92>
 80057dc:	e00f      	b.n	80057fe <__swbuf_r+0x8e>
 80057de:	4b0b      	ldr	r3, [pc, #44]	; (800580c <__swbuf_r+0x9c>)
 80057e0:	429c      	cmp	r4, r3
 80057e2:	d101      	bne.n	80057e8 <__swbuf_r+0x78>
 80057e4:	68ac      	ldr	r4, [r5, #8]
 80057e6:	e7d0      	b.n	800578a <__swbuf_r+0x1a>
 80057e8:	4b09      	ldr	r3, [pc, #36]	; (8005810 <__swbuf_r+0xa0>)
 80057ea:	429c      	cmp	r4, r3
 80057ec:	bf08      	it	eq
 80057ee:	68ec      	ldreq	r4, [r5, #12]
 80057f0:	e7cb      	b.n	800578a <__swbuf_r+0x1a>
 80057f2:	4621      	mov	r1, r4
 80057f4:	4628      	mov	r0, r5
 80057f6:	f000 f80d 	bl	8005814 <__swsetup_r>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d0cc      	beq.n	8005798 <__swbuf_r+0x28>
 80057fe:	f04f 37ff 	mov.w	r7, #4294967295
 8005802:	4638      	mov	r0, r7
 8005804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005806:	bf00      	nop
 8005808:	0800665c 	.word	0x0800665c
 800580c:	0800667c 	.word	0x0800667c
 8005810:	0800663c 	.word	0x0800663c

08005814 <__swsetup_r>:
 8005814:	4b32      	ldr	r3, [pc, #200]	; (80058e0 <__swsetup_r+0xcc>)
 8005816:	b570      	push	{r4, r5, r6, lr}
 8005818:	681d      	ldr	r5, [r3, #0]
 800581a:	4606      	mov	r6, r0
 800581c:	460c      	mov	r4, r1
 800581e:	b125      	cbz	r5, 800582a <__swsetup_r+0x16>
 8005820:	69ab      	ldr	r3, [r5, #24]
 8005822:	b913      	cbnz	r3, 800582a <__swsetup_r+0x16>
 8005824:	4628      	mov	r0, r5
 8005826:	f000 f953 	bl	8005ad0 <__sinit>
 800582a:	4b2e      	ldr	r3, [pc, #184]	; (80058e4 <__swsetup_r+0xd0>)
 800582c:	429c      	cmp	r4, r3
 800582e:	d10f      	bne.n	8005850 <__swsetup_r+0x3c>
 8005830:	686c      	ldr	r4, [r5, #4]
 8005832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005836:	b29a      	uxth	r2, r3
 8005838:	0715      	lsls	r5, r2, #28
 800583a:	d42c      	bmi.n	8005896 <__swsetup_r+0x82>
 800583c:	06d0      	lsls	r0, r2, #27
 800583e:	d411      	bmi.n	8005864 <__swsetup_r+0x50>
 8005840:	2209      	movs	r2, #9
 8005842:	6032      	str	r2, [r6, #0]
 8005844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005848:	81a3      	strh	r3, [r4, #12]
 800584a:	f04f 30ff 	mov.w	r0, #4294967295
 800584e:	e03e      	b.n	80058ce <__swsetup_r+0xba>
 8005850:	4b25      	ldr	r3, [pc, #148]	; (80058e8 <__swsetup_r+0xd4>)
 8005852:	429c      	cmp	r4, r3
 8005854:	d101      	bne.n	800585a <__swsetup_r+0x46>
 8005856:	68ac      	ldr	r4, [r5, #8]
 8005858:	e7eb      	b.n	8005832 <__swsetup_r+0x1e>
 800585a:	4b24      	ldr	r3, [pc, #144]	; (80058ec <__swsetup_r+0xd8>)
 800585c:	429c      	cmp	r4, r3
 800585e:	bf08      	it	eq
 8005860:	68ec      	ldreq	r4, [r5, #12]
 8005862:	e7e6      	b.n	8005832 <__swsetup_r+0x1e>
 8005864:	0751      	lsls	r1, r2, #29
 8005866:	d512      	bpl.n	800588e <__swsetup_r+0x7a>
 8005868:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800586a:	b141      	cbz	r1, 800587e <__swsetup_r+0x6a>
 800586c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005870:	4299      	cmp	r1, r3
 8005872:	d002      	beq.n	800587a <__swsetup_r+0x66>
 8005874:	4630      	mov	r0, r6
 8005876:	f000 fa19 	bl	8005cac <_free_r>
 800587a:	2300      	movs	r3, #0
 800587c:	6363      	str	r3, [r4, #52]	; 0x34
 800587e:	89a3      	ldrh	r3, [r4, #12]
 8005880:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005884:	81a3      	strh	r3, [r4, #12]
 8005886:	2300      	movs	r3, #0
 8005888:	6063      	str	r3, [r4, #4]
 800588a:	6923      	ldr	r3, [r4, #16]
 800588c:	6023      	str	r3, [r4, #0]
 800588e:	89a3      	ldrh	r3, [r4, #12]
 8005890:	f043 0308 	orr.w	r3, r3, #8
 8005894:	81a3      	strh	r3, [r4, #12]
 8005896:	6923      	ldr	r3, [r4, #16]
 8005898:	b94b      	cbnz	r3, 80058ae <__swsetup_r+0x9a>
 800589a:	89a3      	ldrh	r3, [r4, #12]
 800589c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80058a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058a4:	d003      	beq.n	80058ae <__swsetup_r+0x9a>
 80058a6:	4621      	mov	r1, r4
 80058a8:	4630      	mov	r0, r6
 80058aa:	f000 f9bf 	bl	8005c2c <__smakebuf_r>
 80058ae:	89a2      	ldrh	r2, [r4, #12]
 80058b0:	f012 0301 	ands.w	r3, r2, #1
 80058b4:	d00c      	beq.n	80058d0 <__swsetup_r+0xbc>
 80058b6:	2300      	movs	r3, #0
 80058b8:	60a3      	str	r3, [r4, #8]
 80058ba:	6963      	ldr	r3, [r4, #20]
 80058bc:	425b      	negs	r3, r3
 80058be:	61a3      	str	r3, [r4, #24]
 80058c0:	6923      	ldr	r3, [r4, #16]
 80058c2:	b953      	cbnz	r3, 80058da <__swsetup_r+0xc6>
 80058c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058c8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80058cc:	d1ba      	bne.n	8005844 <__swsetup_r+0x30>
 80058ce:	bd70      	pop	{r4, r5, r6, pc}
 80058d0:	0792      	lsls	r2, r2, #30
 80058d2:	bf58      	it	pl
 80058d4:	6963      	ldrpl	r3, [r4, #20]
 80058d6:	60a3      	str	r3, [r4, #8]
 80058d8:	e7f2      	b.n	80058c0 <__swsetup_r+0xac>
 80058da:	2000      	movs	r0, #0
 80058dc:	e7f7      	b.n	80058ce <__swsetup_r+0xba>
 80058de:	bf00      	nop
 80058e0:	20000010 	.word	0x20000010
 80058e4:	0800665c 	.word	0x0800665c
 80058e8:	0800667c 	.word	0x0800667c
 80058ec:	0800663c 	.word	0x0800663c

080058f0 <__sflush_r>:
 80058f0:	898a      	ldrh	r2, [r1, #12]
 80058f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058f6:	4605      	mov	r5, r0
 80058f8:	0710      	lsls	r0, r2, #28
 80058fa:	460c      	mov	r4, r1
 80058fc:	d458      	bmi.n	80059b0 <__sflush_r+0xc0>
 80058fe:	684b      	ldr	r3, [r1, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	dc05      	bgt.n	8005910 <__sflush_r+0x20>
 8005904:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005906:	2b00      	cmp	r3, #0
 8005908:	dc02      	bgt.n	8005910 <__sflush_r+0x20>
 800590a:	2000      	movs	r0, #0
 800590c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005910:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005912:	2e00      	cmp	r6, #0
 8005914:	d0f9      	beq.n	800590a <__sflush_r+0x1a>
 8005916:	2300      	movs	r3, #0
 8005918:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800591c:	682f      	ldr	r7, [r5, #0]
 800591e:	6a21      	ldr	r1, [r4, #32]
 8005920:	602b      	str	r3, [r5, #0]
 8005922:	d032      	beq.n	800598a <__sflush_r+0x9a>
 8005924:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005926:	89a3      	ldrh	r3, [r4, #12]
 8005928:	075a      	lsls	r2, r3, #29
 800592a:	d505      	bpl.n	8005938 <__sflush_r+0x48>
 800592c:	6863      	ldr	r3, [r4, #4]
 800592e:	1ac0      	subs	r0, r0, r3
 8005930:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005932:	b10b      	cbz	r3, 8005938 <__sflush_r+0x48>
 8005934:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005936:	1ac0      	subs	r0, r0, r3
 8005938:	2300      	movs	r3, #0
 800593a:	4602      	mov	r2, r0
 800593c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800593e:	6a21      	ldr	r1, [r4, #32]
 8005940:	4628      	mov	r0, r5
 8005942:	47b0      	blx	r6
 8005944:	1c43      	adds	r3, r0, #1
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	d106      	bne.n	8005958 <__sflush_r+0x68>
 800594a:	6829      	ldr	r1, [r5, #0]
 800594c:	291d      	cmp	r1, #29
 800594e:	d848      	bhi.n	80059e2 <__sflush_r+0xf2>
 8005950:	4a29      	ldr	r2, [pc, #164]	; (80059f8 <__sflush_r+0x108>)
 8005952:	40ca      	lsrs	r2, r1
 8005954:	07d6      	lsls	r6, r2, #31
 8005956:	d544      	bpl.n	80059e2 <__sflush_r+0xf2>
 8005958:	2200      	movs	r2, #0
 800595a:	6062      	str	r2, [r4, #4]
 800595c:	04d9      	lsls	r1, r3, #19
 800595e:	6922      	ldr	r2, [r4, #16]
 8005960:	6022      	str	r2, [r4, #0]
 8005962:	d504      	bpl.n	800596e <__sflush_r+0x7e>
 8005964:	1c42      	adds	r2, r0, #1
 8005966:	d101      	bne.n	800596c <__sflush_r+0x7c>
 8005968:	682b      	ldr	r3, [r5, #0]
 800596a:	b903      	cbnz	r3, 800596e <__sflush_r+0x7e>
 800596c:	6560      	str	r0, [r4, #84]	; 0x54
 800596e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005970:	602f      	str	r7, [r5, #0]
 8005972:	2900      	cmp	r1, #0
 8005974:	d0c9      	beq.n	800590a <__sflush_r+0x1a>
 8005976:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800597a:	4299      	cmp	r1, r3
 800597c:	d002      	beq.n	8005984 <__sflush_r+0x94>
 800597e:	4628      	mov	r0, r5
 8005980:	f000 f994 	bl	8005cac <_free_r>
 8005984:	2000      	movs	r0, #0
 8005986:	6360      	str	r0, [r4, #52]	; 0x34
 8005988:	e7c0      	b.n	800590c <__sflush_r+0x1c>
 800598a:	2301      	movs	r3, #1
 800598c:	4628      	mov	r0, r5
 800598e:	47b0      	blx	r6
 8005990:	1c41      	adds	r1, r0, #1
 8005992:	d1c8      	bne.n	8005926 <__sflush_r+0x36>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d0c5      	beq.n	8005926 <__sflush_r+0x36>
 800599a:	2b1d      	cmp	r3, #29
 800599c:	d001      	beq.n	80059a2 <__sflush_r+0xb2>
 800599e:	2b16      	cmp	r3, #22
 80059a0:	d101      	bne.n	80059a6 <__sflush_r+0xb6>
 80059a2:	602f      	str	r7, [r5, #0]
 80059a4:	e7b1      	b.n	800590a <__sflush_r+0x1a>
 80059a6:	89a3      	ldrh	r3, [r4, #12]
 80059a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059ac:	81a3      	strh	r3, [r4, #12]
 80059ae:	e7ad      	b.n	800590c <__sflush_r+0x1c>
 80059b0:	690f      	ldr	r7, [r1, #16]
 80059b2:	2f00      	cmp	r7, #0
 80059b4:	d0a9      	beq.n	800590a <__sflush_r+0x1a>
 80059b6:	0793      	lsls	r3, r2, #30
 80059b8:	680e      	ldr	r6, [r1, #0]
 80059ba:	bf08      	it	eq
 80059bc:	694b      	ldreq	r3, [r1, #20]
 80059be:	600f      	str	r7, [r1, #0]
 80059c0:	bf18      	it	ne
 80059c2:	2300      	movne	r3, #0
 80059c4:	eba6 0807 	sub.w	r8, r6, r7
 80059c8:	608b      	str	r3, [r1, #8]
 80059ca:	f1b8 0f00 	cmp.w	r8, #0
 80059ce:	dd9c      	ble.n	800590a <__sflush_r+0x1a>
 80059d0:	4643      	mov	r3, r8
 80059d2:	463a      	mov	r2, r7
 80059d4:	6a21      	ldr	r1, [r4, #32]
 80059d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80059d8:	4628      	mov	r0, r5
 80059da:	47b0      	blx	r6
 80059dc:	2800      	cmp	r0, #0
 80059de:	dc06      	bgt.n	80059ee <__sflush_r+0xfe>
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059e6:	81a3      	strh	r3, [r4, #12]
 80059e8:	f04f 30ff 	mov.w	r0, #4294967295
 80059ec:	e78e      	b.n	800590c <__sflush_r+0x1c>
 80059ee:	4407      	add	r7, r0
 80059f0:	eba8 0800 	sub.w	r8, r8, r0
 80059f4:	e7e9      	b.n	80059ca <__sflush_r+0xda>
 80059f6:	bf00      	nop
 80059f8:	20400001 	.word	0x20400001

080059fc <_fflush_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	690b      	ldr	r3, [r1, #16]
 8005a00:	4605      	mov	r5, r0
 8005a02:	460c      	mov	r4, r1
 8005a04:	b1db      	cbz	r3, 8005a3e <_fflush_r+0x42>
 8005a06:	b118      	cbz	r0, 8005a10 <_fflush_r+0x14>
 8005a08:	6983      	ldr	r3, [r0, #24]
 8005a0a:	b90b      	cbnz	r3, 8005a10 <_fflush_r+0x14>
 8005a0c:	f000 f860 	bl	8005ad0 <__sinit>
 8005a10:	4b0c      	ldr	r3, [pc, #48]	; (8005a44 <_fflush_r+0x48>)
 8005a12:	429c      	cmp	r4, r3
 8005a14:	d109      	bne.n	8005a2a <_fflush_r+0x2e>
 8005a16:	686c      	ldr	r4, [r5, #4]
 8005a18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a1c:	b17b      	cbz	r3, 8005a3e <_fflush_r+0x42>
 8005a1e:	4621      	mov	r1, r4
 8005a20:	4628      	mov	r0, r5
 8005a22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a26:	f7ff bf63 	b.w	80058f0 <__sflush_r>
 8005a2a:	4b07      	ldr	r3, [pc, #28]	; (8005a48 <_fflush_r+0x4c>)
 8005a2c:	429c      	cmp	r4, r3
 8005a2e:	d101      	bne.n	8005a34 <_fflush_r+0x38>
 8005a30:	68ac      	ldr	r4, [r5, #8]
 8005a32:	e7f1      	b.n	8005a18 <_fflush_r+0x1c>
 8005a34:	4b05      	ldr	r3, [pc, #20]	; (8005a4c <_fflush_r+0x50>)
 8005a36:	429c      	cmp	r4, r3
 8005a38:	bf08      	it	eq
 8005a3a:	68ec      	ldreq	r4, [r5, #12]
 8005a3c:	e7ec      	b.n	8005a18 <_fflush_r+0x1c>
 8005a3e:	2000      	movs	r0, #0
 8005a40:	bd38      	pop	{r3, r4, r5, pc}
 8005a42:	bf00      	nop
 8005a44:	0800665c 	.word	0x0800665c
 8005a48:	0800667c 	.word	0x0800667c
 8005a4c:	0800663c 	.word	0x0800663c

08005a50 <std>:
 8005a50:	2300      	movs	r3, #0
 8005a52:	b510      	push	{r4, lr}
 8005a54:	4604      	mov	r4, r0
 8005a56:	e9c0 3300 	strd	r3, r3, [r0]
 8005a5a:	6083      	str	r3, [r0, #8]
 8005a5c:	8181      	strh	r1, [r0, #12]
 8005a5e:	6643      	str	r3, [r0, #100]	; 0x64
 8005a60:	81c2      	strh	r2, [r0, #14]
 8005a62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a66:	6183      	str	r3, [r0, #24]
 8005a68:	4619      	mov	r1, r3
 8005a6a:	2208      	movs	r2, #8
 8005a6c:	305c      	adds	r0, #92	; 0x5c
 8005a6e:	f7ff fdfa 	bl	8005666 <memset>
 8005a72:	4b05      	ldr	r3, [pc, #20]	; (8005a88 <std+0x38>)
 8005a74:	6263      	str	r3, [r4, #36]	; 0x24
 8005a76:	4b05      	ldr	r3, [pc, #20]	; (8005a8c <std+0x3c>)
 8005a78:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a7a:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <std+0x40>)
 8005a7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a7e:	4b05      	ldr	r3, [pc, #20]	; (8005a94 <std+0x44>)
 8005a80:	6224      	str	r4, [r4, #32]
 8005a82:	6323      	str	r3, [r4, #48]	; 0x30
 8005a84:	bd10      	pop	{r4, pc}
 8005a86:	bf00      	nop
 8005a88:	080063ad 	.word	0x080063ad
 8005a8c:	080063cf 	.word	0x080063cf
 8005a90:	08006407 	.word	0x08006407
 8005a94:	0800642b 	.word	0x0800642b

08005a98 <_cleanup_r>:
 8005a98:	4901      	ldr	r1, [pc, #4]	; (8005aa0 <_cleanup_r+0x8>)
 8005a9a:	f000 b885 	b.w	8005ba8 <_fwalk_reent>
 8005a9e:	bf00      	nop
 8005aa0:	080059fd 	.word	0x080059fd

08005aa4 <__sfmoreglue>:
 8005aa4:	b570      	push	{r4, r5, r6, lr}
 8005aa6:	1e4a      	subs	r2, r1, #1
 8005aa8:	2568      	movs	r5, #104	; 0x68
 8005aaa:	4355      	muls	r5, r2
 8005aac:	460e      	mov	r6, r1
 8005aae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005ab2:	f000 f949 	bl	8005d48 <_malloc_r>
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	b140      	cbz	r0, 8005acc <__sfmoreglue+0x28>
 8005aba:	2100      	movs	r1, #0
 8005abc:	e9c0 1600 	strd	r1, r6, [r0]
 8005ac0:	300c      	adds	r0, #12
 8005ac2:	60a0      	str	r0, [r4, #8]
 8005ac4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ac8:	f7ff fdcd 	bl	8005666 <memset>
 8005acc:	4620      	mov	r0, r4
 8005ace:	bd70      	pop	{r4, r5, r6, pc}

08005ad0 <__sinit>:
 8005ad0:	6983      	ldr	r3, [r0, #24]
 8005ad2:	b510      	push	{r4, lr}
 8005ad4:	4604      	mov	r4, r0
 8005ad6:	bb33      	cbnz	r3, 8005b26 <__sinit+0x56>
 8005ad8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005adc:	6503      	str	r3, [r0, #80]	; 0x50
 8005ade:	4b12      	ldr	r3, [pc, #72]	; (8005b28 <__sinit+0x58>)
 8005ae0:	4a12      	ldr	r2, [pc, #72]	; (8005b2c <__sinit+0x5c>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6282      	str	r2, [r0, #40]	; 0x28
 8005ae6:	4298      	cmp	r0, r3
 8005ae8:	bf04      	itt	eq
 8005aea:	2301      	moveq	r3, #1
 8005aec:	6183      	streq	r3, [r0, #24]
 8005aee:	f000 f81f 	bl	8005b30 <__sfp>
 8005af2:	6060      	str	r0, [r4, #4]
 8005af4:	4620      	mov	r0, r4
 8005af6:	f000 f81b 	bl	8005b30 <__sfp>
 8005afa:	60a0      	str	r0, [r4, #8]
 8005afc:	4620      	mov	r0, r4
 8005afe:	f000 f817 	bl	8005b30 <__sfp>
 8005b02:	2200      	movs	r2, #0
 8005b04:	60e0      	str	r0, [r4, #12]
 8005b06:	2104      	movs	r1, #4
 8005b08:	6860      	ldr	r0, [r4, #4]
 8005b0a:	f7ff ffa1 	bl	8005a50 <std>
 8005b0e:	2201      	movs	r2, #1
 8005b10:	2109      	movs	r1, #9
 8005b12:	68a0      	ldr	r0, [r4, #8]
 8005b14:	f7ff ff9c 	bl	8005a50 <std>
 8005b18:	2202      	movs	r2, #2
 8005b1a:	2112      	movs	r1, #18
 8005b1c:	68e0      	ldr	r0, [r4, #12]
 8005b1e:	f7ff ff97 	bl	8005a50 <std>
 8005b22:	2301      	movs	r3, #1
 8005b24:	61a3      	str	r3, [r4, #24]
 8005b26:	bd10      	pop	{r4, pc}
 8005b28:	08006638 	.word	0x08006638
 8005b2c:	08005a99 	.word	0x08005a99

08005b30 <__sfp>:
 8005b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b32:	4b1b      	ldr	r3, [pc, #108]	; (8005ba0 <__sfp+0x70>)
 8005b34:	681e      	ldr	r6, [r3, #0]
 8005b36:	69b3      	ldr	r3, [r6, #24]
 8005b38:	4607      	mov	r7, r0
 8005b3a:	b913      	cbnz	r3, 8005b42 <__sfp+0x12>
 8005b3c:	4630      	mov	r0, r6
 8005b3e:	f7ff ffc7 	bl	8005ad0 <__sinit>
 8005b42:	3648      	adds	r6, #72	; 0x48
 8005b44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	d503      	bpl.n	8005b54 <__sfp+0x24>
 8005b4c:	6833      	ldr	r3, [r6, #0]
 8005b4e:	b133      	cbz	r3, 8005b5e <__sfp+0x2e>
 8005b50:	6836      	ldr	r6, [r6, #0]
 8005b52:	e7f7      	b.n	8005b44 <__sfp+0x14>
 8005b54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b58:	b16d      	cbz	r5, 8005b76 <__sfp+0x46>
 8005b5a:	3468      	adds	r4, #104	; 0x68
 8005b5c:	e7f4      	b.n	8005b48 <__sfp+0x18>
 8005b5e:	2104      	movs	r1, #4
 8005b60:	4638      	mov	r0, r7
 8005b62:	f7ff ff9f 	bl	8005aa4 <__sfmoreglue>
 8005b66:	6030      	str	r0, [r6, #0]
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	d1f1      	bne.n	8005b50 <__sfp+0x20>
 8005b6c:	230c      	movs	r3, #12
 8005b6e:	603b      	str	r3, [r7, #0]
 8005b70:	4604      	mov	r4, r0
 8005b72:	4620      	mov	r0, r4
 8005b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b76:	4b0b      	ldr	r3, [pc, #44]	; (8005ba4 <__sfp+0x74>)
 8005b78:	6665      	str	r5, [r4, #100]	; 0x64
 8005b7a:	e9c4 5500 	strd	r5, r5, [r4]
 8005b7e:	60a5      	str	r5, [r4, #8]
 8005b80:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005b84:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005b88:	2208      	movs	r2, #8
 8005b8a:	4629      	mov	r1, r5
 8005b8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b90:	f7ff fd69 	bl	8005666 <memset>
 8005b94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005b98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005b9c:	e7e9      	b.n	8005b72 <__sfp+0x42>
 8005b9e:	bf00      	nop
 8005ba0:	08006638 	.word	0x08006638
 8005ba4:	ffff0001 	.word	0xffff0001

08005ba8 <_fwalk_reent>:
 8005ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bac:	4680      	mov	r8, r0
 8005bae:	4689      	mov	r9, r1
 8005bb0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005bb4:	2600      	movs	r6, #0
 8005bb6:	b914      	cbnz	r4, 8005bbe <_fwalk_reent+0x16>
 8005bb8:	4630      	mov	r0, r6
 8005bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bbe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005bc2:	3f01      	subs	r7, #1
 8005bc4:	d501      	bpl.n	8005bca <_fwalk_reent+0x22>
 8005bc6:	6824      	ldr	r4, [r4, #0]
 8005bc8:	e7f5      	b.n	8005bb6 <_fwalk_reent+0xe>
 8005bca:	89ab      	ldrh	r3, [r5, #12]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d907      	bls.n	8005be0 <_fwalk_reent+0x38>
 8005bd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	d003      	beq.n	8005be0 <_fwalk_reent+0x38>
 8005bd8:	4629      	mov	r1, r5
 8005bda:	4640      	mov	r0, r8
 8005bdc:	47c8      	blx	r9
 8005bde:	4306      	orrs	r6, r0
 8005be0:	3568      	adds	r5, #104	; 0x68
 8005be2:	e7ee      	b.n	8005bc2 <_fwalk_reent+0x1a>

08005be4 <__swhatbuf_r>:
 8005be4:	b570      	push	{r4, r5, r6, lr}
 8005be6:	460e      	mov	r6, r1
 8005be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bec:	2900      	cmp	r1, #0
 8005bee:	b096      	sub	sp, #88	; 0x58
 8005bf0:	4614      	mov	r4, r2
 8005bf2:	461d      	mov	r5, r3
 8005bf4:	da07      	bge.n	8005c06 <__swhatbuf_r+0x22>
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	602b      	str	r3, [r5, #0]
 8005bfa:	89b3      	ldrh	r3, [r6, #12]
 8005bfc:	061a      	lsls	r2, r3, #24
 8005bfe:	d410      	bmi.n	8005c22 <__swhatbuf_r+0x3e>
 8005c00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c04:	e00e      	b.n	8005c24 <__swhatbuf_r+0x40>
 8005c06:	466a      	mov	r2, sp
 8005c08:	f000 fc36 	bl	8006478 <_fstat_r>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	dbf2      	blt.n	8005bf6 <__swhatbuf_r+0x12>
 8005c10:	9a01      	ldr	r2, [sp, #4]
 8005c12:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c16:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005c1a:	425a      	negs	r2, r3
 8005c1c:	415a      	adcs	r2, r3
 8005c1e:	602a      	str	r2, [r5, #0]
 8005c20:	e7ee      	b.n	8005c00 <__swhatbuf_r+0x1c>
 8005c22:	2340      	movs	r3, #64	; 0x40
 8005c24:	2000      	movs	r0, #0
 8005c26:	6023      	str	r3, [r4, #0]
 8005c28:	b016      	add	sp, #88	; 0x58
 8005c2a:	bd70      	pop	{r4, r5, r6, pc}

08005c2c <__smakebuf_r>:
 8005c2c:	898b      	ldrh	r3, [r1, #12]
 8005c2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c30:	079d      	lsls	r5, r3, #30
 8005c32:	4606      	mov	r6, r0
 8005c34:	460c      	mov	r4, r1
 8005c36:	d507      	bpl.n	8005c48 <__smakebuf_r+0x1c>
 8005c38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	2301      	movs	r3, #1
 8005c42:	6163      	str	r3, [r4, #20]
 8005c44:	b002      	add	sp, #8
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
 8005c48:	ab01      	add	r3, sp, #4
 8005c4a:	466a      	mov	r2, sp
 8005c4c:	f7ff ffca 	bl	8005be4 <__swhatbuf_r>
 8005c50:	9900      	ldr	r1, [sp, #0]
 8005c52:	4605      	mov	r5, r0
 8005c54:	4630      	mov	r0, r6
 8005c56:	f000 f877 	bl	8005d48 <_malloc_r>
 8005c5a:	b948      	cbnz	r0, 8005c70 <__smakebuf_r+0x44>
 8005c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c60:	059a      	lsls	r2, r3, #22
 8005c62:	d4ef      	bmi.n	8005c44 <__smakebuf_r+0x18>
 8005c64:	f023 0303 	bic.w	r3, r3, #3
 8005c68:	f043 0302 	orr.w	r3, r3, #2
 8005c6c:	81a3      	strh	r3, [r4, #12]
 8005c6e:	e7e3      	b.n	8005c38 <__smakebuf_r+0xc>
 8005c70:	4b0d      	ldr	r3, [pc, #52]	; (8005ca8 <__smakebuf_r+0x7c>)
 8005c72:	62b3      	str	r3, [r6, #40]	; 0x28
 8005c74:	89a3      	ldrh	r3, [r4, #12]
 8005c76:	6020      	str	r0, [r4, #0]
 8005c78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c7c:	81a3      	strh	r3, [r4, #12]
 8005c7e:	9b00      	ldr	r3, [sp, #0]
 8005c80:	6163      	str	r3, [r4, #20]
 8005c82:	9b01      	ldr	r3, [sp, #4]
 8005c84:	6120      	str	r0, [r4, #16]
 8005c86:	b15b      	cbz	r3, 8005ca0 <__smakebuf_r+0x74>
 8005c88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c8c:	4630      	mov	r0, r6
 8005c8e:	f000 fc05 	bl	800649c <_isatty_r>
 8005c92:	b128      	cbz	r0, 8005ca0 <__smakebuf_r+0x74>
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	f023 0303 	bic.w	r3, r3, #3
 8005c9a:	f043 0301 	orr.w	r3, r3, #1
 8005c9e:	81a3      	strh	r3, [r4, #12]
 8005ca0:	89a3      	ldrh	r3, [r4, #12]
 8005ca2:	431d      	orrs	r5, r3
 8005ca4:	81a5      	strh	r5, [r4, #12]
 8005ca6:	e7cd      	b.n	8005c44 <__smakebuf_r+0x18>
 8005ca8:	08005a99 	.word	0x08005a99

08005cac <_free_r>:
 8005cac:	b538      	push	{r3, r4, r5, lr}
 8005cae:	4605      	mov	r5, r0
 8005cb0:	2900      	cmp	r1, #0
 8005cb2:	d045      	beq.n	8005d40 <_free_r+0x94>
 8005cb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cb8:	1f0c      	subs	r4, r1, #4
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	bfb8      	it	lt
 8005cbe:	18e4      	addlt	r4, r4, r3
 8005cc0:	f000 fc0e 	bl	80064e0 <__malloc_lock>
 8005cc4:	4a1f      	ldr	r2, [pc, #124]	; (8005d44 <_free_r+0x98>)
 8005cc6:	6813      	ldr	r3, [r2, #0]
 8005cc8:	4610      	mov	r0, r2
 8005cca:	b933      	cbnz	r3, 8005cda <_free_r+0x2e>
 8005ccc:	6063      	str	r3, [r4, #4]
 8005cce:	6014      	str	r4, [r2, #0]
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cd6:	f000 bc04 	b.w	80064e2 <__malloc_unlock>
 8005cda:	42a3      	cmp	r3, r4
 8005cdc:	d90c      	bls.n	8005cf8 <_free_r+0x4c>
 8005cde:	6821      	ldr	r1, [r4, #0]
 8005ce0:	1862      	adds	r2, r4, r1
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	bf04      	itt	eq
 8005ce6:	681a      	ldreq	r2, [r3, #0]
 8005ce8:	685b      	ldreq	r3, [r3, #4]
 8005cea:	6063      	str	r3, [r4, #4]
 8005cec:	bf04      	itt	eq
 8005cee:	1852      	addeq	r2, r2, r1
 8005cf0:	6022      	streq	r2, [r4, #0]
 8005cf2:	6004      	str	r4, [r0, #0]
 8005cf4:	e7ec      	b.n	8005cd0 <_free_r+0x24>
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	685a      	ldr	r2, [r3, #4]
 8005cfa:	b10a      	cbz	r2, 8005d00 <_free_r+0x54>
 8005cfc:	42a2      	cmp	r2, r4
 8005cfe:	d9fa      	bls.n	8005cf6 <_free_r+0x4a>
 8005d00:	6819      	ldr	r1, [r3, #0]
 8005d02:	1858      	adds	r0, r3, r1
 8005d04:	42a0      	cmp	r0, r4
 8005d06:	d10b      	bne.n	8005d20 <_free_r+0x74>
 8005d08:	6820      	ldr	r0, [r4, #0]
 8005d0a:	4401      	add	r1, r0
 8005d0c:	1858      	adds	r0, r3, r1
 8005d0e:	4282      	cmp	r2, r0
 8005d10:	6019      	str	r1, [r3, #0]
 8005d12:	d1dd      	bne.n	8005cd0 <_free_r+0x24>
 8005d14:	6810      	ldr	r0, [r2, #0]
 8005d16:	6852      	ldr	r2, [r2, #4]
 8005d18:	605a      	str	r2, [r3, #4]
 8005d1a:	4401      	add	r1, r0
 8005d1c:	6019      	str	r1, [r3, #0]
 8005d1e:	e7d7      	b.n	8005cd0 <_free_r+0x24>
 8005d20:	d902      	bls.n	8005d28 <_free_r+0x7c>
 8005d22:	230c      	movs	r3, #12
 8005d24:	602b      	str	r3, [r5, #0]
 8005d26:	e7d3      	b.n	8005cd0 <_free_r+0x24>
 8005d28:	6820      	ldr	r0, [r4, #0]
 8005d2a:	1821      	adds	r1, r4, r0
 8005d2c:	428a      	cmp	r2, r1
 8005d2e:	bf04      	itt	eq
 8005d30:	6811      	ldreq	r1, [r2, #0]
 8005d32:	6852      	ldreq	r2, [r2, #4]
 8005d34:	6062      	str	r2, [r4, #4]
 8005d36:	bf04      	itt	eq
 8005d38:	1809      	addeq	r1, r1, r0
 8005d3a:	6021      	streq	r1, [r4, #0]
 8005d3c:	605c      	str	r4, [r3, #4]
 8005d3e:	e7c7      	b.n	8005cd0 <_free_r+0x24>
 8005d40:	bd38      	pop	{r3, r4, r5, pc}
 8005d42:	bf00      	nop
 8005d44:	2000499c 	.word	0x2000499c

08005d48 <_malloc_r>:
 8005d48:	b570      	push	{r4, r5, r6, lr}
 8005d4a:	1ccd      	adds	r5, r1, #3
 8005d4c:	f025 0503 	bic.w	r5, r5, #3
 8005d50:	3508      	adds	r5, #8
 8005d52:	2d0c      	cmp	r5, #12
 8005d54:	bf38      	it	cc
 8005d56:	250c      	movcc	r5, #12
 8005d58:	2d00      	cmp	r5, #0
 8005d5a:	4606      	mov	r6, r0
 8005d5c:	db01      	blt.n	8005d62 <_malloc_r+0x1a>
 8005d5e:	42a9      	cmp	r1, r5
 8005d60:	d903      	bls.n	8005d6a <_malloc_r+0x22>
 8005d62:	230c      	movs	r3, #12
 8005d64:	6033      	str	r3, [r6, #0]
 8005d66:	2000      	movs	r0, #0
 8005d68:	bd70      	pop	{r4, r5, r6, pc}
 8005d6a:	f000 fbb9 	bl	80064e0 <__malloc_lock>
 8005d6e:	4a21      	ldr	r2, [pc, #132]	; (8005df4 <_malloc_r+0xac>)
 8005d70:	6814      	ldr	r4, [r2, #0]
 8005d72:	4621      	mov	r1, r4
 8005d74:	b991      	cbnz	r1, 8005d9c <_malloc_r+0x54>
 8005d76:	4c20      	ldr	r4, [pc, #128]	; (8005df8 <_malloc_r+0xb0>)
 8005d78:	6823      	ldr	r3, [r4, #0]
 8005d7a:	b91b      	cbnz	r3, 8005d84 <_malloc_r+0x3c>
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	f000 fb05 	bl	800638c <_sbrk_r>
 8005d82:	6020      	str	r0, [r4, #0]
 8005d84:	4629      	mov	r1, r5
 8005d86:	4630      	mov	r0, r6
 8005d88:	f000 fb00 	bl	800638c <_sbrk_r>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	d124      	bne.n	8005dda <_malloc_r+0x92>
 8005d90:	230c      	movs	r3, #12
 8005d92:	6033      	str	r3, [r6, #0]
 8005d94:	4630      	mov	r0, r6
 8005d96:	f000 fba4 	bl	80064e2 <__malloc_unlock>
 8005d9a:	e7e4      	b.n	8005d66 <_malloc_r+0x1e>
 8005d9c:	680b      	ldr	r3, [r1, #0]
 8005d9e:	1b5b      	subs	r3, r3, r5
 8005da0:	d418      	bmi.n	8005dd4 <_malloc_r+0x8c>
 8005da2:	2b0b      	cmp	r3, #11
 8005da4:	d90f      	bls.n	8005dc6 <_malloc_r+0x7e>
 8005da6:	600b      	str	r3, [r1, #0]
 8005da8:	50cd      	str	r5, [r1, r3]
 8005daa:	18cc      	adds	r4, r1, r3
 8005dac:	4630      	mov	r0, r6
 8005dae:	f000 fb98 	bl	80064e2 <__malloc_unlock>
 8005db2:	f104 000b 	add.w	r0, r4, #11
 8005db6:	1d23      	adds	r3, r4, #4
 8005db8:	f020 0007 	bic.w	r0, r0, #7
 8005dbc:	1ac3      	subs	r3, r0, r3
 8005dbe:	d0d3      	beq.n	8005d68 <_malloc_r+0x20>
 8005dc0:	425a      	negs	r2, r3
 8005dc2:	50e2      	str	r2, [r4, r3]
 8005dc4:	e7d0      	b.n	8005d68 <_malloc_r+0x20>
 8005dc6:	428c      	cmp	r4, r1
 8005dc8:	684b      	ldr	r3, [r1, #4]
 8005dca:	bf16      	itet	ne
 8005dcc:	6063      	strne	r3, [r4, #4]
 8005dce:	6013      	streq	r3, [r2, #0]
 8005dd0:	460c      	movne	r4, r1
 8005dd2:	e7eb      	b.n	8005dac <_malloc_r+0x64>
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	6849      	ldr	r1, [r1, #4]
 8005dd8:	e7cc      	b.n	8005d74 <_malloc_r+0x2c>
 8005dda:	1cc4      	adds	r4, r0, #3
 8005ddc:	f024 0403 	bic.w	r4, r4, #3
 8005de0:	42a0      	cmp	r0, r4
 8005de2:	d005      	beq.n	8005df0 <_malloc_r+0xa8>
 8005de4:	1a21      	subs	r1, r4, r0
 8005de6:	4630      	mov	r0, r6
 8005de8:	f000 fad0 	bl	800638c <_sbrk_r>
 8005dec:	3001      	adds	r0, #1
 8005dee:	d0cf      	beq.n	8005d90 <_malloc_r+0x48>
 8005df0:	6025      	str	r5, [r4, #0]
 8005df2:	e7db      	b.n	8005dac <_malloc_r+0x64>
 8005df4:	2000499c 	.word	0x2000499c
 8005df8:	200049a0 	.word	0x200049a0

08005dfc <__sfputc_r>:
 8005dfc:	6893      	ldr	r3, [r2, #8]
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	b410      	push	{r4}
 8005e04:	6093      	str	r3, [r2, #8]
 8005e06:	da08      	bge.n	8005e1a <__sfputc_r+0x1e>
 8005e08:	6994      	ldr	r4, [r2, #24]
 8005e0a:	42a3      	cmp	r3, r4
 8005e0c:	db01      	blt.n	8005e12 <__sfputc_r+0x16>
 8005e0e:	290a      	cmp	r1, #10
 8005e10:	d103      	bne.n	8005e1a <__sfputc_r+0x1e>
 8005e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e16:	f7ff bcab 	b.w	8005770 <__swbuf_r>
 8005e1a:	6813      	ldr	r3, [r2, #0]
 8005e1c:	1c58      	adds	r0, r3, #1
 8005e1e:	6010      	str	r0, [r2, #0]
 8005e20:	7019      	strb	r1, [r3, #0]
 8005e22:	4608      	mov	r0, r1
 8005e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e28:	4770      	bx	lr

08005e2a <__sfputs_r>:
 8005e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e2c:	4606      	mov	r6, r0
 8005e2e:	460f      	mov	r7, r1
 8005e30:	4614      	mov	r4, r2
 8005e32:	18d5      	adds	r5, r2, r3
 8005e34:	42ac      	cmp	r4, r5
 8005e36:	d101      	bne.n	8005e3c <__sfputs_r+0x12>
 8005e38:	2000      	movs	r0, #0
 8005e3a:	e007      	b.n	8005e4c <__sfputs_r+0x22>
 8005e3c:	463a      	mov	r2, r7
 8005e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e42:	4630      	mov	r0, r6
 8005e44:	f7ff ffda 	bl	8005dfc <__sfputc_r>
 8005e48:	1c43      	adds	r3, r0, #1
 8005e4a:	d1f3      	bne.n	8005e34 <__sfputs_r+0xa>
 8005e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e50 <_vfiprintf_r>:
 8005e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e54:	460c      	mov	r4, r1
 8005e56:	b09d      	sub	sp, #116	; 0x74
 8005e58:	4617      	mov	r7, r2
 8005e5a:	461d      	mov	r5, r3
 8005e5c:	4606      	mov	r6, r0
 8005e5e:	b118      	cbz	r0, 8005e68 <_vfiprintf_r+0x18>
 8005e60:	6983      	ldr	r3, [r0, #24]
 8005e62:	b90b      	cbnz	r3, 8005e68 <_vfiprintf_r+0x18>
 8005e64:	f7ff fe34 	bl	8005ad0 <__sinit>
 8005e68:	4b7c      	ldr	r3, [pc, #496]	; (800605c <_vfiprintf_r+0x20c>)
 8005e6a:	429c      	cmp	r4, r3
 8005e6c:	d158      	bne.n	8005f20 <_vfiprintf_r+0xd0>
 8005e6e:	6874      	ldr	r4, [r6, #4]
 8005e70:	89a3      	ldrh	r3, [r4, #12]
 8005e72:	0718      	lsls	r0, r3, #28
 8005e74:	d55e      	bpl.n	8005f34 <_vfiprintf_r+0xe4>
 8005e76:	6923      	ldr	r3, [r4, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d05b      	beq.n	8005f34 <_vfiprintf_r+0xe4>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e80:	2320      	movs	r3, #32
 8005e82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e86:	2330      	movs	r3, #48	; 0x30
 8005e88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e8c:	9503      	str	r5, [sp, #12]
 8005e8e:	f04f 0b01 	mov.w	fp, #1
 8005e92:	46b8      	mov	r8, r7
 8005e94:	4645      	mov	r5, r8
 8005e96:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005e9a:	b10b      	cbz	r3, 8005ea0 <_vfiprintf_r+0x50>
 8005e9c:	2b25      	cmp	r3, #37	; 0x25
 8005e9e:	d154      	bne.n	8005f4a <_vfiprintf_r+0xfa>
 8005ea0:	ebb8 0a07 	subs.w	sl, r8, r7
 8005ea4:	d00b      	beq.n	8005ebe <_vfiprintf_r+0x6e>
 8005ea6:	4653      	mov	r3, sl
 8005ea8:	463a      	mov	r2, r7
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4630      	mov	r0, r6
 8005eae:	f7ff ffbc 	bl	8005e2a <__sfputs_r>
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	f000 80c2 	beq.w	800603c <_vfiprintf_r+0x1ec>
 8005eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eba:	4453      	add	r3, sl
 8005ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8005ebe:	f898 3000 	ldrb.w	r3, [r8]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 80ba 	beq.w	800603c <_vfiprintf_r+0x1ec>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ed2:	9304      	str	r3, [sp, #16]
 8005ed4:	9307      	str	r3, [sp, #28]
 8005ed6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005eda:	931a      	str	r3, [sp, #104]	; 0x68
 8005edc:	46a8      	mov	r8, r5
 8005ede:	2205      	movs	r2, #5
 8005ee0:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005ee4:	485e      	ldr	r0, [pc, #376]	; (8006060 <_vfiprintf_r+0x210>)
 8005ee6:	f7fa f97b 	bl	80001e0 <memchr>
 8005eea:	9b04      	ldr	r3, [sp, #16]
 8005eec:	bb78      	cbnz	r0, 8005f4e <_vfiprintf_r+0xfe>
 8005eee:	06d9      	lsls	r1, r3, #27
 8005ef0:	bf44      	itt	mi
 8005ef2:	2220      	movmi	r2, #32
 8005ef4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005ef8:	071a      	lsls	r2, r3, #28
 8005efa:	bf44      	itt	mi
 8005efc:	222b      	movmi	r2, #43	; 0x2b
 8005efe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f02:	782a      	ldrb	r2, [r5, #0]
 8005f04:	2a2a      	cmp	r2, #42	; 0x2a
 8005f06:	d02a      	beq.n	8005f5e <_vfiprintf_r+0x10e>
 8005f08:	9a07      	ldr	r2, [sp, #28]
 8005f0a:	46a8      	mov	r8, r5
 8005f0c:	2000      	movs	r0, #0
 8005f0e:	250a      	movs	r5, #10
 8005f10:	4641      	mov	r1, r8
 8005f12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f16:	3b30      	subs	r3, #48	; 0x30
 8005f18:	2b09      	cmp	r3, #9
 8005f1a:	d969      	bls.n	8005ff0 <_vfiprintf_r+0x1a0>
 8005f1c:	b360      	cbz	r0, 8005f78 <_vfiprintf_r+0x128>
 8005f1e:	e024      	b.n	8005f6a <_vfiprintf_r+0x11a>
 8005f20:	4b50      	ldr	r3, [pc, #320]	; (8006064 <_vfiprintf_r+0x214>)
 8005f22:	429c      	cmp	r4, r3
 8005f24:	d101      	bne.n	8005f2a <_vfiprintf_r+0xda>
 8005f26:	68b4      	ldr	r4, [r6, #8]
 8005f28:	e7a2      	b.n	8005e70 <_vfiprintf_r+0x20>
 8005f2a:	4b4f      	ldr	r3, [pc, #316]	; (8006068 <_vfiprintf_r+0x218>)
 8005f2c:	429c      	cmp	r4, r3
 8005f2e:	bf08      	it	eq
 8005f30:	68f4      	ldreq	r4, [r6, #12]
 8005f32:	e79d      	b.n	8005e70 <_vfiprintf_r+0x20>
 8005f34:	4621      	mov	r1, r4
 8005f36:	4630      	mov	r0, r6
 8005f38:	f7ff fc6c 	bl	8005814 <__swsetup_r>
 8005f3c:	2800      	cmp	r0, #0
 8005f3e:	d09d      	beq.n	8005e7c <_vfiprintf_r+0x2c>
 8005f40:	f04f 30ff 	mov.w	r0, #4294967295
 8005f44:	b01d      	add	sp, #116	; 0x74
 8005f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f4a:	46a8      	mov	r8, r5
 8005f4c:	e7a2      	b.n	8005e94 <_vfiprintf_r+0x44>
 8005f4e:	4a44      	ldr	r2, [pc, #272]	; (8006060 <_vfiprintf_r+0x210>)
 8005f50:	1a80      	subs	r0, r0, r2
 8005f52:	fa0b f000 	lsl.w	r0, fp, r0
 8005f56:	4318      	orrs	r0, r3
 8005f58:	9004      	str	r0, [sp, #16]
 8005f5a:	4645      	mov	r5, r8
 8005f5c:	e7be      	b.n	8005edc <_vfiprintf_r+0x8c>
 8005f5e:	9a03      	ldr	r2, [sp, #12]
 8005f60:	1d11      	adds	r1, r2, #4
 8005f62:	6812      	ldr	r2, [r2, #0]
 8005f64:	9103      	str	r1, [sp, #12]
 8005f66:	2a00      	cmp	r2, #0
 8005f68:	db01      	blt.n	8005f6e <_vfiprintf_r+0x11e>
 8005f6a:	9207      	str	r2, [sp, #28]
 8005f6c:	e004      	b.n	8005f78 <_vfiprintf_r+0x128>
 8005f6e:	4252      	negs	r2, r2
 8005f70:	f043 0302 	orr.w	r3, r3, #2
 8005f74:	9207      	str	r2, [sp, #28]
 8005f76:	9304      	str	r3, [sp, #16]
 8005f78:	f898 3000 	ldrb.w	r3, [r8]
 8005f7c:	2b2e      	cmp	r3, #46	; 0x2e
 8005f7e:	d10e      	bne.n	8005f9e <_vfiprintf_r+0x14e>
 8005f80:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005f84:	2b2a      	cmp	r3, #42	; 0x2a
 8005f86:	d138      	bne.n	8005ffa <_vfiprintf_r+0x1aa>
 8005f88:	9b03      	ldr	r3, [sp, #12]
 8005f8a:	1d1a      	adds	r2, r3, #4
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	9203      	str	r2, [sp, #12]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	bfb8      	it	lt
 8005f94:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f98:	f108 0802 	add.w	r8, r8, #2
 8005f9c:	9305      	str	r3, [sp, #20]
 8005f9e:	4d33      	ldr	r5, [pc, #204]	; (800606c <_vfiprintf_r+0x21c>)
 8005fa0:	f898 1000 	ldrb.w	r1, [r8]
 8005fa4:	2203      	movs	r2, #3
 8005fa6:	4628      	mov	r0, r5
 8005fa8:	f7fa f91a 	bl	80001e0 <memchr>
 8005fac:	b140      	cbz	r0, 8005fc0 <_vfiprintf_r+0x170>
 8005fae:	2340      	movs	r3, #64	; 0x40
 8005fb0:	1b40      	subs	r0, r0, r5
 8005fb2:	fa03 f000 	lsl.w	r0, r3, r0
 8005fb6:	9b04      	ldr	r3, [sp, #16]
 8005fb8:	4303      	orrs	r3, r0
 8005fba:	f108 0801 	add.w	r8, r8, #1
 8005fbe:	9304      	str	r3, [sp, #16]
 8005fc0:	f898 1000 	ldrb.w	r1, [r8]
 8005fc4:	482a      	ldr	r0, [pc, #168]	; (8006070 <_vfiprintf_r+0x220>)
 8005fc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fca:	2206      	movs	r2, #6
 8005fcc:	f108 0701 	add.w	r7, r8, #1
 8005fd0:	f7fa f906 	bl	80001e0 <memchr>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	d037      	beq.n	8006048 <_vfiprintf_r+0x1f8>
 8005fd8:	4b26      	ldr	r3, [pc, #152]	; (8006074 <_vfiprintf_r+0x224>)
 8005fda:	bb1b      	cbnz	r3, 8006024 <_vfiprintf_r+0x1d4>
 8005fdc:	9b03      	ldr	r3, [sp, #12]
 8005fde:	3307      	adds	r3, #7
 8005fe0:	f023 0307 	bic.w	r3, r3, #7
 8005fe4:	3308      	adds	r3, #8
 8005fe6:	9303      	str	r3, [sp, #12]
 8005fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fea:	444b      	add	r3, r9
 8005fec:	9309      	str	r3, [sp, #36]	; 0x24
 8005fee:	e750      	b.n	8005e92 <_vfiprintf_r+0x42>
 8005ff0:	fb05 3202 	mla	r2, r5, r2, r3
 8005ff4:	2001      	movs	r0, #1
 8005ff6:	4688      	mov	r8, r1
 8005ff8:	e78a      	b.n	8005f10 <_vfiprintf_r+0xc0>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	f108 0801 	add.w	r8, r8, #1
 8006000:	9305      	str	r3, [sp, #20]
 8006002:	4619      	mov	r1, r3
 8006004:	250a      	movs	r5, #10
 8006006:	4640      	mov	r0, r8
 8006008:	f810 2b01 	ldrb.w	r2, [r0], #1
 800600c:	3a30      	subs	r2, #48	; 0x30
 800600e:	2a09      	cmp	r2, #9
 8006010:	d903      	bls.n	800601a <_vfiprintf_r+0x1ca>
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0c3      	beq.n	8005f9e <_vfiprintf_r+0x14e>
 8006016:	9105      	str	r1, [sp, #20]
 8006018:	e7c1      	b.n	8005f9e <_vfiprintf_r+0x14e>
 800601a:	fb05 2101 	mla	r1, r5, r1, r2
 800601e:	2301      	movs	r3, #1
 8006020:	4680      	mov	r8, r0
 8006022:	e7f0      	b.n	8006006 <_vfiprintf_r+0x1b6>
 8006024:	ab03      	add	r3, sp, #12
 8006026:	9300      	str	r3, [sp, #0]
 8006028:	4622      	mov	r2, r4
 800602a:	4b13      	ldr	r3, [pc, #76]	; (8006078 <_vfiprintf_r+0x228>)
 800602c:	a904      	add	r1, sp, #16
 800602e:	4630      	mov	r0, r6
 8006030:	f3af 8000 	nop.w
 8006034:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006038:	4681      	mov	r9, r0
 800603a:	d1d5      	bne.n	8005fe8 <_vfiprintf_r+0x198>
 800603c:	89a3      	ldrh	r3, [r4, #12]
 800603e:	065b      	lsls	r3, r3, #25
 8006040:	f53f af7e 	bmi.w	8005f40 <_vfiprintf_r+0xf0>
 8006044:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006046:	e77d      	b.n	8005f44 <_vfiprintf_r+0xf4>
 8006048:	ab03      	add	r3, sp, #12
 800604a:	9300      	str	r3, [sp, #0]
 800604c:	4622      	mov	r2, r4
 800604e:	4b0a      	ldr	r3, [pc, #40]	; (8006078 <_vfiprintf_r+0x228>)
 8006050:	a904      	add	r1, sp, #16
 8006052:	4630      	mov	r0, r6
 8006054:	f000 f888 	bl	8006168 <_printf_i>
 8006058:	e7ec      	b.n	8006034 <_vfiprintf_r+0x1e4>
 800605a:	bf00      	nop
 800605c:	0800665c 	.word	0x0800665c
 8006060:	0800669c 	.word	0x0800669c
 8006064:	0800667c 	.word	0x0800667c
 8006068:	0800663c 	.word	0x0800663c
 800606c:	080066a2 	.word	0x080066a2
 8006070:	080066a6 	.word	0x080066a6
 8006074:	00000000 	.word	0x00000000
 8006078:	08005e2b 	.word	0x08005e2b

0800607c <_printf_common>:
 800607c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006080:	4691      	mov	r9, r2
 8006082:	461f      	mov	r7, r3
 8006084:	688a      	ldr	r2, [r1, #8]
 8006086:	690b      	ldr	r3, [r1, #16]
 8006088:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800608c:	4293      	cmp	r3, r2
 800608e:	bfb8      	it	lt
 8006090:	4613      	movlt	r3, r2
 8006092:	f8c9 3000 	str.w	r3, [r9]
 8006096:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800609a:	4606      	mov	r6, r0
 800609c:	460c      	mov	r4, r1
 800609e:	b112      	cbz	r2, 80060a6 <_printf_common+0x2a>
 80060a0:	3301      	adds	r3, #1
 80060a2:	f8c9 3000 	str.w	r3, [r9]
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	0699      	lsls	r1, r3, #26
 80060aa:	bf42      	ittt	mi
 80060ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80060b0:	3302      	addmi	r3, #2
 80060b2:	f8c9 3000 	strmi.w	r3, [r9]
 80060b6:	6825      	ldr	r5, [r4, #0]
 80060b8:	f015 0506 	ands.w	r5, r5, #6
 80060bc:	d107      	bne.n	80060ce <_printf_common+0x52>
 80060be:	f104 0a19 	add.w	sl, r4, #25
 80060c2:	68e3      	ldr	r3, [r4, #12]
 80060c4:	f8d9 2000 	ldr.w	r2, [r9]
 80060c8:	1a9b      	subs	r3, r3, r2
 80060ca:	42ab      	cmp	r3, r5
 80060cc:	dc28      	bgt.n	8006120 <_printf_common+0xa4>
 80060ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80060d2:	6822      	ldr	r2, [r4, #0]
 80060d4:	3300      	adds	r3, #0
 80060d6:	bf18      	it	ne
 80060d8:	2301      	movne	r3, #1
 80060da:	0692      	lsls	r2, r2, #26
 80060dc:	d42d      	bmi.n	800613a <_printf_common+0xbe>
 80060de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060e2:	4639      	mov	r1, r7
 80060e4:	4630      	mov	r0, r6
 80060e6:	47c0      	blx	r8
 80060e8:	3001      	adds	r0, #1
 80060ea:	d020      	beq.n	800612e <_printf_common+0xb2>
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	68e5      	ldr	r5, [r4, #12]
 80060f0:	f8d9 2000 	ldr.w	r2, [r9]
 80060f4:	f003 0306 	and.w	r3, r3, #6
 80060f8:	2b04      	cmp	r3, #4
 80060fa:	bf08      	it	eq
 80060fc:	1aad      	subeq	r5, r5, r2
 80060fe:	68a3      	ldr	r3, [r4, #8]
 8006100:	6922      	ldr	r2, [r4, #16]
 8006102:	bf0c      	ite	eq
 8006104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006108:	2500      	movne	r5, #0
 800610a:	4293      	cmp	r3, r2
 800610c:	bfc4      	itt	gt
 800610e:	1a9b      	subgt	r3, r3, r2
 8006110:	18ed      	addgt	r5, r5, r3
 8006112:	f04f 0900 	mov.w	r9, #0
 8006116:	341a      	adds	r4, #26
 8006118:	454d      	cmp	r5, r9
 800611a:	d11a      	bne.n	8006152 <_printf_common+0xd6>
 800611c:	2000      	movs	r0, #0
 800611e:	e008      	b.n	8006132 <_printf_common+0xb6>
 8006120:	2301      	movs	r3, #1
 8006122:	4652      	mov	r2, sl
 8006124:	4639      	mov	r1, r7
 8006126:	4630      	mov	r0, r6
 8006128:	47c0      	blx	r8
 800612a:	3001      	adds	r0, #1
 800612c:	d103      	bne.n	8006136 <_printf_common+0xba>
 800612e:	f04f 30ff 	mov.w	r0, #4294967295
 8006132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006136:	3501      	adds	r5, #1
 8006138:	e7c3      	b.n	80060c2 <_printf_common+0x46>
 800613a:	18e1      	adds	r1, r4, r3
 800613c:	1c5a      	adds	r2, r3, #1
 800613e:	2030      	movs	r0, #48	; 0x30
 8006140:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006144:	4422      	add	r2, r4
 8006146:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800614a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800614e:	3302      	adds	r3, #2
 8006150:	e7c5      	b.n	80060de <_printf_common+0x62>
 8006152:	2301      	movs	r3, #1
 8006154:	4622      	mov	r2, r4
 8006156:	4639      	mov	r1, r7
 8006158:	4630      	mov	r0, r6
 800615a:	47c0      	blx	r8
 800615c:	3001      	adds	r0, #1
 800615e:	d0e6      	beq.n	800612e <_printf_common+0xb2>
 8006160:	f109 0901 	add.w	r9, r9, #1
 8006164:	e7d8      	b.n	8006118 <_printf_common+0x9c>
	...

08006168 <_printf_i>:
 8006168:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800616c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006170:	460c      	mov	r4, r1
 8006172:	7e09      	ldrb	r1, [r1, #24]
 8006174:	b085      	sub	sp, #20
 8006176:	296e      	cmp	r1, #110	; 0x6e
 8006178:	4617      	mov	r7, r2
 800617a:	4606      	mov	r6, r0
 800617c:	4698      	mov	r8, r3
 800617e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006180:	f000 80b3 	beq.w	80062ea <_printf_i+0x182>
 8006184:	d822      	bhi.n	80061cc <_printf_i+0x64>
 8006186:	2963      	cmp	r1, #99	; 0x63
 8006188:	d036      	beq.n	80061f8 <_printf_i+0x90>
 800618a:	d80a      	bhi.n	80061a2 <_printf_i+0x3a>
 800618c:	2900      	cmp	r1, #0
 800618e:	f000 80b9 	beq.w	8006304 <_printf_i+0x19c>
 8006192:	2958      	cmp	r1, #88	; 0x58
 8006194:	f000 8083 	beq.w	800629e <_printf_i+0x136>
 8006198:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800619c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80061a0:	e032      	b.n	8006208 <_printf_i+0xa0>
 80061a2:	2964      	cmp	r1, #100	; 0x64
 80061a4:	d001      	beq.n	80061aa <_printf_i+0x42>
 80061a6:	2969      	cmp	r1, #105	; 0x69
 80061a8:	d1f6      	bne.n	8006198 <_printf_i+0x30>
 80061aa:	6820      	ldr	r0, [r4, #0]
 80061ac:	6813      	ldr	r3, [r2, #0]
 80061ae:	0605      	lsls	r5, r0, #24
 80061b0:	f103 0104 	add.w	r1, r3, #4
 80061b4:	d52a      	bpl.n	800620c <_printf_i+0xa4>
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6011      	str	r1, [r2, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	da03      	bge.n	80061c6 <_printf_i+0x5e>
 80061be:	222d      	movs	r2, #45	; 0x2d
 80061c0:	425b      	negs	r3, r3
 80061c2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80061c6:	486f      	ldr	r0, [pc, #444]	; (8006384 <_printf_i+0x21c>)
 80061c8:	220a      	movs	r2, #10
 80061ca:	e039      	b.n	8006240 <_printf_i+0xd8>
 80061cc:	2973      	cmp	r1, #115	; 0x73
 80061ce:	f000 809d 	beq.w	800630c <_printf_i+0x1a4>
 80061d2:	d808      	bhi.n	80061e6 <_printf_i+0x7e>
 80061d4:	296f      	cmp	r1, #111	; 0x6f
 80061d6:	d020      	beq.n	800621a <_printf_i+0xb2>
 80061d8:	2970      	cmp	r1, #112	; 0x70
 80061da:	d1dd      	bne.n	8006198 <_printf_i+0x30>
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	f043 0320 	orr.w	r3, r3, #32
 80061e2:	6023      	str	r3, [r4, #0]
 80061e4:	e003      	b.n	80061ee <_printf_i+0x86>
 80061e6:	2975      	cmp	r1, #117	; 0x75
 80061e8:	d017      	beq.n	800621a <_printf_i+0xb2>
 80061ea:	2978      	cmp	r1, #120	; 0x78
 80061ec:	d1d4      	bne.n	8006198 <_printf_i+0x30>
 80061ee:	2378      	movs	r3, #120	; 0x78
 80061f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061f4:	4864      	ldr	r0, [pc, #400]	; (8006388 <_printf_i+0x220>)
 80061f6:	e055      	b.n	80062a4 <_printf_i+0x13c>
 80061f8:	6813      	ldr	r3, [r2, #0]
 80061fa:	1d19      	adds	r1, r3, #4
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6011      	str	r1, [r2, #0]
 8006200:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006204:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006208:	2301      	movs	r3, #1
 800620a:	e08c      	b.n	8006326 <_printf_i+0x1be>
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6011      	str	r1, [r2, #0]
 8006210:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006214:	bf18      	it	ne
 8006216:	b21b      	sxthne	r3, r3
 8006218:	e7cf      	b.n	80061ba <_printf_i+0x52>
 800621a:	6813      	ldr	r3, [r2, #0]
 800621c:	6825      	ldr	r5, [r4, #0]
 800621e:	1d18      	adds	r0, r3, #4
 8006220:	6010      	str	r0, [r2, #0]
 8006222:	0628      	lsls	r0, r5, #24
 8006224:	d501      	bpl.n	800622a <_printf_i+0xc2>
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	e002      	b.n	8006230 <_printf_i+0xc8>
 800622a:	0668      	lsls	r0, r5, #25
 800622c:	d5fb      	bpl.n	8006226 <_printf_i+0xbe>
 800622e:	881b      	ldrh	r3, [r3, #0]
 8006230:	4854      	ldr	r0, [pc, #336]	; (8006384 <_printf_i+0x21c>)
 8006232:	296f      	cmp	r1, #111	; 0x6f
 8006234:	bf14      	ite	ne
 8006236:	220a      	movne	r2, #10
 8006238:	2208      	moveq	r2, #8
 800623a:	2100      	movs	r1, #0
 800623c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006240:	6865      	ldr	r5, [r4, #4]
 8006242:	60a5      	str	r5, [r4, #8]
 8006244:	2d00      	cmp	r5, #0
 8006246:	f2c0 8095 	blt.w	8006374 <_printf_i+0x20c>
 800624a:	6821      	ldr	r1, [r4, #0]
 800624c:	f021 0104 	bic.w	r1, r1, #4
 8006250:	6021      	str	r1, [r4, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d13d      	bne.n	80062d2 <_printf_i+0x16a>
 8006256:	2d00      	cmp	r5, #0
 8006258:	f040 808e 	bne.w	8006378 <_printf_i+0x210>
 800625c:	4665      	mov	r5, ip
 800625e:	2a08      	cmp	r2, #8
 8006260:	d10b      	bne.n	800627a <_printf_i+0x112>
 8006262:	6823      	ldr	r3, [r4, #0]
 8006264:	07db      	lsls	r3, r3, #31
 8006266:	d508      	bpl.n	800627a <_printf_i+0x112>
 8006268:	6923      	ldr	r3, [r4, #16]
 800626a:	6862      	ldr	r2, [r4, #4]
 800626c:	429a      	cmp	r2, r3
 800626e:	bfde      	ittt	le
 8006270:	2330      	movle	r3, #48	; 0x30
 8006272:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006276:	f105 35ff 	addle.w	r5, r5, #4294967295
 800627a:	ebac 0305 	sub.w	r3, ip, r5
 800627e:	6123      	str	r3, [r4, #16]
 8006280:	f8cd 8000 	str.w	r8, [sp]
 8006284:	463b      	mov	r3, r7
 8006286:	aa03      	add	r2, sp, #12
 8006288:	4621      	mov	r1, r4
 800628a:	4630      	mov	r0, r6
 800628c:	f7ff fef6 	bl	800607c <_printf_common>
 8006290:	3001      	adds	r0, #1
 8006292:	d14d      	bne.n	8006330 <_printf_i+0x1c8>
 8006294:	f04f 30ff 	mov.w	r0, #4294967295
 8006298:	b005      	add	sp, #20
 800629a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800629e:	4839      	ldr	r0, [pc, #228]	; (8006384 <_printf_i+0x21c>)
 80062a0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80062a4:	6813      	ldr	r3, [r2, #0]
 80062a6:	6821      	ldr	r1, [r4, #0]
 80062a8:	1d1d      	adds	r5, r3, #4
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	6015      	str	r5, [r2, #0]
 80062ae:	060a      	lsls	r2, r1, #24
 80062b0:	d50b      	bpl.n	80062ca <_printf_i+0x162>
 80062b2:	07ca      	lsls	r2, r1, #31
 80062b4:	bf44      	itt	mi
 80062b6:	f041 0120 	orrmi.w	r1, r1, #32
 80062ba:	6021      	strmi	r1, [r4, #0]
 80062bc:	b91b      	cbnz	r3, 80062c6 <_printf_i+0x15e>
 80062be:	6822      	ldr	r2, [r4, #0]
 80062c0:	f022 0220 	bic.w	r2, r2, #32
 80062c4:	6022      	str	r2, [r4, #0]
 80062c6:	2210      	movs	r2, #16
 80062c8:	e7b7      	b.n	800623a <_printf_i+0xd2>
 80062ca:	064d      	lsls	r5, r1, #25
 80062cc:	bf48      	it	mi
 80062ce:	b29b      	uxthmi	r3, r3
 80062d0:	e7ef      	b.n	80062b2 <_printf_i+0x14a>
 80062d2:	4665      	mov	r5, ip
 80062d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80062d8:	fb02 3311 	mls	r3, r2, r1, r3
 80062dc:	5cc3      	ldrb	r3, [r0, r3]
 80062de:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80062e2:	460b      	mov	r3, r1
 80062e4:	2900      	cmp	r1, #0
 80062e6:	d1f5      	bne.n	80062d4 <_printf_i+0x16c>
 80062e8:	e7b9      	b.n	800625e <_printf_i+0xf6>
 80062ea:	6813      	ldr	r3, [r2, #0]
 80062ec:	6825      	ldr	r5, [r4, #0]
 80062ee:	6961      	ldr	r1, [r4, #20]
 80062f0:	1d18      	adds	r0, r3, #4
 80062f2:	6010      	str	r0, [r2, #0]
 80062f4:	0628      	lsls	r0, r5, #24
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	d501      	bpl.n	80062fe <_printf_i+0x196>
 80062fa:	6019      	str	r1, [r3, #0]
 80062fc:	e002      	b.n	8006304 <_printf_i+0x19c>
 80062fe:	066a      	lsls	r2, r5, #25
 8006300:	d5fb      	bpl.n	80062fa <_printf_i+0x192>
 8006302:	8019      	strh	r1, [r3, #0]
 8006304:	2300      	movs	r3, #0
 8006306:	6123      	str	r3, [r4, #16]
 8006308:	4665      	mov	r5, ip
 800630a:	e7b9      	b.n	8006280 <_printf_i+0x118>
 800630c:	6813      	ldr	r3, [r2, #0]
 800630e:	1d19      	adds	r1, r3, #4
 8006310:	6011      	str	r1, [r2, #0]
 8006312:	681d      	ldr	r5, [r3, #0]
 8006314:	6862      	ldr	r2, [r4, #4]
 8006316:	2100      	movs	r1, #0
 8006318:	4628      	mov	r0, r5
 800631a:	f7f9 ff61 	bl	80001e0 <memchr>
 800631e:	b108      	cbz	r0, 8006324 <_printf_i+0x1bc>
 8006320:	1b40      	subs	r0, r0, r5
 8006322:	6060      	str	r0, [r4, #4]
 8006324:	6863      	ldr	r3, [r4, #4]
 8006326:	6123      	str	r3, [r4, #16]
 8006328:	2300      	movs	r3, #0
 800632a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800632e:	e7a7      	b.n	8006280 <_printf_i+0x118>
 8006330:	6923      	ldr	r3, [r4, #16]
 8006332:	462a      	mov	r2, r5
 8006334:	4639      	mov	r1, r7
 8006336:	4630      	mov	r0, r6
 8006338:	47c0      	blx	r8
 800633a:	3001      	adds	r0, #1
 800633c:	d0aa      	beq.n	8006294 <_printf_i+0x12c>
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	079b      	lsls	r3, r3, #30
 8006342:	d413      	bmi.n	800636c <_printf_i+0x204>
 8006344:	68e0      	ldr	r0, [r4, #12]
 8006346:	9b03      	ldr	r3, [sp, #12]
 8006348:	4298      	cmp	r0, r3
 800634a:	bfb8      	it	lt
 800634c:	4618      	movlt	r0, r3
 800634e:	e7a3      	b.n	8006298 <_printf_i+0x130>
 8006350:	2301      	movs	r3, #1
 8006352:	464a      	mov	r2, r9
 8006354:	4639      	mov	r1, r7
 8006356:	4630      	mov	r0, r6
 8006358:	47c0      	blx	r8
 800635a:	3001      	adds	r0, #1
 800635c:	d09a      	beq.n	8006294 <_printf_i+0x12c>
 800635e:	3501      	adds	r5, #1
 8006360:	68e3      	ldr	r3, [r4, #12]
 8006362:	9a03      	ldr	r2, [sp, #12]
 8006364:	1a9b      	subs	r3, r3, r2
 8006366:	42ab      	cmp	r3, r5
 8006368:	dcf2      	bgt.n	8006350 <_printf_i+0x1e8>
 800636a:	e7eb      	b.n	8006344 <_printf_i+0x1dc>
 800636c:	2500      	movs	r5, #0
 800636e:	f104 0919 	add.w	r9, r4, #25
 8006372:	e7f5      	b.n	8006360 <_printf_i+0x1f8>
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1ac      	bne.n	80062d2 <_printf_i+0x16a>
 8006378:	7803      	ldrb	r3, [r0, #0]
 800637a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800637e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006382:	e76c      	b.n	800625e <_printf_i+0xf6>
 8006384:	080066ad 	.word	0x080066ad
 8006388:	080066be 	.word	0x080066be

0800638c <_sbrk_r>:
 800638c:	b538      	push	{r3, r4, r5, lr}
 800638e:	4c06      	ldr	r4, [pc, #24]	; (80063a8 <_sbrk_r+0x1c>)
 8006390:	2300      	movs	r3, #0
 8006392:	4605      	mov	r5, r0
 8006394:	4608      	mov	r0, r1
 8006396:	6023      	str	r3, [r4, #0]
 8006398:	f7fa fc16 	bl	8000bc8 <_sbrk>
 800639c:	1c43      	adds	r3, r0, #1
 800639e:	d102      	bne.n	80063a6 <_sbrk_r+0x1a>
 80063a0:	6823      	ldr	r3, [r4, #0]
 80063a2:	b103      	cbz	r3, 80063a6 <_sbrk_r+0x1a>
 80063a4:	602b      	str	r3, [r5, #0]
 80063a6:	bd38      	pop	{r3, r4, r5, pc}
 80063a8:	20004a78 	.word	0x20004a78

080063ac <__sread>:
 80063ac:	b510      	push	{r4, lr}
 80063ae:	460c      	mov	r4, r1
 80063b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b4:	f000 f896 	bl	80064e4 <_read_r>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	bfab      	itete	ge
 80063bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063be:	89a3      	ldrhlt	r3, [r4, #12]
 80063c0:	181b      	addge	r3, r3, r0
 80063c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80063c6:	bfac      	ite	ge
 80063c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80063ca:	81a3      	strhlt	r3, [r4, #12]
 80063cc:	bd10      	pop	{r4, pc}

080063ce <__swrite>:
 80063ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063d2:	461f      	mov	r7, r3
 80063d4:	898b      	ldrh	r3, [r1, #12]
 80063d6:	05db      	lsls	r3, r3, #23
 80063d8:	4605      	mov	r5, r0
 80063da:	460c      	mov	r4, r1
 80063dc:	4616      	mov	r6, r2
 80063de:	d505      	bpl.n	80063ec <__swrite+0x1e>
 80063e0:	2302      	movs	r3, #2
 80063e2:	2200      	movs	r2, #0
 80063e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e8:	f000 f868 	bl	80064bc <_lseek_r>
 80063ec:	89a3      	ldrh	r3, [r4, #12]
 80063ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063f6:	81a3      	strh	r3, [r4, #12]
 80063f8:	4632      	mov	r2, r6
 80063fa:	463b      	mov	r3, r7
 80063fc:	4628      	mov	r0, r5
 80063fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006402:	f000 b817 	b.w	8006434 <_write_r>

08006406 <__sseek>:
 8006406:	b510      	push	{r4, lr}
 8006408:	460c      	mov	r4, r1
 800640a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800640e:	f000 f855 	bl	80064bc <_lseek_r>
 8006412:	1c43      	adds	r3, r0, #1
 8006414:	89a3      	ldrh	r3, [r4, #12]
 8006416:	bf15      	itete	ne
 8006418:	6560      	strne	r0, [r4, #84]	; 0x54
 800641a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800641e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006422:	81a3      	strheq	r3, [r4, #12]
 8006424:	bf18      	it	ne
 8006426:	81a3      	strhne	r3, [r4, #12]
 8006428:	bd10      	pop	{r4, pc}

0800642a <__sclose>:
 800642a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800642e:	f000 b813 	b.w	8006458 <_close_r>
	...

08006434 <_write_r>:
 8006434:	b538      	push	{r3, r4, r5, lr}
 8006436:	4c07      	ldr	r4, [pc, #28]	; (8006454 <_write_r+0x20>)
 8006438:	4605      	mov	r5, r0
 800643a:	4608      	mov	r0, r1
 800643c:	4611      	mov	r1, r2
 800643e:	2200      	movs	r2, #0
 8006440:	6022      	str	r2, [r4, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	f7fa fb6f 	bl	8000b26 <_write>
 8006448:	1c43      	adds	r3, r0, #1
 800644a:	d102      	bne.n	8006452 <_write_r+0x1e>
 800644c:	6823      	ldr	r3, [r4, #0]
 800644e:	b103      	cbz	r3, 8006452 <_write_r+0x1e>
 8006450:	602b      	str	r3, [r5, #0]
 8006452:	bd38      	pop	{r3, r4, r5, pc}
 8006454:	20004a78 	.word	0x20004a78

08006458 <_close_r>:
 8006458:	b538      	push	{r3, r4, r5, lr}
 800645a:	4c06      	ldr	r4, [pc, #24]	; (8006474 <_close_r+0x1c>)
 800645c:	2300      	movs	r3, #0
 800645e:	4605      	mov	r5, r0
 8006460:	4608      	mov	r0, r1
 8006462:	6023      	str	r3, [r4, #0]
 8006464:	f7fa fb7b 	bl	8000b5e <_close>
 8006468:	1c43      	adds	r3, r0, #1
 800646a:	d102      	bne.n	8006472 <_close_r+0x1a>
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	b103      	cbz	r3, 8006472 <_close_r+0x1a>
 8006470:	602b      	str	r3, [r5, #0]
 8006472:	bd38      	pop	{r3, r4, r5, pc}
 8006474:	20004a78 	.word	0x20004a78

08006478 <_fstat_r>:
 8006478:	b538      	push	{r3, r4, r5, lr}
 800647a:	4c07      	ldr	r4, [pc, #28]	; (8006498 <_fstat_r+0x20>)
 800647c:	2300      	movs	r3, #0
 800647e:	4605      	mov	r5, r0
 8006480:	4608      	mov	r0, r1
 8006482:	4611      	mov	r1, r2
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	f7fa fb76 	bl	8000b76 <_fstat>
 800648a:	1c43      	adds	r3, r0, #1
 800648c:	d102      	bne.n	8006494 <_fstat_r+0x1c>
 800648e:	6823      	ldr	r3, [r4, #0]
 8006490:	b103      	cbz	r3, 8006494 <_fstat_r+0x1c>
 8006492:	602b      	str	r3, [r5, #0]
 8006494:	bd38      	pop	{r3, r4, r5, pc}
 8006496:	bf00      	nop
 8006498:	20004a78 	.word	0x20004a78

0800649c <_isatty_r>:
 800649c:	b538      	push	{r3, r4, r5, lr}
 800649e:	4c06      	ldr	r4, [pc, #24]	; (80064b8 <_isatty_r+0x1c>)
 80064a0:	2300      	movs	r3, #0
 80064a2:	4605      	mov	r5, r0
 80064a4:	4608      	mov	r0, r1
 80064a6:	6023      	str	r3, [r4, #0]
 80064a8:	f7fa fb75 	bl	8000b96 <_isatty>
 80064ac:	1c43      	adds	r3, r0, #1
 80064ae:	d102      	bne.n	80064b6 <_isatty_r+0x1a>
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	b103      	cbz	r3, 80064b6 <_isatty_r+0x1a>
 80064b4:	602b      	str	r3, [r5, #0]
 80064b6:	bd38      	pop	{r3, r4, r5, pc}
 80064b8:	20004a78 	.word	0x20004a78

080064bc <_lseek_r>:
 80064bc:	b538      	push	{r3, r4, r5, lr}
 80064be:	4c07      	ldr	r4, [pc, #28]	; (80064dc <_lseek_r+0x20>)
 80064c0:	4605      	mov	r5, r0
 80064c2:	4608      	mov	r0, r1
 80064c4:	4611      	mov	r1, r2
 80064c6:	2200      	movs	r2, #0
 80064c8:	6022      	str	r2, [r4, #0]
 80064ca:	461a      	mov	r2, r3
 80064cc:	f7fa fb6e 	bl	8000bac <_lseek>
 80064d0:	1c43      	adds	r3, r0, #1
 80064d2:	d102      	bne.n	80064da <_lseek_r+0x1e>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	b103      	cbz	r3, 80064da <_lseek_r+0x1e>
 80064d8:	602b      	str	r3, [r5, #0]
 80064da:	bd38      	pop	{r3, r4, r5, pc}
 80064dc:	20004a78 	.word	0x20004a78

080064e0 <__malloc_lock>:
 80064e0:	4770      	bx	lr

080064e2 <__malloc_unlock>:
 80064e2:	4770      	bx	lr

080064e4 <_read_r>:
 80064e4:	b538      	push	{r3, r4, r5, lr}
 80064e6:	4c07      	ldr	r4, [pc, #28]	; (8006504 <_read_r+0x20>)
 80064e8:	4605      	mov	r5, r0
 80064ea:	4608      	mov	r0, r1
 80064ec:	4611      	mov	r1, r2
 80064ee:	2200      	movs	r2, #0
 80064f0:	6022      	str	r2, [r4, #0]
 80064f2:	461a      	mov	r2, r3
 80064f4:	f7fa fafa 	bl	8000aec <_read>
 80064f8:	1c43      	adds	r3, r0, #1
 80064fa:	d102      	bne.n	8006502 <_read_r+0x1e>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	b103      	cbz	r3, 8006502 <_read_r+0x1e>
 8006500:	602b      	str	r3, [r5, #0]
 8006502:	bd38      	pop	{r3, r4, r5, pc}
 8006504:	20004a78 	.word	0x20004a78

08006508 <_init>:
 8006508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800650a:	bf00      	nop
 800650c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800650e:	bc08      	pop	{r3}
 8006510:	469e      	mov	lr, r3
 8006512:	4770      	bx	lr

08006514 <_fini>:
 8006514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006516:	bf00      	nop
 8006518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800651a:	bc08      	pop	{r3}
 800651c:	469e      	mov	lr, r3
 800651e:	4770      	bx	lr
