$date
	Tue Nov  2 13:03:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_test $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RES $end
$scope module counter $end
$var wire 1 " CLK $end
$var wire 1 # RES $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
1"
#25
0"
#30
0"
#35
1"
#40
1"
#45
0"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
