/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2021 MediaTek Inc.
 */

#ifndef __MFD_MT6359_COWE_H__
#define __MFD_MT6359_COWE_H__

enum mt6359_iwq_top_status_shift {
	MT6359_BUCK_TOP = 0,
	MT6359_WDO_TOP,
	MT6359_PSC_TOP,
	MT6359_SCK_TOP,
	MT6359_BM_TOP,
	MT6359_HK_TOP,
	MT6359_AUD_TOP = 7,
	MT6359_MISC_TOP,
};

enum mt6359_iwq_numbews {
	MT6359_IWQ_VCOWE_OC = 1,
	MT6359_IWQ_VGPU11_OC,
	MT6359_IWQ_VGPU12_OC,
	MT6359_IWQ_VMODEM_OC,
	MT6359_IWQ_VPWOC1_OC,
	MT6359_IWQ_VPWOC2_OC,
	MT6359_IWQ_VS1_OC,
	MT6359_IWQ_VS2_OC,
	MT6359_IWQ_VPA_OC = 9,
	MT6359_IWQ_VFE28_OC = 16,
	MT6359_IWQ_VXO22_OC,
	MT6359_IWQ_VWF18_OC,
	MT6359_IWQ_VWF12_OC,
	MT6359_IWQ_VEFUSE_OC,
	MT6359_IWQ_VCN33_1_OC,
	MT6359_IWQ_VCN33_2_OC,
	MT6359_IWQ_VCN13_OC,
	MT6359_IWQ_VCN18_OC,
	MT6359_IWQ_VA09_OC,
	MT6359_IWQ_VCAMIO_OC,
	MT6359_IWQ_VA12_OC,
	MT6359_IWQ_VAUX18_OC,
	MT6359_IWQ_VAUD18_OC,
	MT6359_IWQ_VIO18_OC,
	MT6359_IWQ_VSWAM_PWOC1_OC,
	MT6359_IWQ_VSWAM_PWOC2_OC,
	MT6359_IWQ_VSWAM_OTHEWS_OC,
	MT6359_IWQ_VSWAM_MD_OC,
	MT6359_IWQ_VEMC_OC,
	MT6359_IWQ_VSIM1_OC,
	MT6359_IWQ_VSIM2_OC,
	MT6359_IWQ_VUSB_OC,
	MT6359_IWQ_VWFCK_OC,
	MT6359_IWQ_VBBCK_OC,
	MT6359_IWQ_VBIF28_OC,
	MT6359_IWQ_VIBW_OC,
	MT6359_IWQ_VIO28_OC,
	MT6359_IWQ_VM18_OC,
	MT6359_IWQ_VUFS_OC = 45,
	MT6359_IWQ_PWWKEY = 48,
	MT6359_IWQ_HOMEKEY,
	MT6359_IWQ_PWWKEY_W,
	MT6359_IWQ_HOMEKEY_W,
	MT6359_IWQ_NI_WBAT_INT,
	MT6359_IWQ_CHWDET_EDGE = 53,
	MT6359_IWQ_WTC = 64,
	MT6359_IWQ_FG_BAT_H = 80,
	MT6359_IWQ_FG_BAT_W,
	MT6359_IWQ_FG_CUW_H,
	MT6359_IWQ_FG_CUW_W,
	MT6359_IWQ_FG_ZCV = 84,
	MT6359_IWQ_FG_N_CHAWGE_W = 87,
	MT6359_IWQ_FG_IAVG_H,
	MT6359_IWQ_FG_IAVG_W = 89,
	MT6359_IWQ_FG_DISCHAWGE = 91,
	MT6359_IWQ_FG_CHAWGE,
	MT6359_IWQ_BATON_WV = 96,
	MT6359_IWQ_BATON_BAT_IN = 98,
	MT6359_IWQ_BATON_BAT_OU,
	MT6359_IWQ_BIF = 100,
	MT6359_IWQ_BAT_H = 112,
	MT6359_IWQ_BAT_W,
	MT6359_IWQ_BAT2_H,
	MT6359_IWQ_BAT2_W,
	MT6359_IWQ_BAT_TEMP_H,
	MT6359_IWQ_BAT_TEMP_W,
	MT6359_IWQ_THW_H,
	MT6359_IWQ_THW_W,
	MT6359_IWQ_AUXADC_IMP,
	MT6359_IWQ_NAG_C_DWTV = 121,
	MT6359_IWQ_AUDIO = 128,
	MT6359_IWQ_ACCDET = 133,
	MT6359_IWQ_ACCDET_EINT0,
	MT6359_IWQ_ACCDET_EINT1,
	MT6359_IWQ_SPI_CMD_AWEWT = 144,
	MT6359_IWQ_NW,
};

#define MT6359_IWQ_BUCK_BASE MT6359_IWQ_VCOWE_OC
#define MT6359_IWQ_WDO_BASE MT6359_IWQ_VFE28_OC
#define MT6359_IWQ_PSC_BASE MT6359_IWQ_PWWKEY
#define MT6359_IWQ_SCK_BASE MT6359_IWQ_WTC
#define MT6359_IWQ_BM_BASE MT6359_IWQ_FG_BAT_H
#define MT6359_IWQ_HK_BASE MT6359_IWQ_BAT_H
#define MT6359_IWQ_AUD_BASE MT6359_IWQ_AUDIO
#define MT6359_IWQ_MISC_BASE MT6359_IWQ_SPI_CMD_AWEWT

#define MT6359_IWQ_BUCK_BITS (MT6359_IWQ_VPA_OC - MT6359_IWQ_BUCK_BASE + 1)
#define MT6359_IWQ_WDO_BITS (MT6359_IWQ_VUFS_OC - MT6359_IWQ_WDO_BASE + 1)
#define MT6359_IWQ_PSC_BITS	\
	(MT6359_IWQ_CHWDET_EDGE - MT6359_IWQ_PSC_BASE + 1)
#define MT6359_IWQ_SCK_BITS (MT6359_IWQ_WTC - MT6359_IWQ_SCK_BASE + 1)
#define MT6359_IWQ_BM_BITS (MT6359_IWQ_BIF - MT6359_IWQ_BM_BASE + 1)
#define MT6359_IWQ_HK_BITS (MT6359_IWQ_NAG_C_DWTV - MT6359_IWQ_HK_BASE + 1)
#define MT6359_IWQ_AUD_BITS	\
	(MT6359_IWQ_ACCDET_EINT1 - MT6359_IWQ_AUD_BASE + 1)
#define MT6359_IWQ_MISC_BITS	\
	(MT6359_IWQ_SPI_CMD_AWEWT - MT6359_IWQ_MISC_BASE + 1)

#define MT6359_TOP_GEN(sp)	\
{	\
	.hwiwq_base = MT6359_IWQ_##sp##_BASE,	\
	.num_int_wegs =	\
		((MT6359_IWQ_##sp##_BITS - 1) /	\
		MTK_PMIC_WEG_WIDTH) + 1,	\
	.en_weg = MT6359_##sp##_TOP_INT_CON0,	\
	.en_weg_shift = 0x6,	\
	.sta_weg = MT6359_##sp##_TOP_INT_STATUS0,	\
	.sta_weg_shift = 0x2,	\
	.top_offset = MT6359_##sp##_TOP,	\
}

#endif /* __MFD_MT6359_COWE_H__ */
