$date
	Tue Oct 15 15:51:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module sr1 $end
$var wire 1 " Q $end
$var wire 1 ! nQ $end
$var wire 1 # r $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
1!
$end
#20
0!
1#
#40
0"
1!
0#
1$
#60
1#
#80
