/* mcd_impl.c - MCD API v1.1 implementation over the TAS wire protocol.
 *
 * mcd_tas prototype, milestone M1 (2026-10-17):
 *   implemented: initialize / exit / query+open+close server (TAS
 *                SERVER_CONNECT) / query systems, devices, cores
 *                (TAS GET_TARGETS) / error info / server config query.
 *   stubbed    : everything else (target access, transactions, triggers,
 *                channels, trace, reset ...) returning
 *                MCD_ERR_FN_UNIMPLEMENTED with a descriptive message.
 *
 * Design notes:
 *   - The DLL is the "MCD API over TAS" pendant of mcdxdas.dll: tools
 *     (MCD clients) load it and get an MCD v1.1 implementation whose
 *     backend is a tas_server listetning on TCP 24817.
 *   - Only read-only operations are performed in M1.  No target state
 *     is changed.
 *   - All public entry points are serialized with one critical section.
 *
 * SPDX-License-Identifier: MIT (project code only; mcd_api.h/mcd_types.h
 * remain under the SPRINT license, see include/).
 */
#define WIN32_LEAN_AND_MEAN
#include <windows.h>
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <stdarg.h>

#include "mcd_api.h"
#include "tas_client.h"

#define MCD_TAS_IMPL_VER_MAJOR  0
#define MCD_TAS_IMPL_VER_MINOR  2
#define MCD_TAS_IMPL_VER_BUILD  0
#define MCD_TAS_IMPL_VENDOR     "mcd_tas prototype"
#define MCD_TAS_CLIENT_NAME     "mcd_tas (MCD-TAS prototype)"
#define MCD_TAS_PROBE_NAME      "mcd_tas probe"

#define MCD_TAS_MEM_SPACE_ID    0u      /* M8: reference space id (observed) */
#define MCD_TAS_REG_GROUP_CPU   0u      /* M7: reference group id (observed) */

/* CPU0 CSFR window (0xF8810000-0xF881FFFF, TC27x UM Table 3-3) register
 * offsets: PC @FE08 (Table 5-19), DBGSR @FD00 (Table 5-24 / TC1.6 UM
 * Vol.1 sec.12.9). */
#define MCD_TAS_DBGSR_OFF       0xFD00u  /* DBGSR inside each CPUx CSFR window */
#define MCD_MAX_CORE_SLOTS      4
#define MCD_TAS_MAX_PAYLOAD     0x10000u

/* ------------------------------------------------------------------ */
/* M18: OCDS trigger unit model (TR0..TR7 via the CPUx CSFR window)    */
/* ------------------------------------------------------------------ */

/* CPUx CSFR base (TC27x UM Table 3-3): CPU0 0xF8810000, +0x20000/core. */
#define MCD_TAS_CSFR_BASE_CPU0  0xF8810000u
#define MCD_TAS_CSFR_STRIDE     0x20000u
/* Register offsets inside the CSFR window (TC1.6 UM sec.12.8 Table 12-1):
 * TR0EVT = 0xF000 + 8*n, TR0ADR = 0xF004 + 8*n, TRIG_ACC = 0xFD30. */
#define MCD_TAS_TRIG_EVT_OFF    0xF000u
#define MCD_TAS_TRIG_ADR_OFF    0xF004u
#define MCD_TAS_TRIG_ACC_OFF    0xFD30u
#define MCD_TAS_TRIG_UNITS      8
/* M24-W1: the system timer (STM) - the run_until time base.  TC27x UM
 * memory map: STM0 = 0xF0000000-0xF00000FF, +0x100 per core (STM1/2);
 * the TIM0 up-counter is at +0x10 (TC27x UM sec.17.3). */
#define MCD_TAS_STM_BASE        0xF0000000u
#define MCD_TAS_STM_STRIDE      0x100u
#define MCD_TAS_STM_TIM0_OFF    0x10u
/* TRxEVT field values (TC1.6 UM sec.12.9 TRxEVT): BOD=1 (no BRKOUT pulse)
 * | BBM=1 (break before the instruction executes) | EVTA=010b (Halt). */
#define MCD_TAS_TRIG_EVT_HALT   0x0000001Au
#define MCD_TAS_TRIG_EVT_NONE   0x00000011u  /* BOD | EVTA=001: accumulate only */
#define MCD_TAS_TRIG_EVT_PC     0x00001000u  /* TYP=1: PC compare          */
#define MCD_TAS_TRIG_EVT_ALD    0x10000000u  /* Address Load (read)        */
#define MCD_TAS_TRIG_EVT_AST    0x08000000u  /* Address Store (write)      */
#define MCD_TAS_TRIG_EVT_RNG    0x00002000u  /* RNG=1: range compare       */

typedef struct {
    int      used;
    uint32_t id;          /* MCD trigger id (>= 1)                     */
    uint8_t  unit;        /* TRx index (even when is_range)            */
    uint8_t  is_range;    /* 1 = uses unit + unit+1 (TR1ADR = end)     */
    uint8_t  reserved;    /* 1 = upper unit owned by the range trigger
                             of the unit below (not allocatable)       */
    uint32_t evt;         /* programmed TRxEVT value                   */
    uint32_t addr0, addr1;
    int      captured;    /* latched from TRIG_ACC (its read clears)   */
    uint32_t desc_len;    /* stored request bytes (for mcd_qry_trig_f) */
    uint8_t  desc[64];
} mcd_trig_slot_t;

/* ------------------------------------------------------------------ */
/* context                                                             */
/* ------------------------------------------------------------------ */

/* One opened core: owns its own TAS TCP connection and session. */
typedef struct {
    int                  used;
    int                  target;        /* index into g.targets          */
    int                  core_index;    /* core within the device        */
    tas_conn             conn;
    int                  attached;      /* DEVICE_CONNECT succeeded      */
    tas_con_info         con;           /* SESSION_START/PING snapshot   */
    char                 no_device_note[64]; /* diag text for errors     */
    /* qry_state: DBGSR (Debug Status Register) snapshot - read once per
     * attach (read-only), then cached for the session. */
    int                  st_valid;           /* 1 = st_dbgsr/st_state set */
    uint32_t             st_dbgsr;           /* raw DBGSR value           */
    mcd_core_state_et    st_state;           /* state derived from DBGSR  */
    mcd_core_event_et    st_event;           /* one-shot event for next qry_state (M16) */
    mcd_trig_slot_t      trigs[MCD_TAS_TRIG_UNITS]; /* M18 trigger model */
    uint32_t             next_trig_id;       /* M18: next trigger id (>= 1) */
    mcd_core_st          core_obj;
    mcd_core_con_info_st core_ci;
} mcd_core_slot_t;

typedef struct {
    CRITICAL_SECTION  lock;

    int               initialized;
    tas_conn          conn;
    int               server_open;

    char              host[MCD_HOSTNAME_LEN];
    uint32_t          port;
    tas_server_info   srv;
    int               n_targets;
    tas_target        targets[TAS_MAX_TARGETS];

    mcd_server_st     server_obj;
    char              server_host[MCD_HOSTNAME_LEN];
    char              server_cfg[256];

    mcd_core_slot_t   cores[MCD_MAX_CORE_SLOTS];

    mcd_error_info_st last_err;
} mcd_ctx_t;

static mcd_ctx_t  g;
static INIT_ONCE  g_once = INIT_ONCE_STATIC_INIT;

static BOOL CALLBACK ctx_init(PINIT_ONCE once, PVOID p, PVOID *c)
{
    int k;
    (void)once; (void)p; (void)c;
    InitializeCriticalSection(&g.lock);
    memset(&g.conn, 0, sizeof(g.conn));
    g.conn.sock = INVALID_SOCKET;
    for (k = 0; k < MCD_MAX_CORE_SLOTS; k++)
        g.cores[k].conn.sock = INVALID_SOCKET;
    g.last_err.error_code = MCD_ERR_NONE;
    return TRUE;
}

static void mcd_lock(void)
{
    InitOnceExecuteOnce(&g_once, ctx_init, NULL, NULL);
    EnterCriticalSection(&g.lock);
}
static void mcd_unlock(void)
{
    LeaveCriticalSection(&g.lock);
}

/* ------------------------------------------------------------------ */
/* helpers                                                             */
/* ------------------------------------------------------------------ */

static void dbg(const char *fmt, ...);

static mcd_return_et err_set(mcd_return_et ret, mcd_error_code_et code,
                             const char *fmt, ...)
{
    va_list ap;
    g.last_err.return_status = ret;
    g.last_err.error_code = code;
    g.last_err.error_events = MCD_ERR_EVT_NONE;
    va_start(ap, fmt);
    vsnprintf(g.last_err.error_str, sizeof(g.last_err.error_str), fmt, ap);
    va_end(ap);
    dbg("mcd_tas: FAIL: %s", g.last_err.error_str);
    return ret;
}

static void err_clear(void)
{
    g.last_err.return_status = MCD_RET_ACT_NONE;
    g.last_err.error_code = MCD_ERR_NONE;
    g.last_err.error_events = MCD_ERR_EVT_NONE;
    g.last_err.error_str[0] = 0;
}

/* M19: reference-parity "silent" error — the reference mcdxdas.dll
 * returns HANDLE_ERROR without setting any error information for the
 * MCD trace API functions (observed via the --trace probe). */
static mcd_return_et err_silent(void)
{
    g.last_err.return_status = MCD_RET_ACT_HANDLE_ERROR;
    g.last_err.error_code = MCD_ERR_NONE;
    g.last_err.error_events = MCD_ERR_EVT_NONE;
    g.last_err.error_str[0] = 0;
    return MCD_RET_ACT_HANDLE_ERROR;
}

static void dbg(const char *fmt, ...)
{
    va_list ap;
    if (getenv("MCD_TAS_LOG") == NULL)
        return;
    va_start(ap, fmt);
    vfprintf(stderr, fmt, ap);
    va_end(ap);
    fputc('\n', stderr);
    fflush(stderr);
}

static const char *mcd_user(void)
{
    static char u[16];
    static int done = 0;
    if (!done) {
        const char *e = getenv("USERNAME");
        strncpy(u, (e && e[0]) ? e : "user", 15);
        u[15] = 0;
        done = 1;
    }
    return u;
}

/* Copy a C string with guaranteed termination. */
static void copy_str(char *dst, size_t dstlen, const char *src)
{
    if (dstlen == 0)
        return;
    if (src == NULL)
        src = "";
    strncpy(dst, src, dstlen - 1);
    dst[dstlen - 1] = 0;
}

/* ------------------------------------------------------------------ */
/* provisional device knowledge                                        */
/* ------------------------------------------------------------------ */
/*
 * device_type is the IEEE 1149.1 idcode of the device.  EM_TRICORE (ELF
 * predefined architecture) == 44.  The values marked "prov." were taken
 * from the UI of the real stack (Core Info dialog of the MCD Basic
 * Client for this exact target); they need re-calibration against the
 * original mcdxdas.dll in a later milestone.
 */
typedef struct {
    uint32_t    device_type;
    const char *device_name;
    int         n_cores;
    const char *core_name_fmt_cpu0;  /* two %d: core index, CPU index      */
    const char *core_name_fmt_other; /* two %d: core index, CPU index      */
    uint32_t    core_type;
    uint32_t    core_id_cpu0;        /* M9: observed 0x00B7C002 (CPU0)     */
    uint32_t    core_id_other;       /* M9: observed 0x00C0C012 (CPU1/2)   */
} mcd_devdb_entry_t;

static const mcd_devdb_entry_t g_devdb[] = {
    /* M9 calibration (original Core Select list + qry_cores dump via the
     * forwarding proxy): CPU0 is "TriCore 1.6E" with core_id 0x00B7C002;
     * CPU1/CPU2 are "TriCore 1.6P" with core_id 0x00C0C012. */
    { 0x401DA083u, "TC27x", 3,
      "Core %d: CPU%d TriCore 1.6E",
      "Core %d: CPU%d TriCore 1.6P",
      44u, 0x00B7C002u, 0x00C0C012u },
};
#define MCD_DEVDB_COUNT (sizeof(g_devdb) / sizeof(g_devdb[0]))

static const mcd_devdb_entry_t *devdb_lookup(uint32_t device_type)
{
    size_t i;
    for (i = 0; i < MCD_DEVDB_COUNT; i++)
        if (g_devdb[i].device_type == device_type)
            return &g_devdb[i];
    return NULL;
}

/* ------------------------------------------------------------------ */
/* config string parsing ("McdHostName=... McdServerPort=...")         */
/* ------------------------------------------------------------------ */

static int cfg_get(const char *cfg, const char *key, char *out, size_t outlen)
{
    size_t klen = strlen(key);
    const char *p = cfg;
    if (cfg == NULL || outlen == 0)
        return 0;
    while (*p) {
        while (*p == ' ' || *p == '\t' || *p == '\r' || *p == '\n')
            p++;
        if (_strnicmp(p, key, klen) == 0 && p[klen] == '=') {
            const char *v = p + klen + 1;
            size_t n = 0;
            if (*v == '"') {
                v++;
                while (v[n] && v[n] != '"' && n < outlen - 1) {
                    out[n] = v[n];
                    n++;
                }
            } else {
                while (v[n] && v[n] != ' ' && v[n] != '\t' &&
                       v[n] != '\r' && v[n] != '\n' && n < outlen - 1) {
                    out[n] = v[n];
                    n++;
                }
            }
            out[n] = 0;
            return 1;
        }
        while (*p && *p != ' ' && *p != '\t' && *p != '\r' && *p != '\n')
            p++;
    }
    return 0;
}

static void parse_server_config(const char *cfg, char *host, size_t hostlen,
                                uint16_t *port)
{
    char v[128];
    copy_str(host, hostlen, "localhost");
    *port = TAS_DEFAULT_PORT;

    if (cfg_get(cfg, "McdHostName", v, sizeof(v))) {
        copy_str(host, hostlen, v);
    } else if (cfg != NULL && cfg[0] != 0 && strchr(cfg, '=') == NULL) {
        /* convenience form: "host" or "host:port" */
        const char *colon = strchr(cfg, ':');
        if (colon != NULL) {
            size_t n = (size_t)(colon - cfg);
            if (n > hostlen - 1)
                n = hostlen - 1;
            memcpy(host, cfg, n);
            host[n] = 0;
            *port = (uint16_t)atoi(colon + 1);
        } else {
            copy_str(host, hostlen, cfg);
        }
        if (*port == 0)
            *port = TAS_DEFAULT_PORT;
    }
    if (cfg_get(cfg, "McdServerPort", v, sizeof(v))) {
        int pv = atoi(v);
        if (pv > 0 && pv < 65536)
            *port = (uint16_t)pv;
    }
}

/* ------------------------------------------------------------------ */
/* TAS helpers                                                         */
/* ------------------------------------------------------------------ */

/* One-shot handshake probe; returns 0 when a TAS server answered. */
static int probe_tas_server(const char *host, uint16_t port,
                            tas_server_info *si, char *acc_hw, size_t acclen,
                            char *detail, size_t detaillen)
{
    tas_conn c;
    uint8_t e = 0;
    tas_server_info tmp;
    tas_target t;
    int n = 0;

    if (tas_connect(&c, host, port, detail, detaillen) != 0)
        return -1;
    if (tas_server_connect(&c, MCD_TAS_PROBE_NAME, mcd_user(),
                           GetCurrentProcessId(), &tmp, &e) != 0 ||
        e != TAS_ERR_OK) {
        if (detail)
            snprintf(detail, detaillen, "SERVER_CONNECT rejected (tas_err=0x%02x)", e);
        tas_disconnect(&c);
        return -1;
    }
    if (si != NULL)
        *si = tmp;
    if (acc_hw != NULL && acclen > 0) {
        acc_hw[0] = 0;
        if (tas_get_targets(&c, &t, 1, &n, &e) == 0 && e == TAS_ERR_OK && n > 0)
            copy_str(acc_hw, acclen, t.identifier);
    }
    tas_disconnect(&c);
    return 0;
}

static void refresh_targets(void)
{
    uint8_t e = 0;
    int n = 0;
    if (tas_get_targets(&g.conn, g.targets, TAS_MAX_TARGETS, &n, &e) == 0 &&
        e == TAS_ERR_OK)
        g.n_targets = n;
    else
        g.n_targets = 0;
}

static void fill_device_con_info(mcd_core_con_info_st *o, const tas_target *t)
{
    const mcd_devdb_entry_t *db = devdb_lookup(t->device_type);
    memset(o, 0, sizeof(*o));
    copy_str(o->host, sizeof(o->host), g.host);
    o->server_port = g.port;
    copy_str(o->system, sizeof(o->system), "Real HW");
    copy_str(o->acc_hw, sizeof(o->acc_hw), t->identifier);
    o->device_type = t->device_type;
    copy_str(o->device, sizeof(o->device), db ? db->device_name : "Unknown device");
    /* M9 calibration: the reference leaves device_id at 0 (it does not
     * map the TAS 16 byte device id into this field). */
    o->device_id = 0;
}

/* ------------------------------------------------------------------ */
/* implemented API (M1)                                                */
/* ------------------------------------------------------------------ */

/* M2 session helpers are defined further below; forward declaration */
static void close_tas_session(mcd_core_slot_t *cs);

mcd_return_et mcd_initialize_f(const mcd_api_version_st *version_req,
                               mcd_impl_version_info_st *impl_info)
{
    mcd_return_et r;

    mcd_lock();
    err_clear();

    if (version_req == NULL || impl_info == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_initialize_f: NULL argument");
    } else if (version_req->v_api_major != MCD_API_VER_MAJOR) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_initialize_f: unsupported API major version %u.%u",
                    (unsigned)version_req->v_api_major, (unsigned)version_req->v_api_minor);
    } else if (version_req->v_api_minor > MCD_API_VER_MINOR) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_initialize_f: client requests newer minor version %u.%u",
                    (unsigned)version_req->v_api_major, (unsigned)version_req->v_api_minor);
    } else if (strcmp(version_req->author, "SPRINT Release") != 0 &&
               strcmp(version_req->author, "Lauterbach Release") != 0) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_initialize_f: unexpected API author '%s'",
                    version_req->author);
    } else {
        memset(impl_info, 0, sizeof(*impl_info));
        impl_info->v_api.v_api_major = MCD_API_VER_MAJOR;
        impl_info->v_api.v_api_minor = MCD_API_VER_MINOR;
        copy_str(impl_info->v_api.author, sizeof(impl_info->v_api.author),
                 "SPRINT Release");
        impl_info->v_imp_major = MCD_TAS_IMPL_VER_MAJOR;
        impl_info->v_imp_minor = MCD_TAS_IMPL_VER_MINOR;
        impl_info->v_imp_build = MCD_TAS_IMPL_VER_BUILD;
        copy_str(impl_info->vendor, sizeof(impl_info->vendor), MCD_TAS_IMPL_VENDOR);
        copy_str(impl_info->date, sizeof(impl_info->date), __DATE__);
        g.initialized = 1;
        dbg("mcd_tas: initialized (client requested %u.%u '%s')",
            (unsigned)version_req->v_api_major, (unsigned)version_req->v_api_minor,
            version_req->author);
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

void mcd_exit_f(void)
{
    int k;
    mcd_lock();
    err_clear();
    for (k = 0; k < MCD_MAX_CORE_SLOTS; k++) {
        if (g.cores[k].used)
            close_tas_session(&g.cores[k]);
    }
    if (g.server_open) {
        tas_disconnect(&g.conn);
        g.server_open = 0;
        g.n_targets = 0;
        dbg("mcd_tas: exit, server closed");
    }
    g.initialized = 0;
    mcd_unlock();
}

mcd_return_et mcd_qry_servers_f(const mcd_char_t *host, mcd_bool_t running,
                                uint32_t start_index, uint32_t *num_servers,
                                mcd_server_info_st *server_info)
{
    const char *h;
    uint32_t want;
    mcd_return_et r = MCD_RET_ACT_NONE;
    char acc[64];
    char detail[160];
    tas_server_info si;

    mcd_lock();
    err_clear();

    if (num_servers == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_servers_f: NULL num_servers");
        mcd_unlock();
        return r;
    }
    h = (host != NULL && host[0] != 0) ? host : "localhost";
    want = *num_servers;

    if (!running) {
        /* "installed servers" list is not provided by this prototype */
        *num_servers = 0;
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }

    detail[0] = 0;
    if (probe_tas_server(h, TAS_DEFAULT_PORT, &si, acc, sizeof(acc),
                         detail, sizeof(detail)) != 0) {
        *num_servers = 0;   /* empty list is not an error */
        dbg("mcd_tas: qry_servers(%s): no TAS server (%s)", h, detail);
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }

    if (want == 0) {
        *num_servers = 1;
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }
    if (start_index >= 1 || server_info == NULL) {
        *num_servers = 0;
        if (server_info == NULL && start_index == 0)
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_servers_f: NULL server_info");
        mcd_unlock();
        return r;
    }

    memset(&server_info[0], 0, sizeof(server_info[0]));
    copy_str(server_info[0].server, sizeof(server_info[0].server),
             si.server[0] ? si.server : "TasServer");
    /* real hardware server: acc_hw carries the access hardware id,
       system_instance stays empty (per MCD API convention) */
    copy_str(server_info[0].acc_hw, sizeof(server_info[0].acc_hw), acc);
    *num_servers = 1;
    dbg("mcd_tas: qry_servers(%s): 1 server '%s' acc_hw '%s'",
        h, server_info[0].server, server_info[0].acc_hw);
    mcd_unlock();
    return MCD_RET_ACT_NONE;
}

mcd_return_et mcd_open_server_f(const mcd_char_t *system_key,
                                const mcd_char_t *config_string,
                                mcd_server_st **server)
{
    char host[MCD_HOSTNAME_LEN];
    uint16_t port;
    char detail[160];
    uint8_t e = 0;
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)system_key;   /* no server keys in this prototype */

    mcd_lock();
    err_clear();

    if (server == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_open_server_f: NULL server");
        mcd_unlock();
        return r;
    }
    *server = NULL;
    if (!g.initialized) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_USAGE,
                    "mcd_open_server_f: mcd_initialize_f not called");
        mcd_unlock();
        return r;
    }
    /* tolerate repeated opens of the same endpoint: the MCD client polls
       open/qry/close in a loop and later re-opens for the real session */
    parse_server_config(config_string, host, sizeof(host), &port);
    if (g.server_open) {
        if (strcmp(host, g.host) == 0 && port == g.port) {
            *server = &g.server_obj;   /* same endpoint: reuse handle */
            mcd_unlock();
            return MCD_RET_ACT_NONE;
        }
        tas_disconnect(&g.conn);   /* different endpoint: switch over */
        g.server_open = 0;
    }
    detail[0] = 0;

    if (tas_connect(&g.conn, host, port, detail, sizeof(detail)) != 0) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_open_server_f: %s", detail);
        mcd_unlock();
        return r;
    }
    if (tas_server_connect(&g.conn, MCD_TAS_CLIENT_NAME, mcd_user(),
                           GetCurrentProcessId(), &g.srv, &e) != 0 ||
        e != TAS_ERR_OK) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_open_server_f: TAS SERVER_CONNECT rejected "
                    "(tas_err=0x%02x)", e);
        tas_disconnect(&g.conn);
        mcd_unlock();
        return r;
    }

    copy_str(g.host, sizeof(g.host), host);
    g.port = port;
    refresh_targets();
    copy_str(g.server_host, sizeof(g.server_host), host);
    snprintf(g.server_cfg, sizeof(g.server_cfg),
             "McdHostName=%s McdServerPort=%u", host, (unsigned)port);
    memset(&g.server_obj, 0, sizeof(g.server_obj));
    g.server_obj.instance = &g;
    g.server_obj.host = g.server_host;
    g.server_obj.config_string = g.server_cfg;
    g.server_open = 1;
    *server = &g.server_obj;

    dbg("mcd_tas: server '%s' opened at %s:%u (%d targets)",
        g.srv.server, host, (unsigned)port, g.n_targets);
    mcd_unlock();
    return r;
}

mcd_return_et mcd_close_server_f(const mcd_server_st *server)
{
    mcd_return_et r;

    mcd_lock();
    err_clear();

    if (server == NULL || server != &g.server_obj) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_close_server_f: unknown server instance");
    } else if (!g.server_open) {
        r = MCD_RET_ACT_NONE;   /* idempotent close (reference behaviour) */
    } else {
        /* Only the enumeration connection is closed here.  Attached core
           sessions use their own connections and stay open: the MCD client
           closes the server between its periodic poll cycles. */
        tas_disconnect(&g.conn);
        g.server_open = 0;
        g.n_targets = 0;
        dbg("mcd_tas: server closed");
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_set_server_config_f(const mcd_server_st *server,
                                      const mcd_char_t *config_string)
{
    mcd_return_et r;

    (void)config_string;

    mcd_lock();
    err_clear();
    if (server == NULL || server != &g.server_obj || !g.server_open) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_set_server_config_f: unknown server instance");
    } else {
        /* prototype: configuration changes are accepted and ignored
           (host port and access parameters are fixed for now) */
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_server_config_f(const mcd_server_st *server,
                                      uint32_t *max_len,
                                      mcd_char_t *config_string)
{
    mcd_return_et r;
    size_t need;

    mcd_lock();
    err_clear();

    if (server == NULL || server != &g.server_obj || !g.server_open) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_server_config_f: unknown server instance");
        mcd_unlock();
        return r;
    }
    if (max_len == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_server_config_f: NULL max_len");
        mcd_unlock();
        return r;
    }

    need = strlen(g.server_cfg) + 1;
    if (config_string == NULL) {
        *max_len = (uint32_t)need;   /* just report the required size */
        r = MCD_RET_ACT_NONE;
    } else if (*max_len < need) {
        uint32_t given = *max_len;
        *max_len = (uint32_t)need;
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_RESULT_TOO_LONG,
                    "mcd_qry_server_config_f: buffer too small (%u < %u)",
                    (unsigned)given, (unsigned)need);
    } else {
        copy_str(config_string, (size_t)*max_len, g.server_cfg);
        *max_len = (uint32_t)need;
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_systems_f(uint32_t start_index, uint32_t *num_systems,
                                mcd_core_con_info_st *system_con_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    mcd_lock();
    err_clear();

    if (num_systems == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_systems_f: NULL num_systems");
        mcd_unlock();
        return r;
    }
    if (!g.server_open) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_qry_systems_f: no server opened");
        mcd_unlock();
        return r;
    }
    if (*num_systems == 0) {
        *num_systems = 1;
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }
    if (start_index >= 1 || system_con_info == NULL) {
        *num_systems = 0;
        if (system_con_info == NULL && start_index == 0)
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_systems_f: NULL system_con_info");
        mcd_unlock();
        return r;
    }

    /* M9 calibration: the reference fills only the system name - host and
     * server_port stay empty in the system entry (observed via proxy). */
    memset(&system_con_info[0], 0, sizeof(system_con_info[0]));
    copy_str(system_con_info[0].system, sizeof(system_con_info[0].system), "Real HW");
    *num_systems = 1;
    mcd_unlock();
    return MCD_RET_ACT_NONE;
}

mcd_return_et mcd_qry_devices_f(const mcd_core_con_info_st *system_con_info,
                                uint32_t start_index, uint32_t *num_devices,
                                mcd_core_con_info_st *device_con_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    uint32_t total, count, i;

    (void)system_con_info;   /* single system; selection is not needed */

    mcd_lock();
    err_clear();

    if (num_devices == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_devices_f: NULL num_devices");
        mcd_unlock();
        return r;
    }
    if (!g.server_open) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_qry_devices_f: no server opened");
        mcd_unlock();
        return r;
    }
    total = (uint32_t)g.n_targets;
    if (*num_devices == 0) {
        *num_devices = total;
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }
    if (start_index >= total || device_con_info == NULL) {
        *num_devices = 0;
        if (device_con_info == NULL && start_index == 0)
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_devices_f: NULL device_con_info");
        mcd_unlock();
        return r;
    }

    count = *num_devices;
    if (count > total - start_index)
        count = total - start_index;
    for (i = 0; i < count; i++)
        fill_device_con_info(&device_con_info[i], &g.targets[start_index + i]);
    *num_devices = count;
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_cores_f(const mcd_core_con_info_st *connection_info,
                              uint32_t start_index, uint32_t *num_cores,
                              mcd_core_con_info_st *core_con_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    const tas_target *t = NULL;
    const mcd_devdb_entry_t *db;
    uint32_t n, count, i;
    int k;

    mcd_lock();
    err_clear();

    if (num_cores == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_cores_f: NULL num_cores");
        mcd_unlock();
        return r;
    }
    if (!g.server_open) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_qry_cores_f: no server opened");
        mcd_unlock();
        return r;
    }

    if (connection_info != NULL && connection_info->acc_hw[0] != 0) {
        for (k = 0; k < g.n_targets; k++) {
            if (strcmp(g.targets[k].identifier, connection_info->acc_hw) == 0) {
                t = &g.targets[k];
                break;
            }
        }
        if (t == NULL) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_cores_f: unknown acc_hw '%s'",
                        connection_info->acc_hw);
            mcd_unlock();
            return r;
        }
    } else if (g.n_targets > 0) {
        t = &g.targets[0];
    }

    db = (t != NULL) ? devdb_lookup(t->device_type) : NULL;
    n = (t == NULL) ? 0u : (db != NULL ? (uint32_t)db->n_cores : 1u);

    if (*num_cores == 0) {
        *num_cores = n;
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }
    if (start_index >= n || core_con_info == NULL) {
        *num_cores = 0;
        if (core_con_info == NULL && start_index == 0 && n > 0)
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_cores_f: NULL core_con_info");
        mcd_unlock();
        return r;
    }

    count = *num_cores;
    if (count > n - start_index)
        count = n - start_index;
    for (i = 0; i < count; i++) {
        uint32_t idx = start_index + i;
        mcd_core_con_info_st *o = &core_con_info[i];
        fill_device_con_info(o, t);
        if (db != NULL)
            snprintf(o->core, sizeof(o->core),
                     (idx == 0) ? db->core_name_fmt_cpu0
                                : db->core_name_fmt_other,
                     (int)idx, (int)idx);
        else
            snprintf(o->core, sizeof(o->core), "Core %d", (int)idx);
        o->core_type = (db != NULL) ? db->core_type : 44u;
        o->core_id = (db != NULL)
                         ? ((idx == 0) ? db->core_id_cpu0 : db->core_id_other)
                         : 0u;
    }
    *num_cores = count;
    mcd_unlock();
    return r;
}

void mcd_qry_error_info_f(const mcd_core_st *core, mcd_error_info_st *error_info)
{
    (void)core;   /* prototype keeps one global error record */
    mcd_lock();
    dbg("mcd_tas: CALL qry_error_info ('%s')", g.last_err.error_str);
    if (error_info != NULL)
        *error_info = g.last_err;
    mcd_unlock();
}

/* ------------------------------------------------------------------ */
/* M2: TAS session helpers for core access                             */
/* ------------------------------------------------------------------ */

static int core_index_from_name(const char *name)
{
    if (name != NULL && strncmp(name, "Core ", 5) == 0 &&
        name[5] >= '0' && name[5] <= '9')
        return name[5] - '0';
    return -1;
}

static mcd_error_code_et tas_err_to_mcd(uint8_t te)
{
    switch (te) {
    case TAS_PL1_ERR_SERVER_LOCKED: return MCD_ERR_SERVER_LOCKED;
    case TAS_PL1_ERR_DEV_RESET:     return MCD_ERR_DEVICE_ACCESS;
    case TAS_PL1_ERR_DEV_LOCKED:    return MCD_ERR_DEVICE_LOCKED;
    case TAS_PL1_ERR_DEV_ACCESS:    return MCD_ERR_DEVICE_ACCESS;
    default:                        return MCD_ERR_CONNECTION;
    }
}

/* Open a dedicated TAS connection + session for one core and attach to
 * the target.  The message order replicates the observed reference MCD
 * client: SERVER_CONNECT -> SESSION_START -> PING -> SET_DEVICE_KEY
 * (hot attach, no key) -> DEVICE_CONNECT (option 0: no reset, no halt).
 * Returns MCD_ERR_NONE on success, otherwise an MCD error code with a
 * description in err. */
static mcd_error_code_et open_tas_session(mcd_core_slot_t *cs,
                                          char *err, size_t errlen)
{
    uint8_t  te = 0;
    uint16_t feat_used = 0;
    uint32_t device_type = 0;
    int tgt = cs->target;

    if (tgt < 0 || tgt >= g.n_targets) {
        snprintf(err, errlen, "target index %d is not available", tgt);
        return MCD_ERR_PARAM;
    }

    if (tas_connect(&cs->conn, g.host, (uint16_t)g.port, err, errlen) != 0)
        return MCD_ERR_CONNECTION;
    if (tas_server_connect(&cs->conn, MCD_TAS_CLIENT_NAME, mcd_user(),
                           GetCurrentProcessId(), &g.srv, &te) != 0 ||
        te != TAS_ERR_OK) {
        snprintf(err, errlen, "TAS SERVER_CONNECT rejected (tas_err=0x%02x)", te);
        tas_disconnect(&cs->conn);
        return tas_err_to_mcd(te);
    }
    if (tas_session_start(&cs->conn, g.targets[tgt].identifier,
                          &cs->con, &te) != 0 || te != TAS_ERR_OK) {
        snprintf(err, errlen, "TAS SESSION_START rejected for '%s' (tas_err=0x%02x)",
                 g.targets[tgt].identifier, te);
        tas_disconnect(&cs->conn);
        return tas_err_to_mcd(te);
    }
    if (tas_ping_con(&cs->conn, &cs->con, &te) != 0 || te != TAS_ERR_OK) {
        snprintf(err, errlen, "TAS PING rejected (tas_err=0x%02x)", te);
        tas_disconnect(&cs->conn);
        return tas_err_to_mcd(te);
    }

    /* Reference clients read the server internal device descriptor blocks
     * (AM15) before attaching.  Keep that for parity; it is also our
     * read-only indicator whether the server has an identified device. */
    {
        static const uint64_t addrs[3] = { 0xD000ull, 0x0000ull, 0x8000ull };
        static const uint32_t lens[3]  = { 104, 96, 168 };
        uint8_t buf[256];
        uint8_t devtype_from_desc = 0;
        uint32_t desc_devtype = 0;
        int k;

        for (k = 0; k < 3; k++) {
            tas_rw_item it;
            uint8_t pe = 0;
            memset(&it, 0, sizeof(it));
            memset(buf, 0, sizeof(buf));
            it.addr_map = TAS_AM15;
            it.addr = addrs[k];
            it.num_bytes = lens[k];
            it.data = buf;
            if (tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe) != 0 ||
                !it.ok) {
                dbg("mcd_tas: AM15 info read @0x%llX (%u B) failed (pl0_err 0x%02x)",
                    (unsigned long long)addrs[k], (unsigned)lens[k], (unsigned)pe);
            } else if (k == 0) {
                desc_devtype = (uint32_t)buf[0] | ((uint32_t)buf[1] << 8) |
                               ((uint32_t)buf[2] << 16) | ((uint32_t)buf[3] << 24);
            }
        }
        if (desc_devtype == 0)
            devtype_from_desc = 1;   /* server has no identified device */
        cs->con.device_type = cs->con.device_type ? cs->con.device_type : desc_devtype;
        if (devtype_from_desc)
            strncpy(cs->no_device_note, " (server reports no identified device)",
                    sizeof(cs->no_device_note) - 1);
    }

    if (tas_set_device_key(&cs->conn, TAS_ULO_HOT_ATTACH, NULL, 0, &te) != 0 ||
        te != TAS_ERR_OK) {
        snprintf(err, errlen, "TAS SET_DEVICE_KEY rejected (tas_err=0x%02x)", te);
        tas_disconnect(&cs->conn);
        return tas_err_to_mcd(te);
    }
    if (tas_device_connect(&cs->conn, 0x0000, &feat_used, &device_type, &te) != 0 ||
        te != TAS_ERR_OK) {
        snprintf(err, errlen, "TAS DEVICE_CONNECT rejected (tas_err=0x%02x)%s",
                 te, cs->no_device_note);
        tas_disconnect(&cs->conn);
        return tas_err_to_mcd(te);
    }

    if (device_type != 0)
        cs->con.device_type = device_type;   /* known after attach */
    cs->st_valid = 0;
    cs->st_dbgsr = 0;
    cs->st_state = MCD_CORE_STATE_UNKNOWN;
    cs->st_event = MCD_CORE_EVENT_NONE;
    memset(cs->trigs, 0, sizeof(cs->trigs));
    cs->next_trig_id = 0;
    cs->attached = 1;
    dbg("mcd_tas: session attached to '%s' (device 0x%08X, feat 0x%04x, max_rw %u)",
        g.targets[tgt].identifier, (unsigned)cs->con.device_type,
        (unsigned)feat_used, (unsigned)cs->con.pl0_max_num_rw);
    return MCD_ERR_NONE;
}

static void close_tas_session(mcd_core_slot_t *cs)
{
    if (cs->conn.sock != INVALID_SOCKET)
        tas_disconnect(&cs->conn);
    cs->used = 0;
    cs->attached = 0;
    cs->conn.sock = INVALID_SOCKET;
}

static mcd_core_slot_t *core_slot_from(const mcd_core_st *core)
{
    int k;
    if (core == NULL)
        return NULL;
    for (k = 0; k < MCD_MAX_CORE_SLOTS; k++)
        if (g.cores[k].used && core == &g.cores[k].core_obj)
            return &g.cores[k];
    return NULL;
}

/* ------------------------------------------------------------------ */
/* stubs (M2+ work)                                                    */
/* ------------------------------------------------------------------ */

#define STUB_ENTER(name)                                          \
    mcd_return_et r_;                                             \
    mcd_lock();                                                   \
    dbg("mcd_tas: STUB " name);                                  \
    r_ = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_FN_UNIMPLEMENTED, \
                 "Function is not implemented");                  \
    mcd_unlock();                                                 \
    return r_;

mcd_return_et mcd_qry_core_modes_f(const mcd_core_st *core,
                                   uint32_t start_index, uint32_t *num_modes,
                                   mcd_core_mode_info_st *core_mode_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)start_index; (void)core_mode_info;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_core_modes_f: unknown core handle");
    } else if (num_modes == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_core_modes_f: NULL num_modes");
    } else {
        /* M19 calibration: the reference reports two core modes
         * (1 'Supervisor', 2 'User'). */
        static const struct { uint8_t id; const char *name; } modes[2] = {
            { 1, "Supervisor" },
            { 2, "User" },
        };
        uint32_t written = 0, i;

        dbg("mcd_tas: CALL qry_core_modes start=%u", (unsigned)start_index);
        if (core_mode_info == NULL) {
            *num_modes = (start_index < 2) ? (2u - start_index) : 0u;
        } else {
            uint32_t maxn = *num_modes;
            for (i = start_index; i < 2 && written < maxn; i++) {
                core_mode_info[written].core_mode = modes[i].id;
                copy_str(core_mode_info[written].name,
                         sizeof(core_mode_info[written].name),
                         modes[i].name);
                written++;
            }
            *num_modes = written;
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_open_core_f(const mcd_core_con_info_st *core_con_info,
                              mcd_core_st **core)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs = NULL;
    const mcd_devdb_entry_t *db;
    char detail[192];
    char ident[65];
    int k, tgt = -1, cidx = 0, ncores;

    mcd_lock();
    err_clear();

    if (core_con_info == NULL || core == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_open_core_f: NULL argument");
        mcd_unlock();
        return r;
    }
    *core = NULL;
    dbg("mcd_tas: open_core request: acc_hw='%s' core='%s' host='%s' port=%u",
        core_con_info->acc_hw, core_con_info->core,
        core_con_info->host, (unsigned)core_con_info->server_port);
    if (!g.server_open) {
        /* The MCD client may call open_core directly with a fully
           specified connection info (restored last session).  Open the
           server implicitly, like the reference implementation does. */
        char cfg[160];
        mcd_server_st *srv = NULL;
        const char *h = (core_con_info->host[0] != 0)
                        ? core_con_info->host : "localhost";
        uint32_t p = (core_con_info->server_port != 0)
                     ? core_con_info->server_port : TAS_DEFAULT_PORT;
        dbg("mcd_tas: open_core: no server open, auto-open %s:%u",
            h, (unsigned)p);
        snprintf(cfg, sizeof(cfg), "McdHostName=%s McdServerPort=%u",
                 h, (unsigned)p);
        r = mcd_open_server_f(NULL, cfg, &srv);
        if (r != MCD_RET_ACT_NONE) {
            mcd_unlock();
            return r;   /* failure reason set by open_server */
        }
    }

    /* locate the target by access HW name */
    if (core_con_info->acc_hw[0] != 0) {
        for (k = 0; k < g.n_targets; k++) {
            if (strcmp(g.targets[k].identifier, core_con_info->acc_hw) == 0) {
                tgt = k;
                break;
            }
        }
        if (tgt < 0) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_open_core_f: unknown acc_hw '%s'",
                        core_con_info->acc_hw);
            mcd_unlock();
            return r;
        }
    } else if (g.n_targets > 0) {
        tgt = 0;
    } else {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_open_core_f: no target available");
        mcd_unlock();
        return r;
    }

    db = devdb_lookup(g.targets[tgt].device_type);
    ncores = (db != NULL) ? (int)db->n_cores : 1;
    cidx = core_index_from_name(core_con_info->core);
    if (cidx < 0)
        cidx = 0;   /* unspecified core -> first core */
    if (cidx >= ncores) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_open_core_f: unknown core '%s' (device has %d)",
                    core_con_info->core, ncores);
        mcd_unlock();
        return r;
    }

    /* reuse an already open slot for the same target + core */
    for (k = 0; k < MCD_MAX_CORE_SLOTS; k++) {
        if (g.cores[k].used && g.cores[k].target == tgt &&
            g.cores[k].core_index == cidx) {
            *core = &g.cores[k].core_obj;
            mcd_unlock();
            return MCD_RET_ACT_NONE;
        }
    }

    /* free slot */
    for (k = 0; k < MCD_MAX_CORE_SLOTS; k++) {
        if (!g.cores[k].used) {
            cs = &g.cores[k];
            break;
        }
    }
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_open_core_f: too many open cores (max %d)",
                    MCD_MAX_CORE_SLOTS);
        mcd_unlock();
        return r;
    }

    memset(cs, 0, sizeof(*cs));
    cs->conn.sock = INVALID_SOCKET;
    cs->target = tgt;
    cs->core_index = cidx;

    {
        mcd_error_code_et ec = open_tas_session(cs, detail, sizeof(detail));
        if (ec != MCD_ERR_NONE) {
            close_tas_session(cs);
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, ec,
                        "mcd_open_core_f: %s", detail);
            mcd_unlock();
            return r;
        }
    }

    /* The device may only be identified after the attach: refresh the
     * target list so device type / id become visible everywhere. */
    copy_str(ident, sizeof(ident), g.targets[tgt].identifier);
    refresh_targets();
    for (k = 0; k < g.n_targets; k++) {
        if (strcmp(g.targets[k].identifier, ident) == 0) {
            tgt = k;
            break;
        }
    }

    cs->used = 1;
    cs->target = tgt;

    db = devdb_lookup(g.targets[tgt].device_type);
    fill_device_con_info(&cs->core_ci, &g.targets[tgt]);
    if (cs->core_ci.device_type == 0 && cs->con.device_type != 0) {
        const mcd_devdb_entry_t *cdb = devdb_lookup(cs->con.device_type);
        cs->core_ci.device_type = cs->con.device_type;
        copy_str(cs->core_ci.device, sizeof(cs->core_ci.device),
                 cdb ? cdb->device_name : "Unknown device");
        if (db == NULL)
            db = cdb;
    }
    if (db != NULL) {
        snprintf(cs->core_ci.core, sizeof(cs->core_ci.core),
                 (cidx == 0) ? db->core_name_fmt_cpu0
                             : db->core_name_fmt_other,
                 cidx, cidx);
        cs->core_ci.core_type = db->core_type;
        cs->core_ci.core_id = (cidx == 0) ? db->core_id_cpu0
                                          : db->core_id_other;
    } else {
        snprintf(cs->core_ci.core, sizeof(cs->core_ci.core),
                 "Core %d", cidx);
    }
    cs->core_obj.instance = cs;
    cs->core_obj.core_con_info = &cs->core_ci;
    *core = &cs->core_obj;

    dbg("mcd_tas: core %d of '%s' opened (device '%s' type 0x%08X)",
        cidx, cs->core_ci.acc_hw, cs->core_ci.device,
        (unsigned)cs->core_ci.device_type);
    mcd_unlock();
    return r;
}

mcd_return_et mcd_close_core_f(const mcd_core_st *core)
{
    mcd_return_et r;
    mcd_core_slot_t *cs;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_close_core_f: unknown core handle");
    } else {
        dbg("mcd_tas: core %d of '%s' closed", cs->core_index,
            cs->core_ci.acc_hw);
        close_tas_session(cs);
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_device_description_f(const mcd_core_st *core,
                                           mcd_char_t *url, uint32_t *url_length)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    mcd_lock();
    err_clear();

    dbg("mcd_tas: CALL qry_device_description");

    if (url_length == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_device_description_f: NULL url_length");
    } else if (url == NULL) {
        /* M19 calibration: the reference reports this function as
         * unimplemented (code 0x100) for any buffer. */
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_FN_UNIMPLEMENTED,
                    "Function is not implemented");
    } else {
        /* M19 calibration: reference parity (unimplemented). */
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_FN_UNIMPLEMENTED,
                    "Function is not implemented");
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_max_payload_size_f(const mcd_core_st *core,
                                         uint32_t *max_payload)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_max_payload_size_f: unknown core handle");
    } else if (max_payload == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_max_payload_size_f: NULL max_payload");
    } else {
        /* M19 calibration: the reference reports 16384 (the API's
         * MCD_GUARANTEED_MIN_PAYLOAD).  The TAS transport is chunked
         * internally, so larger transaction lists are split automatically. */
        *max_payload = 16384u;
        dbg("mcd_tas: CALL qry_max_payload_size (-> 16384, reference parity)");
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_input_handle_f(const mcd_core_st *core,
                                     uint32_t *input_handle)
{
    (void)core; (void)input_handle;
    STUB_ENTER("mcd_qry_input_handle_f")
}

mcd_return_et mcd_qry_mem_spaces_f(const mcd_core_st *core,
                                   uint32_t start_index,
                                   uint32_t *num_mem_spaces,
                                   mcd_memspace_st *mem_spaces)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_memspace_st *sp;

    mcd_lock();
    err_clear();

    dbg("mcd_tas: CALL qry_mem_spaces start=%u", (unsigned)start_index);

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_mem_spaces_f: unknown core handle");
        mcd_unlock();
        return r;
    }
    if (num_mem_spaces == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_mem_spaces_f: NULL num_mem_spaces");
        mcd_unlock();
        return r;
    }
    if (*num_mem_spaces == 0) {
        *num_mem_spaces = 1;
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }
    if (start_index > 0 || mem_spaces == NULL) {
        *num_mem_spaces = 0;
        if (mem_spaces == NULL && start_index == 0)
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_mem_spaces_f: NULL mem_spaces");
        mcd_unlock();
        return r;
    }

    /* M8 calibration: mirror the reference mcdxdas.dll - a single memory
     * space (id 0, "Code and Data") with no type bits set and
     * MCD_TX_OPT_ATOMIC_WITH_NEXT advertised as supported access option. */
    sp = &mem_spaces[0];
    memset(sp, 0, sizeof(*sp));
    sp->mem_space_id = MCD_TAS_MEM_SPACE_ID;
    copy_str(sp->mem_space_name, sizeof(sp->mem_space_name), "Code and Data");
    sp->mem_type = 0;
    sp->bits_per_mau = 8;
    sp->invariance = 1;
    sp->endian = MCD_ENDIAN_LITTLE;
    sp->min_addr = 0;
    sp->max_addr = 0xFFFFFFFFull;
    sp->num_mem_blocks = 0;
    sp->supported_access_options = MCD_TX_OPT_ATOMIC_WITH_NEXT;
    sp->core_mode_mask_read = 0;
    sp->core_mode_mask_write = 0;
    *num_mem_spaces = 1;

    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_mem_blocks_f(const mcd_core_st *core,
                                   uint32_t mem_space_id, uint32_t start_index,
                                   uint32_t *num_mem_blocks,
                                   mcd_memblock_st *mem_blocks)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)mem_blocks;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_mem_blocks_f: unknown core handle");
    } else if (num_mem_blocks == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_mem_blocks_f: NULL num_mem_blocks");
    } else {
        /* M8 calibration: the reference mcdxdas.dll does not implement
         * this function on this target - it reports
         * MCD_ERR_FN_UNIMPLEMENTED ("Function is not implemented",
         * observed via the forwarding proxy). */
        dbg("mcd_tas: CALL qry_mem_blocks space=%u start=%u (reference: "
            "unimplemented)",
            (unsigned)mem_space_id, (unsigned)start_index);
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_FN_UNIMPLEMENTED,
                    "Function is not implemented");
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_active_overlays_f(const mcd_core_st *core,
                                        uint32_t start_index,
                                        uint32_t *num_active_overlays,
                                        uint32_t *active_overlays)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)start_index; (void)active_overlays;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_active_overlays_f: unknown core handle");
    } else if (num_active_overlays == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_active_overlays_f: NULL num_active_overlays");
    } else {
        /* No overlapping overlay regions are exposed by the prototype. */
        dbg("mcd_tas: CALL qry_active_overlays start=%u",
            (unsigned)start_index);
        *num_active_overlays = 0;
    }
    mcd_unlock();
    return r;
}

/* ------------------------------------------------------------------ */
/* M7: reference register map (group 0, "CPU Registers")               */
/* Captured from the original mcdxdas.dll via the forwarding proxy:    */
/* 40 registers - PCXI/PSW/PC/BIV/BTV/ISP/ICR/FCX + D0..D15 + A0..A15. */
/* ------------------------------------------------------------------ */
typedef struct {
    const char *name;
    uint64_t    addr;
    uint8_t     side_effects_write;
} mcd_tas_reg_desc_t;

static const mcd_tas_reg_desc_t g_reg_desc[] = {
    { "PCXI", 0xF881FE00ull, 0u },
    { "PSW",  0xF881FE04ull, 0u },
    { "PC",   0xF881FE08ull, 1u },   /* reference: write has side effects */
    { "BIV",  0xF881FE20ull, 0u },
    { "BTV",  0xF881FE24ull, 0u },
    { "ISP",  0xF881FE28ull, 0u },
    { "ICR",  0xF881FE2Cull, 0u },
    { "FCX",  0xF881FE38ull, 0u },
    { "D0",   0xF881FF00ull, 0u },  { "D1",  0xF881FF04ull, 0u },
    { "D2",   0xF881FF08ull, 0u },  { "D3",  0xF881FF0Cull, 0u },
    { "D4",   0xF881FF10ull, 0u },  { "D5",  0xF881FF14ull, 0u },
    { "D6",   0xF881FF18ull, 0u },  { "D7",  0xF881FF1Cull, 0u },
    { "D8",   0xF881FF20ull, 0u },  { "D9",  0xF881FF24ull, 0u },
    { "D10",  0xF881FF28ull, 0u },  { "D11", 0xF881FF2Cull, 0u },
    { "D12",  0xF881FF30ull, 0u },  { "D13", 0xF881FF34ull, 0u },
    { "D14",  0xF881FF38ull, 0u },  { "D15", 0xF881FF3Cull, 0u },
    { "A0",   0xF881FF80ull, 0u },  { "A1",  0xF881FF84ull, 0u },
    { "A2",   0xF881FF88ull, 0u },  { "A3",  0xF881FF8Cull, 0u },
    { "A4",   0xF881FF90ull, 0u },  { "A5",  0xF881FF94ull, 0u },
    { "A6",   0xF881FF98ull, 0u },  { "A7",  0xF881FF9Cull, 0u },
    { "A8",   0xF881FFA0ull, 0u },  { "A9",  0xF881FFA4ull, 0u },
    { "A10",  0xF881FFA8ull, 0u },  { "A11", 0xF881FFACull, 0u },
    { "A12",  0xF881FFB0ull, 0u },  { "A13", 0xF881FFB4ull, 0u },
    { "A14",  0xF881FFB8ull, 0u },  { "A15", 0xF881FFBCull, 0u },
};
#define MCD_TAS_REG_COUNT ((uint32_t)(sizeof(g_reg_desc) / sizeof(g_reg_desc[0])))

static void mcd_tas_fill_reg_info(mcd_register_info_st *ri, uint32_t idx,
                                  int core_index)
{
    const mcd_tas_reg_desc_t *d = &g_reg_desc[idx];

    memset(ri, 0, sizeof(*ri));
    /* Reference: registers live in memory space id 0; the basic client
     * passes that id back for its polling reads. */
    ri->addr.mem_space_id = 0;
    /* M20b: the table holds the CPU0 CSFR addresses; the reference serves
     * the addressed core's CSFR window (cross-calibrated: core1 -> +0x20000,
     * core2 -> +0x40000 on all 40 entries). */
    ri->addr.address = d->addr +
                       (uint64_t)MCD_TAS_CSFR_STRIDE * (uint32_t)core_index;
    ri->reg_group_id = MCD_TAS_REG_GROUP_CPU;
    copy_str(ri->regname, sizeof(ri->regname), d->name);
    ri->regsize = 32;
    /* Reference: both core-mode masks are 0x2 on every register. */
    ri->core_mode_mask_read = 0x2;
    ri->core_mode_mask_write = 0x2;
    ri->has_side_effects_read = 0;
    ri->has_side_effects_write = d->side_effects_write;
    ri->reg_type = MCD_REG_TYPE_SIMPLE;
    ri->hw_thread_id = 0;
}

mcd_return_et mcd_qry_reg_groups_f(const mcd_core_st *core,
                                   uint32_t start_index,
                                   uint32_t *num_reg_groups,
                                   mcd_register_group_st *reg_groups)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)reg_groups;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_reg_groups_f: unknown core handle");
    } else if (num_reg_groups == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_reg_groups_f: NULL num_reg_groups");
    } else {
        /* M7 calibration: mirror the reference mcdxdas.dll layout -
         * one register group, id 0, "CPU Registers", 40 registers. */
        dbg("mcd_tas: CALL qry_reg_groups start=%u (-> 1 group)",
            (unsigned)start_index);
        *num_reg_groups = 1;
        if (start_index == 0 && reg_groups != NULL) {
            mcd_register_group_st *g = &reg_groups[0];
            memset(g, 0, sizeof(*g));
            g->reg_group_id = MCD_TAS_REG_GROUP_CPU;
            copy_str(g->reg_group_name, sizeof(g->reg_group_name),
                     "CPU Registers");
            g->n_registers = MCD_TAS_REG_COUNT;
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_reg_map_f(const mcd_core_st *core, uint32_t reg_group_id,
                                uint32_t start_index, uint32_t *num_regs,
                                mcd_register_info_st *reg_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_reg_map_f: unknown core handle");
    } else if (num_regs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_reg_map_f: NULL num_regs");
    } else {
        uint32_t cap = *num_regs;

        dbg("mcd_tas: CALL qry_reg_map group=%u start=%u cap=%u",
            (unsigned)reg_group_id, (unsigned)start_index, (unsigned)cap);

        if (reg_group_id != MCD_TAS_REG_GROUP_CPU) {
            *num_regs = 0;
        } else if (cap == 0 || reg_info == NULL) {
            *num_regs = MCD_TAS_REG_COUNT;  /* count query */
        } else {
            /* Serve up to cap entries starting at start_index (reference
             * mcdxdas serves the map one register at a time; the basic
             * client fetches until it has found "PC"). */
            uint32_t i, n = 0;
            for (i = 0; i < cap; i++) {
                uint32_t idx = start_index + i;
                if (idx >= MCD_TAS_REG_COUNT)
                    break;
                mcd_tas_fill_reg_info(&reg_info[i], idx, cs->core_index);
                n++;
            }
            *num_regs = n;
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_reg_compound_f(const mcd_core_st *core,
                                     uint32_t compound_reg_id,
                                     uint32_t start_index,
                                     uint32_t *num_reg_ids,
                                     uint32_t *reg_id_array)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)compound_reg_id; (void)start_index; (void)reg_id_array;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_reg_compound_f: unknown core handle");
    } else if (num_reg_ids == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_reg_compound_f: NULL num_reg_ids");
    } else {
        /* M19 calibration: the reference reports this function as
         * unimplemented (code 0x100). */
        dbg("mcd_tas: CALL qry_reg_compound (reference: unimplemented)");
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_FN_UNIMPLEMENTED,
                    "Function is not implemented");
    }
    mcd_unlock();
    return r;
}

/* M18: trigger unit helpers (defined next to the run-control helpers
 * further below; forward declarations for the trigger API section). */
static uint32_t trig_csfr_base(const mcd_core_slot_t *cs);
static mcd_return_et csfr_write(mcd_core_slot_t *cs, uint32_t off,
                                uint32_t value, const char *fn);
static mcd_return_et csfr_read(mcd_core_slot_t *cs, uint32_t off,
                               uint32_t *value, const char *fn);

mcd_return_et mcd_qry_trig_info_f(const mcd_core_st *core,
                                  mcd_trig_info_st *trig_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_info_f: unknown core handle");
    } else if (trig_info == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_info_f: NULL trig_info");
    } else {
        /* M19 calibration matches the reference mcdxdas.dll exactly:
         * type 0xF (IP/READ/WRITE/RW), option 0x3 (IMPL_HARDWARE|
         * IMPL_SOFTWARE), action 0x1 (DBG_DEBUG), 8 trigger units,
         * software breakpoints available. */
        dbg("mcd_tas: CALL qry_trig_info");
        memset(trig_info, 0, sizeof(*trig_info));
        trig_info->type = MCD_TRIG_TYPE_IP | MCD_TRIG_TYPE_READ |
                          MCD_TRIG_TYPE_WRITE | MCD_TRIG_TYPE_RW;
        trig_info->option = MCD_TRIG_OPT_IMPL_HARDWARE |
                            MCD_TRIG_OPT_IMPL_SOFTWARE;
        trig_info->action = MCD_TRIG_ACTION_DBG_DEBUG;
        trig_info->trig_number = MCD_TAS_TRIG_UNITS;
        trig_info->state_number = 0;
        trig_info->counter_number = 0;
        trig_info->sw_breakpoints = TRUE;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_ctrigs_f(const mcd_core_st *core, uint32_t start_index,
                               uint32_t *num_ctrigs,
                               mcd_ctrig_info_st *ctrig_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)start_index; (void)ctrig_info;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_ctrigs_f: unknown core handle");
    } else if (num_ctrigs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_ctrigs_f: NULL num_ctrigs");
    } else {
        /* No custom triggers are exposed by the prototype. */
        *num_ctrigs = 0;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_create_trig_f(const mcd_core_st *core, void *trig,
                                uint32_t *trig_id)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_create_trig_f: unknown core handle");
    } else if (!cs->attached) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_create_trig_f: no TAS device session");
    } else if (trig == NULL || trig_id == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_create_trig_f: NULL trig/trig_id");
    } else {
        const mcd_trig_simple_core_st *ts =
            (const mcd_trig_simple_core_st *)trig;
        uint32_t evt = MCD_TAS_TRIG_EVT_HALT;
        uint32_t unit = 0xFFFFFFFFu;
        uint32_t i;
        uint64_t start = 0, end = 0;
        int is_range = 0;

        *trig_id = 0;

        if (ts->struct_size != sizeof(mcd_trig_simple_core_st)) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TRIG_CREATE,
                        "mcd_create_trig_f: unsupported trigger struct "
                        "size %u (simple struct is %u)",
                        (unsigned)ts->struct_size,
                        (unsigned)sizeof(mcd_trig_simple_core_st));
        } else {
            switch (ts->type) {
            case MCD_TRIG_TYPE_IP:
                evt |= MCD_TAS_TRIG_EVT_PC;
                break;
            case MCD_TRIG_TYPE_READ:
                evt |= MCD_TAS_TRIG_EVT_ALD;
                break;
            case MCD_TRIG_TYPE_WRITE:
                evt |= MCD_TAS_TRIG_EVT_AST;
                break;
            case MCD_TRIG_TYPE_RW:
                evt |= MCD_TAS_TRIG_EVT_ALD | MCD_TAS_TRIG_EVT_AST;
                break;
            default:
                r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TRIG_CREATE,
                            "mcd_create_trig_f: trigger type 0x%X not "
                            "supported", (unsigned)ts->type);
                break;
            }
        }

        if (r == MCD_RET_ACT_NONE) {
            if (ts->action == MCD_TRIG_ACTION_DBG_DEBUG ||
                ts->action == MCD_TRIG_ACTION_DBG_GLOBAL) {
                /* halt (EVT base already carries BOD|BBM|EVTA=Halt) */
            } else if (ts->action == MCD_TRIG_ACTION_DEFAULT) {
                /* observe only: accumulate in TRIG_ACC, take no action */
                evt = (evt & ~0x7u) | 0x1u;
            } else {
                r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TRIG_CREATE,
                            "mcd_create_trig_f: trigger action 0x%X not "
                            "supported", (unsigned)ts->action);
            }
        }

        if (r == MCD_RET_ACT_NONE) {
            start = ts->addr_start.address;
            if (start > 0xFFFFFFFFull) {
                r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TRIG_CREATE,
                            "mcd_create_trig_f: address 0x%llX out of the "
                            "32-bit trigger compare range",
                            (unsigned long long)start);
            } else if (ts->addr_range != 0) {
                end = start + ts->addr_range - 1u;
                if (end > 0xFFFFFFFFull) {
                    r = err_set(MCD_RET_ACT_HANDLE_ERROR,
                                MCD_ERR_TRIG_CREATE,
                                "mcd_create_trig_f: range end 0x%llX out of "
                                "the 32-bit trigger compare range",
                                (unsigned long long)end);
                } else {
                    is_range = 1;
                    evt |= MCD_TAS_TRIG_EVT_RNG;
                }
            }
        }

        if (r == MCD_RET_ACT_NONE) {
            if (is_range) {
                /* an even unit plus its upper neighbour (TR1ADR = end) */
                for (i = 0; i + 1 < MCD_TAS_TRIG_UNITS; i += 2) {
                    if (!cs->trigs[i].used && !cs->trigs[i].reserved &&
                        !cs->trigs[i + 1].used && !cs->trigs[i + 1].reserved) {
                        unit = i;
                        break;
                    }
                }
            } else {
                for (i = 0; i < MCD_TAS_TRIG_UNITS; i++) {
                    if (!cs->trigs[i].used && !cs->trigs[i].reserved) {
                        unit = i;
                        break;
                    }
                }
            }
            if (unit == 0xFFFFFFFFu)
                r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TRIG_CREATE,
                            "mcd_create_trig_f: no free trigger unit");
        }

        if (r == MCD_RET_ACT_NONE) {
            uint32_t evt_off = MCD_TAS_TRIG_EVT_OFF + 8u * unit;

            r = csfr_write(cs, evt_off, evt, "mcd_create_trig_f");
            if (r == MCD_RET_ACT_NONE)
                r = csfr_write(cs, evt_off + 4u, (uint32_t)start,
                               "mcd_create_trig_f");
            if (r == MCD_RET_ACT_NONE && is_range)
                r = csfr_write(cs, evt_off + 8u + 4u, (uint32_t)end,
                               "mcd_create_trig_f");
        }

        if (r == MCD_RET_ACT_NONE) {
            mcd_trig_slot_t *slot = &cs->trigs[unit];
            uint32_t dlen = ts->struct_size;

            memset(slot, 0, sizeof(*slot));
            slot->used = 1;
            slot->id = ++cs->next_trig_id;
            slot->unit = (uint8_t)unit;
            slot->is_range = (uint8_t)is_range;
            slot->evt = evt;
            slot->addr0 = (uint32_t)start;
            slot->addr1 = (uint32_t)end;
            if (dlen > sizeof(slot->desc))
                dlen = sizeof(slot->desc);
            memcpy(slot->desc, trig, dlen);
            slot->desc_len = dlen;
            if (is_range)
                cs->trigs[unit + 1].reserved = 1;   /* TR(n+1)ADR = end */
            *trig_id = slot->id;
            if (is_range)
                dbg("mcd_tas: create_trig: id %u TR%u+TR%u range evt 0x%08X "
                    "0x%08X..0x%08X", (unsigned)slot->id, (unsigned)unit,
                    (unsigned)(unit + 1), (unsigned)evt, (unsigned)start,
                    (unsigned)end);
            else
                dbg("mcd_tas: create_trig: id %u TR%u evt 0x%08X addr 0x%08X",
                    (unsigned)slot->id, (unsigned)unit, (unsigned)evt,
                    (unsigned)start);
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_trig_f(const mcd_core_st *core, uint32_t trig_id,
                             uint32_t max_trig_size, void *trig)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    mcd_trig_slot_t *slot = NULL;
    uint32_t i;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_f: unknown core handle");
    } else if (trig == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_f: NULL trig");
    } else {
        for (i = 0; i < MCD_TAS_TRIG_UNITS; i++) {
            if (cs->trigs[i].used && cs->trigs[i].id == trig_id) {
                slot = &cs->trigs[i];
                break;
            }
        }
        if (slot == NULL) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_trig_f: trigger id %u does not exist",
                        (unsigned)trig_id);
        } else if (max_trig_size < slot->desc_len) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_trig_f: buffer %u smaller than trigger "
                        "description %u", (unsigned)max_trig_size,
                        (unsigned)slot->desc_len);
        } else {
            memcpy(trig, slot->desc, slot->desc_len);
            dbg("mcd_tas: CALL qry_trig id %u (%u bytes)",
                (unsigned)trig_id, (unsigned)slot->desc_len);
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_remove_trig_f(const mcd_core_st *core, uint32_t trig_id)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    mcd_trig_slot_t *slot = NULL;
    uint32_t i;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_remove_trig_f: unknown core handle");
    } else {
        for (i = 0; i < MCD_TAS_TRIG_UNITS; i++) {
            if (cs->trigs[i].used && cs->trigs[i].id == trig_id) {
                slot = &cs->trigs[i];
                break;
            }
        }
        if (slot == NULL) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_remove_trig_f: trigger id %u does not exist",
                        (unsigned)trig_id);
        } else {
            uint32_t evt_off = MCD_TAS_TRIG_EVT_OFF + 8u * slot->unit;

            r = csfr_write(cs, evt_off, 0, "mcd_remove_trig_f");
            if (r == MCD_RET_ACT_NONE)
                r = csfr_write(cs, evt_off + 4u, 0, "mcd_remove_trig_f");
            if (r == MCD_RET_ACT_NONE && slot->is_range) {
                r = csfr_write(cs, evt_off + 8u, 0, "mcd_remove_trig_f");
                if (r == MCD_RET_ACT_NONE)
                    r = csfr_write(cs, evt_off + 8u + 4u, 0,
                                   "mcd_remove_trig_f");
            }
            if (r == MCD_RET_ACT_NONE) {
                dbg("mcd_tas: remove_trig: id %u (TR%u%s)",
                    (unsigned)trig_id, (unsigned)slot->unit,
                    slot->is_range ? "+TR(upper)" : "");
                if (slot->is_range)
                    cs->trigs[slot->unit + 1].reserved = 0;
                slot->used = 0;
            }
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_trig_state_f(const mcd_core_st *core, uint32_t trig_id,
                                   mcd_trig_state_st *trig_state)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    mcd_trig_slot_t *slot = NULL;
    uint32_t i;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_state_f: unknown core handle");
    } else if (trig_state == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_state_f: NULL trig_state");
    } else {
        for (i = 0; i < MCD_TAS_TRIG_UNITS; i++) {
            if (cs->trigs[i].used && cs->trigs[i].id == trig_id) {
                slot = &cs->trigs[i];
                break;
            }
        }
        if (slot == NULL) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                        "mcd_qry_trig_state_f: trigger id %u does not exist",
                        (unsigned)trig_id);
        } else {
            uint32_t acc = 0;

            /* TRIG_ACC latches "trigger n activated" (range: lower unit);
             * any read clears it, so latch into the model slots. */
            r = csfr_read(cs, MCD_TAS_TRIG_ACC_OFF, &acc,
                          "mcd_qry_trig_state_f");
            if (r == MCD_RET_ACT_NONE) {
                for (i = 0; i < MCD_TAS_TRIG_UNITS; i++) {
                    if (cs->trigs[i].used &&
                        (acc & (1u << cs->trigs[i].unit)) != 0)
                        cs->trigs[i].captured = 1;
                }
                memset(trig_state, 0, sizeof(*trig_state));
                trig_state->active = slot->used ? TRUE : FALSE;
                trig_state->captured = slot->captured ? TRUE : FALSE;
                trig_state->captured_valid = TRUE;
                trig_state->count_value = 0;
                trig_state->count_valid = FALSE;
                dbg("mcd_tas: CALL qry_trig_state id %u -> active %u "
                    "captured %u (trig_acc 0x%08X)",
                    (unsigned)trig_id, (unsigned)trig_state->active,
                    (unsigned)trig_state->captured, (unsigned)acc);
            }
        }
    }
    mcd_unlock();
    return r;
}

/* M16b/M18: no-op success.  Triggers are programmed (armed) directly by
 * mcd_create_trig_f, so activating the set only re-affirms the state.
 * The reference client's Run sequence calls mcd_remove_trig_set_f and
 * mcd_activate_trig_set_f around mcd_run_f; neither may fail. */
mcd_return_et mcd_activate_trig_set_f(const mcd_core_st *core)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_activate_trig_set_f: unknown core handle");
    } else {
        dbg("mcd_tas: CALL activate_trig_set (triggers armed on creation)");
    }
    mcd_unlock();
    return r;
}

/* M18: true removal — clear every programmed trigger unit (TR0..TR7) and
 * free the model slots.  The reference client calls this before mcd_run_f
 * and re-creates its triggers afterwards (observed Run order:
 * remove_trig_set -> [create_trig ...] -> activate_trig_set -> run). */
mcd_return_et mcd_remove_trig_set_f(const mcd_core_st *core)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    uint32_t i, cleared = 0;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_remove_trig_set_f: unknown core handle");
    } else {
        for (i = 0; i < MCD_TAS_TRIG_UNITS && r == MCD_RET_ACT_NONE; i++) {
            mcd_trig_slot_t *slot = &cs->trigs[i];
            uint32_t evt_off;

            if (!slot->used)
                continue;
            evt_off = MCD_TAS_TRIG_EVT_OFF + 8u * slot->unit;
            r = csfr_write(cs, evt_off, 0, "mcd_remove_trig_set_f");
            if (r == MCD_RET_ACT_NONE)
                r = csfr_write(cs, evt_off + 4u, 0,
                               "mcd_remove_trig_set_f");
            if (r == MCD_RET_ACT_NONE && slot->is_range) {
                r = csfr_write(cs, evt_off + 8u, 0,
                               "mcd_remove_trig_set_f");
                if (r == MCD_RET_ACT_NONE)
                    r = csfr_write(cs, evt_off + 8u + 4u, 0,
                                   "mcd_remove_trig_set_f");
            }
            if (r == MCD_RET_ACT_NONE) {
                if (slot->is_range)
                    cs->trigs[slot->unit + 1].reserved = 0;
                slot->used = 0;
                cleared++;
            }
        }
        if (r == MCD_RET_ACT_NONE)
            dbg("mcd_tas: CALL remove_trig_set (%u trigger(s) cleared)",
                (unsigned)cleared);
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_trig_set_f(const mcd_core_st *core, uint32_t start_index,
                                 uint32_t *num_trigs, uint32_t *trig_ids)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_set_f: unknown core handle");
    } else if (num_trigs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_set_f: NULL num_trigs");
    } else {
        /* M18: ids of the triggers currently in the set (num_trigs is
         * in: buffer capacity, out: number written). */
        uint32_t maxn = *num_trigs;
        uint32_t written = 0, seen = 0, i;

        for (i = 0; i < MCD_TAS_TRIG_UNITS; i++) {
            if (!cs->trigs[i].used)
                continue;
            if (seen++ < start_index)
                continue;
            if (written >= maxn)
                break;
            if (trig_ids != NULL)
                trig_ids[written] = cs->trigs[i].id;
            written++;
        }
        *num_trigs = written;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_trig_set_state_f(const mcd_core_st *core,
                                       mcd_trig_set_state_st *trig_state)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_set_state_f: unknown core handle");
    } else if (trig_state == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trig_set_state_f: NULL trig_state");
    } else {
        /* M18: active while the set holds triggers; no trigger-bus or
         * trace links are modelled by the prototype. */
        uint32_t i, count = 0;

        for (i = 0; i < MCD_TAS_TRIG_UNITS; i++)
            if (cs->trigs[i].used)
                count++;
        memset(trig_state, 0, sizeof(*trig_state));
        trig_state->active = count ? TRUE : FALSE;
    }
    mcd_unlock();
    return r;
}

/* ------------------------------------------------------------------ */
/* M20: core-local scratchpad window translation.
 *
 * The reference implementation (via the DAS server) resolves the
 * core-local scratchpad windows for the addressed core.  TAS only
 * knows the global bus view, so a raw local address fails with a PL0
 * bus error (verified in M12: 0xD0000000/0xC0000000 -> PL0 0x8D).
 * Map the local windows onto the addressed core's bus alias:
 * TC27x UM Table 5-10 gives PSPR_base/DSPR_base per Core-ID
 * (0: 0x70100000/0x70000000, 1: 0x60100000/0x60000000,
 * 2: 0x50100000/0x50000000) and the local addresses are always
 * 0xC0000000 (PSPR) and 0xD0000000 (DSPR).  The windows are rounded
 * up to the next power of two (128 KiB / 32 KiB) so that the
 * cache/tag memories, which are mapped contiguously after the
 * scratchpads (same translation), stay covered; reads beyond the
 * implemented memories fail on both sides. */
#define MCD_TAS_DSPR_LOCAL_BASE 0xD0000000ull
#define MCD_TAS_DSPR_LOCAL_SIZE 0x20000ull      /* 112 KiB DSPR + cache */
#define MCD_TAS_DSPR_BUS_BASE   0x70000000ull   /* CPU0 bus alias       */
#define MCD_TAS_PSPR_LOCAL_BASE 0xC0000000ull
#define MCD_TAS_PSPR_LOCAL_SIZE 0x8000ull       /* 24 KiB PSPR + cache  */
#define MCD_TAS_PSPR_BUS_BASE   0x70100000ull   /* CPU0 bus alias       */
#define MCD_TAS_CORE_BUS_STRIDE 0x10000000ull   /* per-core decrement   */

static uint64_t spr_translate(int core_index, uint64_t addr)
{
    uint64_t off;

    if (core_index < 0)
        return addr;
    if (addr >= MCD_TAS_DSPR_LOCAL_BASE &&
        addr <  MCD_TAS_DSPR_LOCAL_BASE + MCD_TAS_DSPR_LOCAL_SIZE) {
        off = addr - MCD_TAS_DSPR_LOCAL_BASE;
        return MCD_TAS_DSPR_BUS_BASE
               - (uint64_t)core_index * MCD_TAS_CORE_BUS_STRIDE + off;
    }
    if (addr >= MCD_TAS_PSPR_LOCAL_BASE &&
        addr <  MCD_TAS_PSPR_LOCAL_BASE + MCD_TAS_PSPR_LOCAL_SIZE) {
        off = addr - MCD_TAS_PSPR_LOCAL_BASE;
        return MCD_TAS_PSPR_BUS_BASE
               - (uint64_t)core_index * MCD_TAS_CORE_BUS_STRIDE + off;
    }
    return addr;
}

mcd_return_et mcd_execute_txlist_f(const mcd_core_st *core,
                                   mcd_txlist_st *txlist)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    tas_rw_item *items = NULL;
    uint32_t *tx_start = NULL;
    uint64_t cap = 0;
    uint32_t n = 0, i, j;
    uint8_t frame_err = 0;
    int trc;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_execute_txlist_f: unknown core handle");
        mcd_unlock();
        return r;
    }
    if (!cs->attached) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_execute_txlist_f: no TAS device session");
        mcd_unlock();
        return r;
    }
    if (txlist == NULL || (txlist->num_tx > 0 && txlist->tx == NULL)) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_execute_txlist_f: invalid txlist");
        mcd_unlock();
        return r;
    }

    txlist->num_tx_ok = 0;
    if (txlist->num_tx == 0) {
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }
    for (i = 0; i < txlist->num_tx; i++)
        txlist->tx[i].num_bytes_ok = 0;

    /* Upper bound on the number of PL0 items, matching the split below:
     * an explicit width w gives nb / w items; width 0 (or an invalid
     * width, treated as 0) gives at most nb / 8 items plus three leading
     * (1, 2, 4 B) and three trailing (4, 2, 1 B) alignment chunks. */
    for (i = 0; i < txlist->num_tx; i++) {
        uint32_t nb = txlist->tx[i].num_bytes;
        uint8_t  w = txlist->tx[i].access_width;
        if (w != 0 && (w > 8 || (w & (w - 1)) != 0))
            w = 0;
        cap += (w != 0) ? (uint64_t)(nb / w) + 1 : (uint64_t)(nb / 8) + 6;
        if (cap > 0x1000000) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                        "mcd_execute_txlist_f: transaction list too large");
            mcd_unlock();
            return r;
        }
    }
    items = (tas_rw_item *)calloc((size_t)cap, sizeof(*items));
    tx_start = (uint32_t *)malloc((size_t)txlist->num_tx * sizeof(uint32_t));
    if (items == NULL || tx_start == NULL) {
        free(items);
        free(tx_start);
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_execute_txlist_f: out of memory");
        mcd_unlock();
        return r;
    }

    /* --- split the transactions into PL0 items --- */
    for (i = 0; i < txlist->num_tx; i++) {
        mcd_tx_st *tx = &txlist->tx[i];
        uint64_t a = tx->addr.address;
        uint32_t nb = tx->num_bytes;
        uint8_t w = tx->access_width;
        uint32_t off = 0;

        tx_start[i] = n;

        dbg("mcd_tas: tx[%u] %s space=%u addr=0x%llX bytes=%u width=%u",
            i, (tx->access_type == MCD_TX_AT_W) ? "W" : "R",
            (unsigned)tx->addr.mem_space_id,
            (unsigned long long)tx->addr.address,
            (unsigned)tx->num_bytes, (unsigned)tx->access_width);

        if (tx->access_type != MCD_TX_AT_R && tx->access_type != MCD_TX_AT_W) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                        "mcd_execute_txlist_f: tx[%u] access type 0x%x is not supported",
                        i, (unsigned)tx->access_type);
            goto fail;
        }
        if (tx->addr.addr_space_type != MCD_NOTUSED_ID ||
            tx->addr.addr_space_id != 0) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                        "mcd_execute_txlist_f: tx[%u] address space type/id not supported",
                        i);
            goto fail;
        }
        /* Reference registers/polling live in space 0 (M7); accept the
         * legacy prototype id 1 as well so older client configs keep
         * working. */
        if (tx->addr.mem_space_id != MCD_TAS_MEM_SPACE_ID &&
            tx->addr.mem_space_id != 1u) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                        "mcd_execute_txlist_f: tx[%u] unknown memory space %u",
                        i, (unsigned)tx->addr.mem_space_id);
            goto fail;
        }
        /* M20: resolve core-local scratchpad addresses for this core */
        {
            uint64_t ta = spr_translate(cs->core_index, a);
            if (ta != a) {
                dbg("mcd_tas: tx[%u] local SPR 0x%llX -> bus 0x%llX "
                    "(core %d)", i, (unsigned long long)a,
                    (unsigned long long)ta, cs->core_index);
                a = ta;
            }
        }
        if (nb == 0)
            continue;
        if (tx->data == NULL) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                        "mcd_execute_txlist_f: tx[%u] NULL data buffer", i);
            goto fail;
        }
        if (w != 0 && (w > 8 || (w & (w - 1)) != 0)) {
            /* Not a valid power-of-two width.  The reference MCD
             * implementation never reads this field, and some clients
             * leave it uninitialized; treat it like 0 ("does not
             * matter") and fall back to alignment-driven chunking. */
            static int warned_invalid_width = 0;
            if (!warned_invalid_width) {
                warned_invalid_width = 1;
                dbg("mcd_tas: note: access width %u at tx[%u] is not a "
                    "valid power of two; treating as 'does not matter'",
                    (unsigned)w, i);
            }
            w = 0;
        }
        if (w != 0 && ((nb % w) != 0 || (a % w) != 0)) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                        "mcd_execute_txlist_f: tx[%u] size/alignment mismatch for access width %u",
                        i, (unsigned)w);
            goto fail;
        }

        while (off < nb) {
            uint32_t chunk;
            if (w != 0) {
                chunk = w;
            } else {
                /* largest power-of-two chunk (<= 8) fitting alignment */
                chunk = 1;
                while (chunk < 8 && chunk * 2 <= nb - off &&
                       ((a + off) % (chunk * 2)) == 0)
                    chunk *= 2;
            }
            if (n >= cap) {   /* guard: never write past the item array */
                r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                            "mcd_execute_txlist_f: internal item overflow");
                goto fail;
            }
            items[n].addr_map = TAS_AM0;
            items[n].addr = a + off;
            items[n].num_bytes = chunk;
            items[n].is_write = (tx->access_type == MCD_TX_AT_W);
            items[n].data = tx->data + off;
            items[n].ok = 0;
            items[n].num_bytes_ok = 0;
            items[n].pl_err = 0;
            n++;
            off += chunk;
        }
    }

    /* --- execute (frames built inside tas_rw_exec) --- */
    trc = tas_rw_exec(&cs->conn, items, n, cs->con.pl0_max_num_rw, &frame_err);
    if (trc != 0) {
        if (trc == -3) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, tas_err_to_mcd(frame_err),
                        "mcd_execute_txlist_f: PL0 frame rejected (tas_err=0x%02x)",
                        frame_err);
        } else if (trc == -4) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                        "mcd_execute_txlist_f: transaction could not be encoded");
        } else {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                        "mcd_execute_txlist_f: TAS transport error (%d)", trc);
        }
        goto fail;
    }

    /* --- aggregate per transaction (abort report at first failure) --- */
    for (i = 0; i < txlist->num_tx; i++) {
        mcd_tx_st *tx = &txlist->tx[i];
        uint32_t beg = tx_start[i];
        uint32_t end = (i + 1 < txlist->num_tx) ? tx_start[i + 1] : n;
        uint32_t okb = 0;
        int bad = 0;
        uint8_t p_err = 0;

        for (j = beg; j < end; j++) {
            if (items[j].ok) {
                okb += items[j].num_bytes;
            } else {
                bad = 1;
                p_err = items[j].pl_err;
                break;
            }
        }
        tx->num_bytes_ok = bad ? okb : tx->num_bytes;
        if (bad) {
            mcd_error_code_et ec = (tx->access_type == MCD_TX_AT_R)
                                       ? MCD_ERR_TXLIST_READ
                                       : MCD_ERR_TXLIST_WRITE;
            /* Keep diagnostic detail in our log; the client-facing string must
             * match the original mcdxdas.dll's per-code text so that
             * qry_error_info reports the canonical message. */
            dbg("mcd_tas: tx[%u] %s failed at 0x%llX (PL0 err 0x%02x)",
                i, (tx->access_type == MCD_TX_AT_R) ? "read" : "write",
                (unsigned long long)tx->addr.address, (unsigned)p_err);
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, ec,
                        (ec == MCD_ERR_TXLIST_READ)
                            ? "Read failure for a transaction of the txlist"
                            : "Write failure for a transaction of the txlist");
            goto fail;
        }
        txlist->num_tx_ok = i + 1;
    }

    free(items);
    free(tx_start);
    mcd_unlock();
    return MCD_RET_ACT_NONE;

fail:
    free(items);
    free(tx_start);
    mcd_unlock();
    return r;
}

/* ------------------------------------------------------------------ */
/* M16: run control (mcd_run_f / mcd_stop_f)                           */
/*                                                                     */
/* Mechanism: DBGSR (0xF881FD00) write through the normal PL0 path.    */
/* TC1.6 UM Vol.1 sec.12.9: the HALT[2:1] write codes are 10b = clear  */
/* halt (run) and 11b = set halt (requires DE=1).  The run write       */
/* 0x00000004 matches the reference CPU start sequence used by the     */
/* CCL recorder (mcdsrl_write(DBGSR, 0x0004)).  The reference          */
/* mcdxdas.dll reaches its own vtable methods for run/stop             */
/* (mcd_run_f 0x180006400 -> vtbl +0x148, mcd_stop_f 0x1800067F0 ->    */
/* vtbl +0x168); the wire effect on this target is the same DBGSR      */
/* change, and like the reference we track the new state internally    */
/* instead of re-reading DBGSR.  Reference parity notes (M11):         */
/*   run  -> state RUNNING (no event);                                */
/*   stop -> state DEBUG, one-shot event MCD_CORE_EVENT_STOPPED(0x10)  */
/*           on the next qry_state.                                    */
/* ------------------------------------------------------------------ */

#define MCD_TAS_DBGSR_WR_RUN   0x00000004u  /* HALT[2:1]=10b: clear halt */
#define MCD_TAS_DBGSR_WR_HALT  0x00000006u  /* HALT[2:1]=11b: set halt   */

/* DBGSR of CPU<core_index>: each core has its own debug status register
 * in its CSFR window (CPU0 0xF881FD00, CPU1 0xF883FD00, CPU2 0xF885FD00). */
static uint64_t dbgsr_addr(int core_index)
{
    return (uint64_t)MCD_TAS_CSFR_BASE_CPU0 +
           (uint64_t)MCD_TAS_CSFR_STRIDE * (uint32_t)core_index +
           MCD_TAS_DBGSR_OFF;
}

/* DBGSR access over the session of cs.  core_index selects the CPU; the
 * dbgsr_write/dbgsr_read wrappers address the slot's own core. */
static mcd_return_et dbgsr_write_core(mcd_core_slot_t *cs, int core_index,
                                      uint32_t value, const char *fn)
{
    tas_rw_item it;
    uint8_t pe = 0;
    int rc;

    memset(&it, 0, sizeof(it));
    it.addr_map = TAS_AM0;
    it.addr = dbgsr_addr(core_index);
    it.num_bytes = 4;
    it.is_write = 1;
    it.data = (uint8_t *)&value;
    rc = tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe);
    if (rc == 0 && it.ok)
        return MCD_RET_ACT_NONE;

    return err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                   "%s: DBGSR write failed (rc %d, pl0_err 0x%02x)", fn, rc,
                   (unsigned)pe);
}

static mcd_return_et dbgsr_read_core(mcd_core_slot_t *cs, int core_index,
                                     uint32_t *value, const char *fn)
{
    tas_rw_item it;
    uint8_t pe = 0;
    int rc;

    memset(&it, 0, sizeof(it));
    it.addr_map = TAS_AM0;
    it.addr = dbgsr_addr(core_index);
    it.num_bytes = 4;
    it.data = (uint8_t *)value;
    rc = tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe);
    if (rc == 0 && it.ok)
        return MCD_RET_ACT_NONE;

    return err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                   "%s: DBGSR read failed (rc %d, pl0_err 0x%02x)", fn, rc,
                   (unsigned)pe);
}

static mcd_return_et dbgsr_write(mcd_core_slot_t *cs, uint32_t value,
                                 const char *fn)
{
    return dbgsr_write_core(cs, cs->core_index, value, fn);
}

static mcd_return_et dbgsr_read(mcd_core_slot_t *cs, uint32_t *value,
                                const char *fn)
{
    return dbgsr_read_core(cs, cs->core_index, value, fn);
}

/* M18: trigger unit helpers (OCDS TR0..TR7 via the CPUx CSFR window). */

static uint32_t trig_csfr_base(const mcd_core_slot_t *cs)
{
    return MCD_TAS_CSFR_BASE_CPU0 +
           MCD_TAS_CSFR_STRIDE * (uint32_t)cs->core_index;
}

static mcd_return_et csfr_write(mcd_core_slot_t *cs, uint32_t off,
                                uint32_t value, const char *fn)
{
    tas_rw_item it;
    uint8_t pe = 0;
    int rc;

    memset(&it, 0, sizeof(it));
    it.addr_map = TAS_AM0;
    it.addr = (uint64_t)trig_csfr_base(cs) + off;
    it.num_bytes = 4;
    it.is_write = 1;
    it.data = (uint8_t *)&value;
    rc = tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe);
    if (rc == 0 && it.ok)
        return MCD_RET_ACT_NONE;

    return err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                   "%s: CSFR write @0x%08X failed (rc %d, pl0_err 0x%02x)",
                   fn, (unsigned)((uint64_t)trig_csfr_base(cs) + off), rc,
                   (unsigned)pe);
}

static mcd_return_et csfr_read(mcd_core_slot_t *cs, uint32_t off,
                               uint32_t *value, const char *fn)
{
    tas_rw_item it;
    uint8_t pe = 0;
    int rc;

    memset(&it, 0, sizeof(it));
    it.addr_map = TAS_AM0;
    it.addr = (uint64_t)trig_csfr_base(cs) + off;
    it.num_bytes = 4;
    it.data = (uint8_t *)value;
    rc = tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe);
    if (rc == 0 && it.ok)
        return MCD_RET_ACT_NONE;

    return err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                   "%s: CSFR read @0x%08X failed (rc %d, pl0_err 0x%02x)",
                   fn, (unsigned)((uint64_t)trig_csfr_base(cs) + off), rc,
                   (unsigned)pe);
}

/* ------------------------------------------------------------------ */
/* M22: access HW (DAS/AURDUINO adapter) control registers.
 *
 * The adapter holds the core in a debug/suspend state; the reference
 * driver brackets debug operations with its control register writes
 * (captured from mcdxdas 1.14.12, TC27x):
 *   0xF0000494 <- 0x8000003E   single-step mode on (hold after one insn)
 *   0xF0000494 <- 0x8000003F   normal mode (also written at attach)
 *   0xF000049C <- 2            run command (releases a suspended core)
 */
#define MCD_TAS_ADAPTER_CPU_CTRL 0xF0000494ull
#define MCD_TAS_ADAPTER_RUN_CMD  0xF000049Cull
#define MCD_TAS_ADAPTER_STEP_ON  0x8000003Eu
#define MCD_TAS_ADAPTER_STEP_OFF 0x8000003Fu

/* Access HW control register write. */
static mcd_return_et adapter_write(mcd_core_slot_t *cs, uint64_t addr,
                                   uint32_t value, const char *fn)
{
    tas_rw_item it;
    uint8_t pe = 0;
    int rc;

    memset(&it, 0, sizeof(it));
    it.addr_map = TAS_AM0;
    it.addr = addr;
    it.num_bytes = 4;
    it.is_write = 1;
    it.data = (uint8_t *)&value;
    rc = tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe);
    if (rc == 0 && it.ok)
        return MCD_RET_ACT_NONE;

    return err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                   "%s: access HW register @0x%08llX write failed "
                   "(rc %d, pl0_err 0x%02x)", fn,
                   (unsigned long long)addr, rc, (unsigned)pe);
}

/* Re-arm the triggers of the model (TR0..TR7).  The step debug init below
 * disables every OCDS trigger unit, while the model still lists the
 * client's triggers as active; this restores the hardware to the model.
 * Addresses are written before TRxEVT so no unit is ever armed with a
 * stale address. */
static mcd_return_et trig_reprogram(mcd_core_slot_t *cs, const char *fn)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    uint32_t i;

    for (i = 0; i < MCD_TAS_TRIG_UNITS && r == MCD_RET_ACT_NONE; i++) {
        const mcd_trig_slot_t *slot = &cs->trigs[i];
        uint32_t evt_off;

        if (!slot->used)
            continue;
        evt_off = MCD_TAS_TRIG_EVT_OFF + 8u * slot->unit;
        r = csfr_write(cs, evt_off + 4u, slot->addr0, fn);
        if (r == MCD_RET_ACT_NONE && slot->is_range)
            r = csfr_write(cs, evt_off + 8u + 4u, slot->addr1, fn);
        if (r == MCD_RET_ACT_NONE)
            r = csfr_write(cs, evt_off, slot->evt, fn);
    }
    return r;
}

/* Reference debug init (captured from mcdxdas 1.14.12, TC27x): disable all
 * OCDS trigger units (TRxEVT/TRxADR), clear the DBGSR..DBGSR+0xF block and
 * write the debug configuration register 0xFD10 - all items in ONE PL0
 * frame, exactly like the reference.  The reference step brackets its
 * clear-halt write with this sequence (before and after). */
static mcd_return_et step_debug_init(mcd_core_slot_t *cs, const char *fn,
                                     int full)
{
    static uint32_t trig_init[16] = {
        0x00002000u, 0xFFFFFFFFu, 0x00002000u, 0xFFFFFFFFu,
        0x00002000u, 0xFFFFFFFFu, 0x00002000u, 0xFFFFFFFFu,
        0x00002000u, 0xFFFFFFFFu, 0x00002000u, 0xFFFFFFFFu,
        0x00002000u, 0xFFFFFFFFu, 0x00002000u, 0xFFFFFFFFu,
    };
    static uint32_t trig_init2[16] = {
        0x00003002u, 0x00000000u, 0x00000000u, 0xFFFFFFFFu,
        0x00000000u, 0x00000000u, 0x00000000u, 0x00000000u,
        0x00000000u, 0x00000000u, 0x00000000u, 0x00000000u,
        0x00000000u, 0x00000000u, 0x00000000u, 0x00000000u,
    };
    static uint32_t dbgsr_zero[4] = { 0u, 0u, 0u, 0u };
    static uint32_t fd10_val = 0x2Au;
    tas_rw_item items[4];
    uint32_t n = 0, i;
    uint8_t pe = 0;
    int rc;

    memset(items, 0, sizeof(items));
    items[n].addr_map = TAS_AM0;
    items[n].addr = (uint64_t)trig_csfr_base(cs) + 0xF000u;
    items[n].num_bytes = 64;
    items[n].is_write = 1;
    items[n].data = (uint8_t *)trig_init;
    n++;
    items[n].addr_map = TAS_AM0;
    items[n].addr = (uint64_t)trig_csfr_base(cs) + 0xFD00u;
    items[n].num_bytes = 16;
    items[n].is_write = 1;
    items[n].data = (uint8_t *)dbgsr_zero;
    n++;
    items[n].addr_map = TAS_AM0;
    items[n].addr = (uint64_t)trig_csfr_base(cs) + 0xFD10u;
    items[n].num_bytes = 4;
    items[n].is_write = 1;
    items[n].data = (uint8_t *)&fd10_val;
    n++;
    if (full) {
        items[n].addr_map = TAS_AM0;
        items[n].addr = (uint64_t)trig_csfr_base(cs) + 0xF000u;
        items[n].num_bytes = 64;
        items[n].is_write = 1;
        items[n].data = (uint8_t *)trig_init2;
        n++;
    }

    rc = tas_rw_exec(&cs->conn, items, n, cs->con.pl0_max_num_rw, &pe);
    if (rc == 0) {
        for (i = 0; i < n; i++) {
            if (!items[i].ok)
                break;
        }
        if (i == n)
            return MCD_RET_ACT_NONE;
    }

    return err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                   "%s: debug init write failed (rc %d, pl0_err 0x%02x)",
                   fn, rc, (unsigned)pe);
}

static mcd_return_et run_stop_common(const mcd_core_st *core,
                                     mcd_bool_t global, int do_run)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    const char *fn = do_run ? "mcd_run_f" : "mcd_stop_f";
    int k;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "%s: unknown core handle", fn);
    } else if (!cs->attached) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "%s: no TAS device session", fn);
    } else {
        /* M22b: reference run sequence - the access HW brackets the
         * clear-halt with its single-step/normal mode and finishes with
         * the run command.  This also releases a core that is suspended
         * (e.g. after a reference step or debugger attach), where the
         * plain DBGSR write alone does not resume it. */
        if (do_run) {
            mcd_return_et r2;

            r = adapter_write(cs, MCD_TAS_ADAPTER_CPU_CTRL,
                              MCD_TAS_ADAPTER_STEP_ON, fn);
            if (r == MCD_RET_ACT_NONE)
                r = dbgsr_write(cs, MCD_TAS_DBGSR_WR_RUN, fn);
            r2 = adapter_write(cs, MCD_TAS_ADAPTER_CPU_CTRL,
                               MCD_TAS_ADAPTER_STEP_OFF, fn);
            if (r == MCD_RET_ACT_NONE)
                r = r2;
            if (r == MCD_RET_ACT_NONE)
                r = dbgsr_write(cs, MCD_TAS_DBGSR_WR_RUN, fn);
            if (r == MCD_RET_ACT_NONE)
                r = adapter_write(cs, MCD_TAS_ADAPTER_RUN_CMD, 2u, fn);
        }
        /* The addressed core always; with global != 0 also every other
         * attached core slot (MCD 'global' group semantics). */
        for (k = 0; k < MCD_MAX_CORE_SLOTS; k++) {
            mcd_core_slot_t *t = &g.cores[k];
            if (!t->used || !t->attached)
                continue;
            if (t != cs && !global)
                continue;
            r = dbgsr_write(t, do_run ? MCD_TAS_DBGSR_WR_RUN
                                      : MCD_TAS_DBGSR_WR_HALT, fn);
            if (r != MCD_RET_ACT_NONE)
                break;
            /* M17b: verify with a real DBGSR read.  The halt write is
             * ignored by hardware while DBGSR.DE == 0 (e.g. after a plain
             * reset-run), so without this check the state model would
             * silently diverge from the target. */
            {
                uint32_t v = 0;
                r = dbgsr_read(t, &v, fn);
                if (r != MCD_RET_ACT_NONE)
                    break;
                if (do_run && (((v >> 1) & 3u) != 0u)) {
                    /* The core is not running.  If a trigger caught it right
                     * after the run write (breakpoint race), report success
                     * with a DEBUG state; otherwise the start failed. */
                    uint32_t acc = 0;
                    int trig_hit = 0;

                    if (csfr_read(t, MCD_TAS_TRIG_ACC_OFF, &acc, fn) ==
                        MCD_RET_ACT_NONE) {
                        uint32_t k2;
                        for (k2 = 0; k2 < MCD_TAS_TRIG_UNITS; k2++) {
                            if (t->trigs[k2].used &&
                                (acc & (1u << t->trigs[k2].unit)) != 0) {
                                t->trigs[k2].captured = 1;
                                trig_hit = 1;
                            }
                        }
                    }
                    if (trig_hit) {
                        t->st_valid = 1;
                        t->st_dbgsr = v;
                        t->st_state = MCD_CORE_STATE_DEBUG;
                        t->st_event = MCD_CORE_EVENT_STOPPED;
                        dbg("mcd_tas: %s: core halted by a trigger right "
                            "after start (DBGSR=0x%08X, TRIG_ACC=0x%08X)",
                            fn, (unsigned)v, (unsigned)acc);
                        break;   /* success: the breakpoint did its job */
                    }
                    r = err_set(MCD_RET_ACT_HANDLE_ERROR,
                                MCD_ERR_DEVICE_ACCESS,
                                "%s: core did not start (DBGSR=0x%08X)",
                                fn, (unsigned)v);
                    break;
                }
                if (!do_run && (((v >> 1) & 3u) != 1u)) {
                    r = err_set(MCD_RET_ACT_HANDLE_ERROR,
                                MCD_ERR_DEVICE_ACCESS,
                                "%s: core did not halt (DBGSR=0x%08X; debug "
                                "disabled after a reset-run?)",
                                fn, (unsigned)v);
                    break;
                }
                t->st_dbgsr = v;
            }
            t->st_valid = 1;
            t->st_state = do_run ? MCD_CORE_STATE_RUNNING
                                 : MCD_CORE_STATE_DEBUG;
            if (!do_run)
                t->st_event = MCD_CORE_EVENT_STOPPED;   /* one-shot */
            dbg("mcd_tas: %s: DBGSR <- 0x%08X -> %s (core %d%s)",
                fn, do_run ? MCD_TAS_DBGSR_WR_RUN : MCD_TAS_DBGSR_WR_HALT,
                do_run ? "RUNNING" : "DEBUG", t->core_index,
                global ? ", global" : "");
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_run_f(const mcd_core_st *core, mcd_bool_t global)
{
    return run_stop_common(core, global, 1);
}

mcd_return_et mcd_stop_f(const mcd_core_st *core, mcd_bool_t global)
{
    return run_stop_common(core, global, 0);
}

static mcd_return_et stm_read(mcd_core_slot_t *cs, uint32_t *value,
                              const char *fn)
{
    tas_rw_item it;
    uint8_t pe = 0;
    int rc;

    memset(&it, 0, sizeof(it));
    it.addr_map = TAS_AM0;
    it.addr = MCD_TAS_STM_BASE +
              MCD_TAS_STM_STRIDE * (uint32_t)cs->core_index +
              MCD_TAS_STM_TIM0_OFF;
    it.num_bytes = 4;
    it.data = (uint8_t *)value;
    rc = tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe);
    if (rc == 0 && it.ok)
        return MCD_RET_ACT_NONE;

    return err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_TXLIST_TX,
                   "%s: STM read failed (rc %d, pl0_err 0x%02x)", fn, rc,
                   (unsigned)pe);
}

mcd_return_et mcd_run_until_f(const mcd_core_st *core, mcd_bool_t global,
                              mcd_bool_t absolute_time, uint64_t run_until_time)
{
    /* M24-W1: run the core until the system timer (absolute_time=FALSE:
     * the target's per-core STM value) or an absolute time in seconds
     * (TRUE).  TAS backend implementation: [read the STM] -> [the M22b
     * run sequence] -> [poll] -> [stop].  The wrap-safe 32 bit delta is
     * used for the timer mode. */
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    uint32_t t0 = 0, t1 = 0, delta = 0;
    uint64_t deadline_ms = 0;
    int i;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_run_until_f: unknown core handle");
    } else if (!cs->attached) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_run_until_f: no TAS device session");
    } else if (absolute_time && run_until_time > 3600u) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_run_until_f: absolute time too large");
    } else {
        if (!absolute_time) {
            r = stm_read(cs, &t0, "mcd_run_until_f");
            delta = (uint32_t)(run_until_time - (uint64_t)t0);
            /* a target in the past (or already reached) stops immediately */
            if ((int32_t)delta <= 0)
                delta = 0;
        } else {
            deadline_ms = GetTickCount64() + run_until_time * 1000ull;
        }
        dbg("mcd_tas: run_until t0=0x%08X delta=%u", (unsigned)t0, (unsigned)delta);
        if (r == MCD_RET_ACT_NONE)
            r = run_stop_common(core, global, 1);
        if (r == MCD_RET_ACT_NONE) {
            /* the poll: 60 s safety budget, 5 ms steps */
            for (i = 0; i < 12000; i++) {
                if (!absolute_time) {
                    r = stm_read(cs, &t1, "mcd_run_until_f");
                    if (r != MCD_RET_ACT_NONE)
                        break;
                    if (i < 3 || (i % 2000) == 0)
                        dbg("mcd_tas: run_until poll %d t1=0x%08X diff=%u", i, (unsigned)t1, (unsigned)(uint32_t)(t1 - t0));
                    if ((uint32_t)(t1 - t0) >= delta)
                        break;
                } else {
                    if (GetTickCount64() >= deadline_ms)
                        break;
                }
                Sleep(5);
            }
            /* always stop the core again (also on a poll error) */
            {
                mcd_return_et rs = run_stop_common(core, global, 0);

                if (r == MCD_RET_ACT_NONE)
                    r = rs;
            }
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_current_time_f(const mcd_core_st *core,
                                     uint64_t *current_time)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_current_time_f: unknown core handle");
    } else if (current_time == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_current_time_f: NULL current_time");
    } else {
        /* M19 calibration: the reference reports this function as
         * unimplemented (code 0x100). */
        dbg("mcd_tas: CALL qry_current_time (reference: unimplemented)");
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_FN_UNIMPLEMENTED,
                    "Function is not implemented");
    }
    mcd_unlock();
    return r;
}

/* ------------------------------------------------------------------ */
/* M22: single step.
 *
 * Reference sequence captured from mcdxdas 1.14.12 (TC27x, WS2_32 trace
 * of mcd_step_f): the access HW holds the core in single-step mode while
 * the CPU receives the clear-halt request:
 *   1. access HW 0xF0000494 <- 0x8000003E   (single-step mode on)
 *   2. DBGSR (CSFR+0xFD00) <- 4             (once per step)
 *   3. access HW 0xF0000494 <- 0x8000003F   (normal mode, always)
 * The core executes one instruction and halts again.  The reference
 * requires the core to be halted first ("Stepping failed. Core is not in
 * debug state") and verifies the halted state afterwards ("Core did not
 * complete single step").  Step types: INSTR and CUSTOM_LO..HI only.
 * (adapter_write and the adapter register defines live above
 * run_stop_common, which shares them for the run sequence.) */
mcd_return_et mcd_step_f(const mcd_core_st *core, mcd_bool_t global,
                         mcd_core_step_type_et step_type, uint32_t n_steps)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    uint32_t i, v = 0;

    (void)global;   /* reference: single step on the addressed core */

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_step_f: unknown core handle");
        mcd_unlock();
        return r;
    }
    if (!cs->attached) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_step_f: no TAS device session");
        mcd_unlock();
        return r;
    }
    if (step_type != MCD_CORE_STEP_TYPE_INSTR &&
        !(step_type >= MCD_CORE_STEP_TYPE_CUSTOM_LO &&
          step_type <= MCD_CORE_STEP_TYPE_CUSTOM_HI)) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_step_f: only MCD_CORE_STEP_TYPE_INSTR and "
                    "MCD_CORE_STEP_TYPE_CUSTOM_LO are supported");
        mcd_unlock();
        return r;
    }
    if (n_steps == 0) {
        mcd_unlock();
        return MCD_RET_ACT_NONE;
    }

    /* precondition: the core must be in the debug (halted) state */
    r = csfr_read(cs, 0xFD00u, &v, "mcd_step_f");
    if (r != MCD_RET_ACT_NONE) {
        mcd_unlock();
        return r;
    }
    if ((v & 2u) == 0) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_step_f: Stepping failed. Core is not in debug state");
        mcd_unlock();
        return r;
    }

    /* The reference step brackets the clear-halt write with its
     * attach-time debug init (captured): disable all OCDS trigger units,
     * clear the DBGSR..DBGSR+0xF block and write the debug configuration
     * register 0xFD10.  Without this the clear-halt write below is
     * consumed as a plain resume instead of a single step. */
    r = step_debug_init(cs, "mcd_step_f", 1);
    if (r == MCD_RET_ACT_NONE) {
        /* 1. arm access HW single-step mode */
        r = adapter_write(cs, MCD_TAS_ADAPTER_CPU_CTRL,
                          MCD_TAS_ADAPTER_STEP_ON, "mcd_step_f");
        if (r == MCD_RET_ACT_NONE) {
            mcd_return_et r2;

            /* 2. clear-halt request, once per step */
            for (i = 0; i < n_steps; i++) {
                r = csfr_write(cs, 0xFD00u, 4u, "mcd_step_f");
                if (r != MCD_RET_ACT_NONE)
                    break;
            }

            /* 3. restore access HW mode (always once armed) */
            r2 = adapter_write(cs, MCD_TAS_ADAPTER_CPU_CTRL,
                               MCD_TAS_ADAPTER_STEP_OFF, "mcd_step_f");
            if (r == MCD_RET_ACT_NONE)
                r = r2;
        }
    }

    /* The reference repeats the debug init after the step.  Run it also
     * after a failure so the step trap programmed by the first init
     * (TR0 range over the whole PC space) never stays armed; keep the
     * first error. */
    {
        mcd_return_et r2 = step_debug_init(cs, "mcd_step_f", 0);
        if (r == MCD_RET_ACT_NONE)
            r = r2;
    }
    /* the debug init disabled every trigger unit: re-arm the model's */
    {
        mcd_return_et r3 = trig_reprogram(cs, "mcd_step_f");
        if (r == MCD_RET_ACT_NONE)
            r = r3;
    }
    if (r != MCD_RET_ACT_NONE) {
        mcd_unlock();
        return r;
    }

    /* verify: the core halts again after the instruction(s) - poll briefly
     * (each CSFR read is a full round trip) */
    for (i = 0; i < 20; i++) {
        if (csfr_read(cs, 0xFD00u, &v, "mcd_step_f") != MCD_RET_ACT_NONE)
            break;
        if ((v & 2u) != 0)
            break;
    }
    if ((v & 2u) == 0) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_GENERAL,
                    "mcd_step_f: Core did not complete single step");
    }
    /* the core stays in the debug/halted state (reference: no event) */
    mcd_unlock();
    return r;
}

mcd_return_et mcd_set_global_f(const mcd_core_st *core, mcd_bool_t enable)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)enable;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_set_global_f: unknown core handle");
    } else {
        /* Run/stop are not implemented; accepting the request is benign
         * (there is no global stop/run activity to enable or disable). */
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_state_f(const mcd_core_st *core, mcd_core_state_st *state)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_state_f: unknown core handle");
    } else if (state == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_state_f: NULL state");
    } else if (!cs->attached) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_qry_state_f: no TAS device session");
    } else {
        /* Real state: derive it from the core's Debug Status Register
         * (CPUx CSFR window + FD00H; TC27x UM Table 5-24, TC1.6 UM
         * Vol.1 sec.12.9).  HALT[2:1] == 01b => core halted (debug
         * control), 00b => running.  A halted state stays cached (the
         * reference keeps its internal model); any other state is
         * re-read on every call, so a halt caused by a trigger while the
         * core runs (breakpoint hit) becomes visible. */
        if (!cs->st_valid || cs->st_state != MCD_CORE_STATE_DEBUG) {
            tas_rw_item it;
            uint8_t  pe = 0;
            uint32_t v = 0;
            int      rc;
            int      was_running = cs->st_valid &&
                                   cs->st_state == MCD_CORE_STATE_RUNNING;

            memset(&it, 0, sizeof(it));
            it.addr_map = TAS_AM0;
            it.addr = dbgsr_addr(cs->core_index);
            it.num_bytes = 4;
            it.data = (uint8_t *)&v;

            rc = tas_rw_exec(&cs->conn, &it, 1, cs->con.pl0_max_num_rw, &pe);
            if (rc == 0 && it.ok) {
                uint32_t de     = (v >> 0) & 0x1u;
                uint32_t halt   = (v >> 1) & 0x3u;
                uint32_t sih    = (v >> 3) & 0x1u;
                uint32_t susp   = (v >> 4) & 0x1u;
                uint32_t pevt   = (v >> 7) & 0x1u;
                uint32_t evtsrc = (v >> 8) & 0x1Fu;

                cs->st_dbgsr = v;
                if (halt == 0x1u) {
                    cs->st_state = MCD_CORE_STATE_DEBUG;   /* halted */
                } else if (halt == 0x0u) {
                    cs->st_state = MCD_CORE_STATE_RUNNING;
                } else {
                    /* 10b/11b are write-side halt set/clear codes */
                    cs->st_state = MCD_CORE_STATE_UNKNOWN;
                }
                cs->st_valid = 1;
                if (was_running && cs->st_state == MCD_CORE_STATE_DEBUG) {
                    /* halted while running (trigger or external stop):
                     * one-shot STOPPED event like after mcd_stop_f, and
                     * latch trigger hits (a TRIG_ACC read clears it). */
                    uint32_t acc = 0, k2;
                    cs->st_event = MCD_CORE_EVENT_STOPPED;
                    if (csfr_read(cs, MCD_TAS_TRIG_ACC_OFF, &acc,
                                  "mcd_qry_state_f") == MCD_RET_ACT_NONE) {
                        for (k2 = 0; k2 < MCD_TAS_TRIG_UNITS; k2++) {
                            if (cs->trigs[k2].used &&
                                (acc & (1u << cs->trigs[k2].unit)) != 0)
                                cs->trigs[k2].captured = 1;
                        }
                    } else {
                        err_clear();   /* the state query itself succeeds */
                    }
                }
                dbg("mcd_tas: qry_state: DBGSR @0x%llX = 0x%08X "
                    "(DE=%u HALT[2:1]=%u SIH=%u SUSP=%u PEVT=%u EVTSRC=%u) "
                    "-> %s",
                    (unsigned long long)dbgsr_addr(cs->core_index), (unsigned)v,
                    (unsigned)de, (unsigned)halt, (unsigned)sih,
                    (unsigned)susp, (unsigned)pevt, (unsigned)evtsrc,
                    (cs->st_state == MCD_CORE_STATE_DEBUG)   ? "DEBUG" :
                    (cs->st_state == MCD_CORE_STATE_RUNNING) ? "RUNNING"
                                                             : "UNKNOWN");
            } else {
                /* Keep the client State/IP update path alive (M4
                 * behavior); retry the read on the next call. */
                static int st_fail_logged = 0;
                if (!st_fail_logged) {
                    st_fail_logged = 1;
                    dbg("mcd_tas: qry_state: DBGSR read failed (rc %d, "
                        "pl0_err 0x%02x, item_err 0x%02x) - DEBUG fallback, "
                        "retrying on next call",
                        rc, (unsigned)pe, (unsigned)it.pl_err);
                }
            }
        }

        memset(state, 0, sizeof(*state));
        if (cs->st_valid) {
            state->state = cs->st_state;
            /* M16: one-shot STOPPED event after mcd_stop_f (reference
             * parity, M11: event=0x10 on the first qry_state after a
             * stop, cleared on the following poll).  In steady state
             * event/trig_id/stop_str/info_str stay empty (M7 parity). */
            if (cs->st_event != MCD_CORE_EVENT_NONE) {
                state->event = cs->st_event;
                cs->st_event = MCD_CORE_EVENT_NONE;
            }
            dbg("mcd_tas: CALL qry_state -> %s (dbgsr 0x%08X)",
                (cs->st_state == MCD_CORE_STATE_DEBUG)   ? "DEBUG" :
                (cs->st_state == MCD_CORE_STATE_RUNNING) ? "RUNNING"
                                                         : "UNKNOWN",
                (unsigned)cs->st_dbgsr);
        } else {
            /* Fallback while the DBGSR read keeps failing: report DEBUG
             * like the previous calibration so the basic client's UI
             * update path stays alive. */
            state->state = MCD_CORE_STATE_DEBUG;
            dbg("mcd_tas: CALL qry_state -> DEBUG (fallback; DBGSR not read)");
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_execute_command_f(const mcd_core_st *core,
                                    const mcd_char_t *command_string,
                                    uint32_t result_string_size,
                                    mcd_char_t *result_string)
{
    (void)core; (void)command_string; (void)result_string_size; (void)result_string;
    STUB_ENTER("mcd_execute_command_f")
}

/* Reset classes: the prototype advertises the strongest class only
 * (class 0, "System Reset", per the mcd_api.h recommendation).  Issuing
 * the reset itself is a pending milestone (mcd_rst_f stays a stub). */
mcd_return_et mcd_qry_rst_classes_f(const mcd_core_st *core,
                                    uint32_t *rst_class_vector)
{
    mcd_return_et r;

    (void)core;   /* single-device prototype: core value is not needed */
    mcd_lock();
    err_clear();

    if (rst_class_vector == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_rst_classes_f: NULL rst_class_vector");
    } else {
        /* M10 calibration: the reference mcdxdas.dll advertises three
         * reset classes (0 Power-On, 1 System, 2 Application) - observed
         * via the forwarding proxy. */
        *rst_class_vector = 0x7u;
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

/* M10: reference reset class descriptions (per class bit). */
static const struct {
    const char *info;
} g_rst_class_info[] = {
    { "Power-On Reset (with PORST pin)" },   /* bit 0 */
    { "System Reset" },                      /* bit 1 */
    { "Application Reset" },                 /* bit 2 */
};

mcd_return_et mcd_qry_rst_class_info_f(const mcd_core_st *core,
                                       uint8_t rst_class,
                                       mcd_rst_info_st *rst_info)
{
    mcd_return_et r;

    (void)core;
    mcd_lock();
    err_clear();

    if (rst_info == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_rst_class_info_f: NULL rst_info");
    } else if (rst_class >=
               (uint8_t)(sizeof(g_rst_class_info) / sizeof(g_rst_class_info[0]))) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_rst_class_info_f: reset class %u does not exist",
                    (unsigned)rst_class);
    } else {
        memset(rst_info, 0, sizeof(*rst_info));
        rst_info->class_vector = 1u << rst_class;
        copy_str(rst_info->info_str, sizeof(rst_info->info_str),
                 g_rst_class_info[rst_class].info);
        r = MCD_RET_ACT_NONE;
    }
    mcd_unlock();
    return r;
}

/* M17: reset (mcd_rst_f).
 *
 * Mechanism: re-send TAS DEVICE_CONNECT on the active session with the
 * reset option (tas_pkt.h tas_dev_con_feat_et): 0x0001 RESET (reset, then
 * run) / 0x0003 RESET_AND_HALT.  This matches the official client API
 * (CTasClientServerCon::mDeviceConnect(dco); tas_client.h tas_clnt_dco_et
 * TAS_CLNT_DCO_RESET / _RESET_AND_HALT); the reference mcdxdas.dll reaches
 * its own reset method (mcd_rst_f 0x180006350 -> vtbl +0x140).  The TAS
 * backend triggers the device's standard reset and does not select a reset
 * class, so any advertised class vector (0x7) maps to the same reset. */
mcd_return_et mcd_rst_f(const mcd_core_st *core, uint32_t rst_class_vector,
                        mcd_bool_t rst_and_halt)
{
    mcd_return_et r = MCD_RET_ACT_NONE;
    mcd_core_slot_t *cs;
    uint16_t option;
    uint16_t feat_used = 0;
    uint32_t device_type = 0;
    uint8_t te = 0;
    int k;

    mcd_lock();
    err_clear();

    cs = core_slot_from(core);
    if (cs == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_rst_f: unknown core handle");
    } else if (!cs->attached) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_CONNECTION,
                    "mcd_rst_f: no TAS device session");
    } else if (rst_class_vector == 0 || (rst_class_vector & ~0x7u) != 0) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_rst_f: unsupported reset class vector 0x%X",
                    (unsigned)rst_class_vector);
    } else {
        /* Always use RESET_AND_HALT (0x0003): the plain RESET option
         * (0x0001) leaves DBGSR.DE == 0 (debug disabled after the reset)
         * and a later DBGSR halt write would be ignored by hardware
         * (M17b finding).  The server's reset+halt path leaves DE == 1;
         * for rst_and_halt == FALSE the halt is released with a DBGSR run
         * write so the device boots with debug enabled. */
        uint32_t v = 0;

        option = 0x0003u;
        if (tas_device_connect(&cs->conn, option, &feat_used, &device_type,
                               &te) != 0 || te != TAS_ERR_OK) {
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, tas_err_to_mcd(te),
                        "mcd_rst_f: TAS DEVICE_CONNECT(reset 0x%04X) rejected "
                        "(tas_err=0x%02x)", (unsigned)option, (unsigned)te);
        } else if ((feat_used & option) != option) {
            /* The official client asserts feat_used == dco; the server may
             * add the UNLOCK bit (0x10), so require the requested bits. */
            r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_DEVICE_ACCESS,
                        "mcd_rst_f: reset option not applied "
                        "(feat_used=0x%04X, requested 0x%04X)",
                        (unsigned)feat_used, (unsigned)option);
        } else {
            /* The device reset (and its halt) applies to the boot core
             * CPU0, whichever core slot issued it: release and verify
             * through CPU0's DBGSR. */
            if (!rst_and_halt)
                r = dbgsr_write_core(cs, 0, MCD_TAS_DBGSR_WR_RUN, "mcd_rst_f");

            if (r == MCD_RET_ACT_NONE)
                r = dbgsr_read_core(cs, 0, &v, "mcd_rst_f");

            if (r != MCD_RET_ACT_NONE) {
                /* error already set by dbgsr_write/read */
            } else if (rst_and_halt && (((v >> 1) & 3u) != 1u)) {
                r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_DEVICE_ACCESS,
                            "mcd_rst_f: core not halted after reset+halt "
                            "(DBGSR=0x%08X)", (unsigned)v);
            } else if (!rst_and_halt && (((v >> 1) & 3u) != 0u)) {
                r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_DEVICE_ACCESS,
                            "mcd_rst_f: core not running after reset "
                            "(DBGSR=0x%08X)", (unsigned)v);
            } else {
                /* State model (verified by the read above) for a CPU0
                 * slot.  Every other attached slot of the same device -
                 * and a CPU1/CPU2 slot that issued the reset - gets
                 * invalidated so its next qry_state reads its own DBGSR. */
                if (cs->core_index == 0) {
                    cs->st_valid = 1;
                    cs->st_dbgsr = v;
                    cs->st_state = rst_and_halt ? MCD_CORE_STATE_DEBUG
                                                : MCD_CORE_STATE_RUNNING;
                    if (rst_and_halt)
                        cs->st_event = MCD_CORE_EVENT_STOPPED;   /* one-shot */
                } else {
                    cs->st_valid = 0;
                }
                for (k = 0; k < MCD_MAX_CORE_SLOTS; k++) {
                    if (&g.cores[k] != cs && g.cores[k].used &&
                        g.cores[k].attached &&
                        g.cores[k].target == cs->target)
                        g.cores[k].st_valid = 0;
                }
                dbg("mcd_tas: mcd_rst_f: class_vector 0x%X -> DC(reset 0x%04X, "
                    "feat_used 0x%04X) -> %s (core %d, dbgsr 0x%08X)",
                    (unsigned)rst_class_vector, (unsigned)option,
                    (unsigned)feat_used,
                    rst_and_halt ? "DEBUG" : "RUNNING", cs->core_index,
                    (unsigned)v);
            }
        }
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_chl_open_f(const mcd_core_st *core, mcd_chl_st *channel)
{
    (void)core; (void)channel;
    STUB_ENTER("mcd_chl_open_f")
}

mcd_return_et mcd_send_msg_f(const mcd_core_st *core, const mcd_chl_st *channel,
                             uint32_t msg_len, const uint8_t *msg)
{
    (void)core; (void)channel; (void)msg_len; (void)msg;
    STUB_ENTER("mcd_send_msg_f")
}

mcd_return_et mcd_receive_msg_f(const mcd_core_st *core,
                                const mcd_chl_st *channel, uint32_t timeout,
                                uint32_t *msg_len, uint8_t *msg)
{
    (void)core; (void)channel; (void)timeout; (void)msg_len; (void)msg;
    STUB_ENTER("mcd_receive_msg_f")
}

mcd_return_et mcd_chl_reset_f(const mcd_core_st *core,
                              const mcd_chl_st *channel)
{
    (void)core; (void)channel;
    STUB_ENTER("mcd_chl_reset_f")
}

mcd_return_et mcd_chl_close_f(const mcd_core_st *core,
                              const mcd_chl_st *channel)
{
    (void)core; (void)channel;
    STUB_ENTER("mcd_chl_close_f")
}

mcd_return_et mcd_qry_traces_f(const mcd_core_st *core, uint32_t start_index,
                               uint32_t *num_traces,
                               mcd_trace_info_st *trace_info)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)start_index; (void)trace_info;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_traces_f: unknown core handle");
    } else if (num_traces == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_traces_f: NULL num_traces");
    } else {
        /* M19 calibration: the reference mcdxdas.dll returns HANDLE_ERROR
         * without any error information for the trace API on this target
         * (observed via the --trace probe); outputs stay untouched. */
        dbg("mcd_tas: CALL qry_traces (reference parity: silent HANDLE_ERROR)");
        r = err_silent();
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_qry_trace_state_f(const mcd_core_st *core, uint32_t trace_id,
                                    mcd_trace_state_st *state)
{
    mcd_return_et r = MCD_RET_ACT_NONE;

    (void)trace_id;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trace_state_f: unknown core handle");
    } else if (state == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_qry_trace_state_f: NULL state");
    } else {
        /* M19 calibration: reference parity (silent HANDLE_ERROR). */
        dbg("mcd_tas: CALL qry_trace_state (reference parity: silent "
            "HANDLE_ERROR)");
        r = err_silent();
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_set_trace_state_f(const mcd_core_st *core, uint32_t trace_id,
                                    mcd_trace_state_st *state)
{
    mcd_return_et r;

    (void)trace_id; (void)state;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_set_trace_state_f: unknown core handle");
    } else {
        /* M19 calibration: reference parity (silent HANDLE_ERROR). */
        dbg("mcd_tas: CALL set_trace_state (reference parity: silent "
            "HANDLE_ERROR)");
        r = err_silent();
    }
    mcd_unlock();
    return r;
}

mcd_return_et mcd_read_trace_f(const mcd_core_st *core, uint32_t trace_id,
                               uint64_t start_index, uint32_t *num_frames,
                               uint32_t trace_data_size, void *trace_data)
{
    mcd_return_et r;

    (void)trace_id; (void)start_index; (void)num_frames;
    (void)trace_data_size; (void)trace_data;
    mcd_lock();
    err_clear();

    if (core_slot_from(core) == NULL) {
        r = err_set(MCD_RET_ACT_HANDLE_ERROR, MCD_ERR_PARAM,
                    "mcd_read_trace_f: unknown core handle");
    } else {
        /* M19 calibration: reference parity (silent HANDLE_ERROR). */
        dbg("mcd_tas: CALL read_trace (reference parity: silent "
            "HANDLE_ERROR)");
        r = err_silent();
    }
    mcd_unlock();
    return r;
}
