$comment
	File created using the following command:
		vcd file digibotfpga.msim.vcd -direction
$end
$date
	Tue Jan 25 15:13:59 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module digibotfpga_vlg_vec_tst $end
$var reg 1 ! COLL $end
$var reg 1 " LEFT $end
$var reg 1 # RIGHT $end
$var wire 1 $ LDIR $end
$var wire 1 % LEN $end
$var wire 1 & RDIR $end
$var wire 1 ' REN $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 0 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 1 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 2 LEN~output_o $end
$var wire 1 3 REN~output_o $end
$var wire 1 4 LDIR~output_o $end
$var wire 1 5 RDIR~output_o $end
$var wire 1 6 COLL~input_o $end
$var wire 1 7 LEFT~input_o $end
$var wire 1 8 inst|sub|81~combout $end
$var wire 1 9 RIGHT~input_o $end
$var wire 1 : inst3|sub|81~combout $end
$var wire 1 ; inst4|sub|81~0_combout $end
$var wire 1 < inst5|sub|79~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
x*
1+
1,
1-
0.
z/
z0
z1
02
03
04
05
06
07
08
09
0:
0;
0<
$end
#125000
1#
19
1<
1:
13
15
1&
1'
#250000
1"
0#
09
17
0<
1;
0:
18
12
03
14
05
0&
1$
0'
1%
#375000
1#
19
1<
1:
13
15
1&
1'
#500000
1!
0"
0#
09
07
16
0<
0;
04
05
0&
0$
#625000
1#
19
1;
14
1$
#750000
1"
0#
09
17
#875000
1#
19
#1000000
