module wideexpr_00195(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (($signed(-((s5)^(s3))))&((ctrl[4]?s6:(s7)<<(-(u7)))))<<<($signed({2{((6'sb110110)<<(s1))<<(2'sb01)}}));
  assign y1 = +(-(5'sb11111));
  assign y2 = ((((s0)>>(u4))^~(($signed(s5))^((s2)+(s5))))!=((ctrl[3]?((6'sb001000)<<<(s3))>>((ctrl[6]?u2:6'b101111)):((s5)^(4'sb1110))<<<((u2)>>>(u7)))))>>((~($unsigned({3{3'sb000}})))<<<(s1));
  assign y3 = (u2)>>>($unsigned($signed(((ctrl[1]?(ctrl[2]?+(s1):-(s7)):2'sb01))<<($unsigned(s0)))));
  assign y4 = ($unsigned(+(+((ctrl[7]?u7:u0)))))<<<((((ctrl[6]?$signed(s6):(s7)<<(6'b010000)))<<<((ctrl[4]?s2:(3'sb100)<<(5'sb11000))))^~((ctrl[3]?$signed((s1)>>>(6'sb011101)):-(s2))));
  assign y5 = $signed({&((3'sb000)^~(6'sb111000)),~(5'sb11000),(((3'sb010)<<<(3'b000))^(s4))<<($unsigned($signed(4'b1011))),2'sb10});
  assign y6 = 5'sb11001;
  assign y7 = (2'sb11)<<<(s1);
endmodule
