read -sv run_verilog_mid/adder_32b_10_72_5436ee07dc1acc0bf5da841f63da288e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_5436ee07dc1acc0bf5da841f63da288e_yosys.v
