
battery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002750  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800280c  0800280c  0000380c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800284c  0800284c  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800284c  0800284c  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800284c  0800284c  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800284c  0800284c  0000384c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002850  08002850  00003850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002854  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  2000000c  08002860  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000008c  08002860  0000408c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e37  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c05  00000000  00000000  0000ce6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000938  00000000  00000000  0000ea70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006f1  00000000  00000000  0000f3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ace8  00000000  00000000  0000fa99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000caa5  00000000  00000000  0002a781  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa72b  00000000  00000000  00037226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e1951  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f38  00000000  00000000  000e1994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e38cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080027f4 	.word	0x080027f4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080027f4 	.word	0x080027f4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <BQ25798_init>:
 *  Created on: Aug 21, 2025
 *      Author: shawal
 */
#include "bq25798.h"

uint8_t  BQ25798_init(BQ25798 *device, I2C_HandleTypeDef *i2cHandle){
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b085      	sub	sp, #20
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
 8000224:	6039      	str	r1, [r7, #0]

	// set struct params
	device -> i2cHandle   = i2cHandle;
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	683a      	ldr	r2, [r7, #0]
 800022a:	601a      	str	r2, [r3, #0]

	uint8_t errorsNumber = 0;
 800022c:	250f      	movs	r5, #15
 800022e:	197b      	adds	r3, r7, r5
 8000230:	2200      	movs	r2, #0
 8000232:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef status;

	// check device part number
	uint8_t registerData;
	status = BQ25798_ReadRegister(device, BQ25798_PART_INFO_REG_VALUE, &registerData);
 8000234:	260e      	movs	r6, #14
 8000236:	19bc      	adds	r4, r7, r6
 8000238:	230d      	movs	r3, #13
 800023a:	18fa      	adds	r2, r7, r3
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	2131      	movs	r1, #49	@ 0x31
 8000240:	0018      	movs	r0, r3
 8000242:	f000 f825 	bl	8000290 <BQ25798_ReadRegister>
 8000246:	0003      	movs	r3, r0
 8000248:	7023      	strb	r3, [r4, #0]
	errorsNumber += (status != HAL_OK);
 800024a:	19bb      	adds	r3, r7, r6
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	1e5a      	subs	r2, r3, #1
 8000250:	4193      	sbcs	r3, r2
 8000252:	b2db      	uxtb	r3, r3
 8000254:	0019      	movs	r1, r3
 8000256:	197b      	adds	r3, r7, r5
 8000258:	197a      	adds	r2, r7, r5
 800025a:	7812      	ldrb	r2, [r2, #0]
 800025c:	188a      	adds	r2, r1, r2
 800025e:	701a      	strb	r2, [r3, #0]
	if (registerData != BQ25798_PART_INFO_REG_VALUE) return 255;
 8000260:	230d      	movs	r3, #13
 8000262:	18fb      	adds	r3, r7, r3
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	2b31      	cmp	r3, #49	@ 0x31
 8000268:	d001      	beq.n	800026e <BQ25798_init+0x52>
 800026a:	23ff      	movs	r3, #255	@ 0xff
 800026c:	e00c      	b.n	8000288 <BQ25798_init+0x6c>

    // configure cells
	registerData = 0xD1; // cells 4s, Reacharge voltage deglitch 256ms, recharge voltage 100mV below VREG
 800026e:	210d      	movs	r1, #13
 8000270:	187b      	adds	r3, r7, r1
 8000272:	22d1      	movs	r2, #209	@ 0xd1
 8000274:	701a      	strb	r2, [r3, #0]
	BQ25798_WriteRegister(device,BQ25798_REG_RECHARGE_CTRL, &registerData);
 8000276:	187a      	adds	r2, r7, r1
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	210a      	movs	r1, #10
 800027c:	0018      	movs	r0, r3
 800027e:	f000 f825 	bl	80002cc <BQ25798_WriteRegister>

    // TODO: set limits
    // TODO: configure ADCs and enable other things


	return errorsNumber;
 8000282:	230f      	movs	r3, #15
 8000284:	18fb      	adds	r3, r7, r3
 8000286:	781b      	ldrb	r3, [r3, #0]
}
 8000288:	0018      	movs	r0, r3
 800028a:	46bd      	mov	sp, r7
 800028c:	b005      	add	sp, #20
 800028e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000290 <BQ25798_ReadRegister>:
	return status;
}

// LOW LEVEL FUNCTIONS

HAL_StatusTypeDef BQ25798_ReadRegister(BQ25798 *device, uint8_t reg, uint8_t *data){
 8000290:	b590      	push	{r4, r7, lr}
 8000292:	b089      	sub	sp, #36	@ 0x24
 8000294:	af04      	add	r7, sp, #16
 8000296:	60f8      	str	r0, [r7, #12]
 8000298:	607a      	str	r2, [r7, #4]
 800029a:	240b      	movs	r4, #11
 800029c:	193b      	adds	r3, r7, r4
 800029e:	1c0a      	adds	r2, r1, #0
 80002a0:	701a      	strb	r2, [r3, #0]
	return HAL_I2C_Mem_Read(
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	6818      	ldr	r0, [r3, #0]
 80002a6:	193b      	adds	r3, r7, r4
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b29a      	uxth	r2, r3
 80002ac:	2301      	movs	r3, #1
 80002ae:	425b      	negs	r3, r3
 80002b0:	9302      	str	r3, [sp, #8]
 80002b2:	2301      	movs	r3, #1
 80002b4:	9301      	str	r3, [sp, #4]
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	9300      	str	r3, [sp, #0]
 80002ba:	2301      	movs	r3, #1
 80002bc:	21d6      	movs	r1, #214	@ 0xd6
 80002be:	f000 fe3f 	bl	8000f40 <HAL_I2C_Mem_Read>
 80002c2:	0003      	movs	r3, r0
			I2C_MEMADD_SIZE_8BIT,
			data,
			1,
			HAL_MAX_DELAY
	);
}
 80002c4:	0018      	movs	r0, r3
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b005      	add	sp, #20
 80002ca:	bd90      	pop	{r4, r7, pc}

080002cc <BQ25798_WriteRegister>:
			length,
			HAL_MAX_DELAY
	);

}
HAL_StatusTypeDef BQ25798_WriteRegister(BQ25798 *device, uint8_t reg, uint8_t *data){
 80002cc:	b590      	push	{r4, r7, lr}
 80002ce:	b089      	sub	sp, #36	@ 0x24
 80002d0:	af04      	add	r7, sp, #16
 80002d2:	60f8      	str	r0, [r7, #12]
 80002d4:	607a      	str	r2, [r7, #4]
 80002d6:	240b      	movs	r4, #11
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	1c0a      	adds	r2, r1, #0
 80002dc:	701a      	strb	r2, [r3, #0]
	return HAL_I2C_Mem_Write(
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	6818      	ldr	r0, [r3, #0]
 80002e2:	193b      	adds	r3, r7, r4
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	b29a      	uxth	r2, r3
 80002e8:	2301      	movs	r3, #1
 80002ea:	425b      	negs	r3, r3
 80002ec:	9302      	str	r3, [sp, #8]
 80002ee:	2301      	movs	r3, #1
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	9300      	str	r3, [sp, #0]
 80002f6:	2301      	movs	r3, #1
 80002f8:	21d6      	movs	r1, #214	@ 0xd6
 80002fa:	f000 fcf3 	bl	8000ce4 <HAL_I2C_Mem_Write>
 80002fe:	0003      	movs	r3, r0
			data,
			1,
			HAL_MAX_DELAY
	);

}
 8000300:	0018      	movs	r0, r3
 8000302:	46bd      	mov	sp, r7
 8000304:	b005      	add	sp, #20
 8000306:	bd90      	pop	{r4, r7, pc}

08000308 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030e:	4b08      	ldr	r3, [pc, #32]	@ (8000330 <MX_GPIO_Init+0x28>)
 8000310:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000312:	4b07      	ldr	r3, [pc, #28]	@ (8000330 <MX_GPIO_Init+0x28>)
 8000314:	2101      	movs	r1, #1
 8000316:	430a      	orrs	r2, r1
 8000318:	635a      	str	r2, [r3, #52]	@ 0x34
 800031a:	4b05      	ldr	r3, [pc, #20]	@ (8000330 <MX_GPIO_Init+0x28>)
 800031c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800031e:	2201      	movs	r2, #1
 8000320:	4013      	ands	r3, r2
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]

}
 8000326:	46c0      	nop			@ (mov r8, r8)
 8000328:	46bd      	mov	sp, r7
 800032a:	b002      	add	sp, #8
 800032c:	bd80      	pop	{r7, pc}
 800032e:	46c0      	nop			@ (mov r8, r8)
 8000330:	40021000 	.word	0x40021000

08000334 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000338:	4b1b      	ldr	r3, [pc, #108]	@ (80003a8 <MX_I2C1_Init+0x74>)
 800033a:	4a1c      	ldr	r2, [pc, #112]	@ (80003ac <MX_I2C1_Init+0x78>)
 800033c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 800033e:	4b1a      	ldr	r3, [pc, #104]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000340:	4a1b      	ldr	r2, [pc, #108]	@ (80003b0 <MX_I2C1_Init+0x7c>)
 8000342:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000344:	4b18      	ldr	r3, [pc, #96]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000346:	2200      	movs	r2, #0
 8000348:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800034a:	4b17      	ldr	r3, [pc, #92]	@ (80003a8 <MX_I2C1_Init+0x74>)
 800034c:	2201      	movs	r2, #1
 800034e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000350:	4b15      	ldr	r3, [pc, #84]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000352:	2200      	movs	r2, #0
 8000354:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000356:	4b14      	ldr	r3, [pc, #80]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000358:	2200      	movs	r2, #0
 800035a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800035c:	4b12      	ldr	r3, [pc, #72]	@ (80003a8 <MX_I2C1_Init+0x74>)
 800035e:	2200      	movs	r2, #0
 8000360:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000362:	4b11      	ldr	r3, [pc, #68]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000364:	2200      	movs	r2, #0
 8000366:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000368:	4b0f      	ldr	r3, [pc, #60]	@ (80003a8 <MX_I2C1_Init+0x74>)
 800036a:	2200      	movs	r2, #0
 800036c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800036e:	4b0e      	ldr	r3, [pc, #56]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000370:	0018      	movs	r0, r3
 8000372:	f000 fc11 	bl	8000b98 <HAL_I2C_Init>
 8000376:	1e03      	subs	r3, r0, #0
 8000378:	d001      	beq.n	800037e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800037a:	f000 f8db 	bl	8000534 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800037e:	4b0a      	ldr	r3, [pc, #40]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000380:	2100      	movs	r1, #0
 8000382:	0018      	movs	r0, r3
 8000384:	f001 fa0c 	bl	80017a0 <HAL_I2CEx_ConfigAnalogFilter>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800038c:	f000 f8d2 	bl	8000534 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000390:	4b05      	ldr	r3, [pc, #20]	@ (80003a8 <MX_I2C1_Init+0x74>)
 8000392:	2100      	movs	r1, #0
 8000394:	0018      	movs	r0, r3
 8000396:	f001 fa4f 	bl	8001838 <HAL_I2CEx_ConfigDigitalFilter>
 800039a:	1e03      	subs	r3, r0, #0
 800039c:	d001      	beq.n	80003a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800039e:	f000 f8c9 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003a2:	46c0      	nop			@ (mov r8, r8)
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	20000028 	.word	0x20000028
 80003ac:	40005400 	.word	0x40005400
 80003b0:	00503d58 	.word	0x00503d58

080003b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003b4:	b590      	push	{r4, r7, lr}
 80003b6:	b09d      	sub	sp, #116	@ 0x74
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003bc:	235c      	movs	r3, #92	@ 0x5c
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	0018      	movs	r0, r3
 80003c2:	2314      	movs	r3, #20
 80003c4:	001a      	movs	r2, r3
 80003c6:	2100      	movs	r1, #0
 80003c8:	f002 f9e8 	bl	800279c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003cc:	2410      	movs	r4, #16
 80003ce:	193b      	adds	r3, r7, r4
 80003d0:	0018      	movs	r0, r3
 80003d2:	234c      	movs	r3, #76	@ 0x4c
 80003d4:	001a      	movs	r2, r3
 80003d6:	2100      	movs	r1, #0
 80003d8:	f002 f9e0 	bl	800279c <memset>
  if(i2cHandle->Instance==I2C1)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a23      	ldr	r2, [pc, #140]	@ (8000470 <HAL_I2C_MspInit+0xbc>)
 80003e2:	4293      	cmp	r3, r2
 80003e4:	d13f      	bne.n	8000466 <HAL_I2C_MspInit+0xb2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80003e6:	193b      	adds	r3, r7, r4
 80003e8:	2220      	movs	r2, #32
 80003ea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80003ec:	193b      	adds	r3, r7, r4
 80003ee:	2200      	movs	r2, #0
 80003f0:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003f2:	193b      	adds	r3, r7, r4
 80003f4:	0018      	movs	r0, r3
 80003f6:	f001 ff95 	bl	8002324 <HAL_RCCEx_PeriphCLKConfig>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80003fe:	f000 f899 	bl	8000534 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000402:	4b1c      	ldr	r3, [pc, #112]	@ (8000474 <HAL_I2C_MspInit+0xc0>)
 8000404:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000406:	4b1b      	ldr	r3, [pc, #108]	@ (8000474 <HAL_I2C_MspInit+0xc0>)
 8000408:	2101      	movs	r1, #1
 800040a:	430a      	orrs	r2, r1
 800040c:	635a      	str	r2, [r3, #52]	@ 0x34
 800040e:	4b19      	ldr	r3, [pc, #100]	@ (8000474 <HAL_I2C_MspInit+0xc0>)
 8000410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000412:	2201      	movs	r2, #1
 8000414:	4013      	ands	r3, r2
 8000416:	60fb      	str	r3, [r7, #12]
 8000418:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800041a:	215c      	movs	r1, #92	@ 0x5c
 800041c:	187b      	adds	r3, r7, r1
 800041e:	22c0      	movs	r2, #192	@ 0xc0
 8000420:	00d2      	lsls	r2, r2, #3
 8000422:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	2212      	movs	r2, #18
 8000428:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042a:	187b      	adds	r3, r7, r1
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000430:	187b      	adds	r3, r7, r1
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000436:	187b      	adds	r3, r7, r1
 8000438:	2206      	movs	r2, #6
 800043a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800043c:	187a      	adds	r2, r7, r1
 800043e:	23a0      	movs	r3, #160	@ 0xa0
 8000440:	05db      	lsls	r3, r3, #23
 8000442:	0011      	movs	r1, r2
 8000444:	0018      	movs	r0, r3
 8000446:	f000 fa3b 	bl	80008c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800044a:	4b0a      	ldr	r3, [pc, #40]	@ (8000474 <HAL_I2C_MspInit+0xc0>)
 800044c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800044e:	4b09      	ldr	r3, [pc, #36]	@ (8000474 <HAL_I2C_MspInit+0xc0>)
 8000450:	2180      	movs	r1, #128	@ 0x80
 8000452:	0389      	lsls	r1, r1, #14
 8000454:	430a      	orrs	r2, r1
 8000456:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000458:	4b06      	ldr	r3, [pc, #24]	@ (8000474 <HAL_I2C_MspInit+0xc0>)
 800045a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800045c:	2380      	movs	r3, #128	@ 0x80
 800045e:	039b      	lsls	r3, r3, #14
 8000460:	4013      	ands	r3, r2
 8000462:	60bb      	str	r3, [r7, #8]
 8000464:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000466:	46c0      	nop			@ (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	b01d      	add	sp, #116	@ 0x74
 800046c:	bd90      	pop	{r4, r7, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)
 8000470:	40005400 	.word	0x40005400
 8000474:	40021000 	.word	0x40021000

08000478 <main>:
void Error_Handler(void);

BQ25798 bq25798_device;

int main(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  HAL_Init();
 800047c:	f000 f8d0 	bl	8000620 <HAL_Init>
  SystemClock_Config();
 8000480:	f000 f810 	bl	80004a4 <SystemClock_Config>
  MX_GPIO_Init();
 8000484:	f7ff ff40 	bl	8000308 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000488:	f7ff ff54 	bl	8000334 <MX_I2C1_Init>

  BQ25798_init(&bq25798_device, &hi2c1);
 800048c:	4a03      	ldr	r2, [pc, #12]	@ (800049c <main+0x24>)
 800048e:	4b04      	ldr	r3, [pc, #16]	@ (80004a0 <main+0x28>)
 8000490:	0011      	movs	r1, r2
 8000492:	0018      	movs	r0, r3
 8000494:	f7ff fec2 	bl	800021c <BQ25798_init>

  while (1)
 8000498:	46c0      	nop			@ (mov r8, r8)
 800049a:	e7fd      	b.n	8000498 <main+0x20>
 800049c:	20000028 	.word	0x20000028
 80004a0:	2000007c 	.word	0x2000007c

080004a4 <SystemClock_Config>:

  }
}

void SystemClock_Config(void)
{
 80004a4:	b590      	push	{r4, r7, lr}
 80004a6:	b095      	sub	sp, #84	@ 0x54
 80004a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004aa:	2414      	movs	r4, #20
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	0018      	movs	r0, r3
 80004b0:	233c      	movs	r3, #60	@ 0x3c
 80004b2:	001a      	movs	r2, r3
 80004b4:	2100      	movs	r1, #0
 80004b6:	f002 f971 	bl	800279c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	0018      	movs	r0, r3
 80004be:	2310      	movs	r3, #16
 80004c0:	001a      	movs	r2, r3
 80004c2:	2100      	movs	r1, #0
 80004c4:	f002 f96a 	bl	800279c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004c8:	2380      	movs	r3, #128	@ 0x80
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	0018      	movs	r0, r3
 80004ce:	f001 f9ff 	bl	80018d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004d2:	193b      	adds	r3, r7, r4
 80004d4:	2202      	movs	r2, #2
 80004d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004d8:	193b      	adds	r3, r7, r4
 80004da:	2280      	movs	r2, #128	@ 0x80
 80004dc:	0052      	lsls	r2, r2, #1
 80004de:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004e0:	193b      	adds	r3, r7, r4
 80004e2:	2200      	movs	r2, #0
 80004e4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	2240      	movs	r2, #64	@ 0x40
 80004ea:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	2200      	movs	r2, #0
 80004f0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004f2:	193b      	adds	r3, r7, r4
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 fa2b 	bl	8001950 <HAL_RCC_OscConfig>
 80004fa:	1e03      	subs	r3, r0, #0
 80004fc:	d001      	beq.n	8000502 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80004fe:	f000 f819 	bl	8000534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	2207      	movs	r2, #7
 8000506:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	2200      	movs	r2, #0
 800050c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800050e:	1d3b      	adds	r3, r7, #4
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	2200      	movs	r2, #0
 8000518:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800051a:	1d3b      	adds	r3, r7, #4
 800051c:	2100      	movs	r1, #0
 800051e:	0018      	movs	r0, r3
 8000520:	f001 fd76 	bl	8002010 <HAL_RCC_ClockConfig>
 8000524:	1e03      	subs	r3, r0, #0
 8000526:	d001      	beq.n	800052c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000528:	f000 f804 	bl	8000534 <Error_Handler>
  }
}
 800052c:	46c0      	nop			@ (mov r8, r8)
 800052e:	46bd      	mov	sp, r7
 8000530:	b015      	add	sp, #84	@ 0x54
 8000532:	bd90      	pop	{r4, r7, pc}

08000534 <Error_Handler>:

void Error_Handler(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000538:	b672      	cpsid	i
}
 800053a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800053c:	46c0      	nop			@ (mov r8, r8)
 800053e:	e7fd      	b.n	800053c <Error_Handler+0x8>

08000540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000546:	4b11      	ldr	r3, [pc, #68]	@ (800058c <HAL_MspInit+0x4c>)
 8000548:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800054a:	4b10      	ldr	r3, [pc, #64]	@ (800058c <HAL_MspInit+0x4c>)
 800054c:	2101      	movs	r1, #1
 800054e:	430a      	orrs	r2, r1
 8000550:	641a      	str	r2, [r3, #64]	@ 0x40
 8000552:	4b0e      	ldr	r3, [pc, #56]	@ (800058c <HAL_MspInit+0x4c>)
 8000554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000556:	2201      	movs	r2, #1
 8000558:	4013      	ands	r3, r2
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055e:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <HAL_MspInit+0x4c>)
 8000560:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000562:	4b0a      	ldr	r3, [pc, #40]	@ (800058c <HAL_MspInit+0x4c>)
 8000564:	2180      	movs	r1, #128	@ 0x80
 8000566:	0549      	lsls	r1, r1, #21
 8000568:	430a      	orrs	r2, r1
 800056a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800056c:	4b07      	ldr	r3, [pc, #28]	@ (800058c <HAL_MspInit+0x4c>)
 800056e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000570:	2380      	movs	r3, #128	@ 0x80
 8000572:	055b      	lsls	r3, r3, #21
 8000574:	4013      	ands	r3, r2
 8000576:	603b      	str	r3, [r7, #0]
 8000578:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800057a:	23c0      	movs	r3, #192	@ 0xc0
 800057c:	00db      	lsls	r3, r3, #3
 800057e:	0018      	movs	r0, r3
 8000580:	f000 f8d4 	bl	800072c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000584:	46c0      	nop			@ (mov r8, r8)
 8000586:	46bd      	mov	sp, r7
 8000588:	b002      	add	sp, #8
 800058a:	bd80      	pop	{r7, pc}
 800058c:	40021000 	.word	0x40021000

08000590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000594:	46c0      	nop			@ (mov r8, r8)
 8000596:	e7fd      	b.n	8000594 <NMI_Handler+0x4>

08000598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800059c:	46c0      	nop			@ (mov r8, r8)
 800059e:	e7fd      	b.n	800059c <HardFault_Handler+0x4>

080005a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005a4:	46c0      	nop			@ (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}

080005aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005aa:	b580      	push	{r7, lr}
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b8:	f000 f89c 	bl	80006f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005bc:	46c0      	nop			@ (mov r8, r8)
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}

080005c2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005cc:	480d      	ldr	r0, [pc, #52]	@ (8000604 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80005d0:	f7ff fff7 	bl	80005c2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d4:	480c      	ldr	r0, [pc, #48]	@ (8000608 <LoopForever+0x6>)
  ldr r1, =_edata
 80005d6:	490d      	ldr	r1, [pc, #52]	@ (800060c <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000610 <LoopForever+0xe>)
  movs r3, #0
 80005da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005dc:	e002      	b.n	80005e4 <LoopCopyDataInit>

080005de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005e2:	3304      	adds	r3, #4

080005e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e8:	d3f9      	bcc.n	80005de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000618 <LoopForever+0x16>)
  movs r3, #0
 80005ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005f0:	e001      	b.n	80005f6 <LoopFillZerobss>

080005f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f4:	3204      	adds	r2, #4

080005f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f8:	d3fb      	bcc.n	80005f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005fa:	f002 f8d7 	bl	80027ac <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80005fe:	f7ff ff3b 	bl	8000478 <main>

08000602 <LoopForever>:

LoopForever:
  b LoopForever
 8000602:	e7fe      	b.n	8000602 <LoopForever>
  ldr   r0, =_estack
 8000604:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800060c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000610:	08002854 	.word	0x08002854
  ldr r2, =_sbss
 8000614:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000618:	2000008c 	.word	0x2000008c

0800061c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800061c:	e7fe      	b.n	800061c <ADC1_COMP_IRQHandler>
	...

08000620 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000626:	1dfb      	adds	r3, r7, #7
 8000628:	2200      	movs	r2, #0
 800062a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800062c:	4b0b      	ldr	r3, [pc, #44]	@ (800065c <HAL_Init+0x3c>)
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	4b0a      	ldr	r3, [pc, #40]	@ (800065c <HAL_Init+0x3c>)
 8000632:	2180      	movs	r1, #128	@ 0x80
 8000634:	0049      	lsls	r1, r1, #1
 8000636:	430a      	orrs	r2, r1
 8000638:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800063a:	2003      	movs	r0, #3
 800063c:	f000 f810 	bl	8000660 <HAL_InitTick>
 8000640:	1e03      	subs	r3, r0, #0
 8000642:	d003      	beq.n	800064c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000644:	1dfb      	adds	r3, r7, #7
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
 800064a:	e001      	b.n	8000650 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800064c:	f7ff ff78 	bl	8000540 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000650:	1dfb      	adds	r3, r7, #7
 8000652:	781b      	ldrb	r3, [r3, #0]
}
 8000654:	0018      	movs	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	b002      	add	sp, #8
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40022000 	.word	0x40022000

08000660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000668:	230f      	movs	r3, #15
 800066a:	18fb      	adds	r3, r7, r3
 800066c:	2200      	movs	r2, #0
 800066e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000670:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <HAL_InitTick+0x88>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d02b      	beq.n	80006d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000678:	4b1c      	ldr	r3, [pc, #112]	@ (80006ec <HAL_InitTick+0x8c>)
 800067a:	681c      	ldr	r4, [r3, #0]
 800067c:	4b1a      	ldr	r3, [pc, #104]	@ (80006e8 <HAL_InitTick+0x88>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	0019      	movs	r1, r3
 8000682:	23fa      	movs	r3, #250	@ 0xfa
 8000684:	0098      	lsls	r0, r3, #2
 8000686:	f7ff fd3d 	bl	8000104 <__udivsi3>
 800068a:	0003      	movs	r3, r0
 800068c:	0019      	movs	r1, r3
 800068e:	0020      	movs	r0, r4
 8000690:	f7ff fd38 	bl	8000104 <__udivsi3>
 8000694:	0003      	movs	r3, r0
 8000696:	0018      	movs	r0, r3
 8000698:	f000 f905 	bl	80008a6 <HAL_SYSTICK_Config>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d112      	bne.n	80006c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2b03      	cmp	r3, #3
 80006a4:	d80a      	bhi.n	80006bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006a6:	6879      	ldr	r1, [r7, #4]
 80006a8:	2301      	movs	r3, #1
 80006aa:	425b      	negs	r3, r3
 80006ac:	2200      	movs	r2, #0
 80006ae:	0018      	movs	r0, r3
 80006b0:	f000 f8e4 	bl	800087c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006b4:	4b0e      	ldr	r3, [pc, #56]	@ (80006f0 <HAL_InitTick+0x90>)
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	e00d      	b.n	80006d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80006bc:	230f      	movs	r3, #15
 80006be:	18fb      	adds	r3, r7, r3
 80006c0:	2201      	movs	r2, #1
 80006c2:	701a      	strb	r2, [r3, #0]
 80006c4:	e008      	b.n	80006d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006c6:	230f      	movs	r3, #15
 80006c8:	18fb      	adds	r3, r7, r3
 80006ca:	2201      	movs	r2, #1
 80006cc:	701a      	strb	r2, [r3, #0]
 80006ce:	e003      	b.n	80006d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006d0:	230f      	movs	r3, #15
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	2201      	movs	r2, #1
 80006d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80006d8:	230f      	movs	r3, #15
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	781b      	ldrb	r3, [r3, #0]
}
 80006de:	0018      	movs	r0, r3
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b005      	add	sp, #20
 80006e4:	bd90      	pop	{r4, r7, pc}
 80006e6:	46c0      	nop			@ (mov r8, r8)
 80006e8:	20000008 	.word	0x20000008
 80006ec:	20000000 	.word	0x20000000
 80006f0:	20000004 	.word	0x20000004

080006f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006f8:	4b05      	ldr	r3, [pc, #20]	@ (8000710 <HAL_IncTick+0x1c>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	001a      	movs	r2, r3
 80006fe:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <HAL_IncTick+0x20>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	18d2      	adds	r2, r2, r3
 8000704:	4b03      	ldr	r3, [pc, #12]	@ (8000714 <HAL_IncTick+0x20>)
 8000706:	601a      	str	r2, [r3, #0]
}
 8000708:	46c0      	nop			@ (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	20000008 	.word	0x20000008
 8000714:	20000088 	.word	0x20000088

08000718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  return uwTick;
 800071c:	4b02      	ldr	r3, [pc, #8]	@ (8000728 <HAL_GetTick+0x10>)
 800071e:	681b      	ldr	r3, [r3, #0]
}
 8000720:	0018      	movs	r0, r3
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	20000088 	.word	0x20000088

0800072c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000734:	4b06      	ldr	r3, [pc, #24]	@ (8000750 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a06      	ldr	r2, [pc, #24]	@ (8000754 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800073a:	4013      	ands	r3, r2
 800073c:	0019      	movs	r1, r3
 800073e:	4b04      	ldr	r3, [pc, #16]	@ (8000750 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	430a      	orrs	r2, r1
 8000744:	601a      	str	r2, [r3, #0]
}
 8000746:	46c0      	nop			@ (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	b002      	add	sp, #8
 800074c:	bd80      	pop	{r7, pc}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	40010000 	.word	0x40010000
 8000754:	fffff9ff 	.word	0xfffff9ff

08000758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	0002      	movs	r2, r0
 8000760:	6039      	str	r1, [r7, #0]
 8000762:	1dfb      	adds	r3, r7, #7
 8000764:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000766:	1dfb      	adds	r3, r7, #7
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	2b7f      	cmp	r3, #127	@ 0x7f
 800076c:	d828      	bhi.n	80007c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800076e:	4a2f      	ldr	r2, [pc, #188]	@ (800082c <__NVIC_SetPriority+0xd4>)
 8000770:	1dfb      	adds	r3, r7, #7
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	b25b      	sxtb	r3, r3
 8000776:	089b      	lsrs	r3, r3, #2
 8000778:	33c0      	adds	r3, #192	@ 0xc0
 800077a:	009b      	lsls	r3, r3, #2
 800077c:	589b      	ldr	r3, [r3, r2]
 800077e:	1dfa      	adds	r2, r7, #7
 8000780:	7812      	ldrb	r2, [r2, #0]
 8000782:	0011      	movs	r1, r2
 8000784:	2203      	movs	r2, #3
 8000786:	400a      	ands	r2, r1
 8000788:	00d2      	lsls	r2, r2, #3
 800078a:	21ff      	movs	r1, #255	@ 0xff
 800078c:	4091      	lsls	r1, r2
 800078e:	000a      	movs	r2, r1
 8000790:	43d2      	mvns	r2, r2
 8000792:	401a      	ands	r2, r3
 8000794:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	019b      	lsls	r3, r3, #6
 800079a:	22ff      	movs	r2, #255	@ 0xff
 800079c:	401a      	ands	r2, r3
 800079e:	1dfb      	adds	r3, r7, #7
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	0018      	movs	r0, r3
 80007a4:	2303      	movs	r3, #3
 80007a6:	4003      	ands	r3, r0
 80007a8:	00db      	lsls	r3, r3, #3
 80007aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007ac:	481f      	ldr	r0, [pc, #124]	@ (800082c <__NVIC_SetPriority+0xd4>)
 80007ae:	1dfb      	adds	r3, r7, #7
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	b25b      	sxtb	r3, r3
 80007b4:	089b      	lsrs	r3, r3, #2
 80007b6:	430a      	orrs	r2, r1
 80007b8:	33c0      	adds	r3, #192	@ 0xc0
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007be:	e031      	b.n	8000824 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000830 <__NVIC_SetPriority+0xd8>)
 80007c2:	1dfb      	adds	r3, r7, #7
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	0019      	movs	r1, r3
 80007c8:	230f      	movs	r3, #15
 80007ca:	400b      	ands	r3, r1
 80007cc:	3b08      	subs	r3, #8
 80007ce:	089b      	lsrs	r3, r3, #2
 80007d0:	3306      	adds	r3, #6
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	18d3      	adds	r3, r2, r3
 80007d6:	3304      	adds	r3, #4
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	1dfa      	adds	r2, r7, #7
 80007dc:	7812      	ldrb	r2, [r2, #0]
 80007de:	0011      	movs	r1, r2
 80007e0:	2203      	movs	r2, #3
 80007e2:	400a      	ands	r2, r1
 80007e4:	00d2      	lsls	r2, r2, #3
 80007e6:	21ff      	movs	r1, #255	@ 0xff
 80007e8:	4091      	lsls	r1, r2
 80007ea:	000a      	movs	r2, r1
 80007ec:	43d2      	mvns	r2, r2
 80007ee:	401a      	ands	r2, r3
 80007f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	019b      	lsls	r3, r3, #6
 80007f6:	22ff      	movs	r2, #255	@ 0xff
 80007f8:	401a      	ands	r2, r3
 80007fa:	1dfb      	adds	r3, r7, #7
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	0018      	movs	r0, r3
 8000800:	2303      	movs	r3, #3
 8000802:	4003      	ands	r3, r0
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000808:	4809      	ldr	r0, [pc, #36]	@ (8000830 <__NVIC_SetPriority+0xd8>)
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	001c      	movs	r4, r3
 8000810:	230f      	movs	r3, #15
 8000812:	4023      	ands	r3, r4
 8000814:	3b08      	subs	r3, #8
 8000816:	089b      	lsrs	r3, r3, #2
 8000818:	430a      	orrs	r2, r1
 800081a:	3306      	adds	r3, #6
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	18c3      	adds	r3, r0, r3
 8000820:	3304      	adds	r3, #4
 8000822:	601a      	str	r2, [r3, #0]
}
 8000824:	46c0      	nop			@ (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	b003      	add	sp, #12
 800082a:	bd90      	pop	{r4, r7, pc}
 800082c:	e000e100 	.word	0xe000e100
 8000830:	e000ed00 	.word	0xe000ed00

08000834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	1e5a      	subs	r2, r3, #1
 8000840:	2380      	movs	r3, #128	@ 0x80
 8000842:	045b      	lsls	r3, r3, #17
 8000844:	429a      	cmp	r2, r3
 8000846:	d301      	bcc.n	800084c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000848:	2301      	movs	r3, #1
 800084a:	e010      	b.n	800086e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <SysTick_Config+0x44>)
 800084e:	687a      	ldr	r2, [r7, #4]
 8000850:	3a01      	subs	r2, #1
 8000852:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000854:	2301      	movs	r3, #1
 8000856:	425b      	negs	r3, r3
 8000858:	2103      	movs	r1, #3
 800085a:	0018      	movs	r0, r3
 800085c:	f7ff ff7c 	bl	8000758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000860:	4b05      	ldr	r3, [pc, #20]	@ (8000878 <SysTick_Config+0x44>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000866:	4b04      	ldr	r3, [pc, #16]	@ (8000878 <SysTick_Config+0x44>)
 8000868:	2207      	movs	r2, #7
 800086a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800086c:	2300      	movs	r3, #0
}
 800086e:	0018      	movs	r0, r3
 8000870:	46bd      	mov	sp, r7
 8000872:	b002      	add	sp, #8
 8000874:	bd80      	pop	{r7, pc}
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	e000e010 	.word	0xe000e010

0800087c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	60b9      	str	r1, [r7, #8]
 8000884:	607a      	str	r2, [r7, #4]
 8000886:	210f      	movs	r1, #15
 8000888:	187b      	adds	r3, r7, r1
 800088a:	1c02      	adds	r2, r0, #0
 800088c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800088e:	68ba      	ldr	r2, [r7, #8]
 8000890:	187b      	adds	r3, r7, r1
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	b25b      	sxtb	r3, r3
 8000896:	0011      	movs	r1, r2
 8000898:	0018      	movs	r0, r3
 800089a:	f7ff ff5d 	bl	8000758 <__NVIC_SetPriority>
}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b004      	add	sp, #16
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b082      	sub	sp, #8
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	0018      	movs	r0, r3
 80008b2:	f7ff ffbf 	bl	8000834 <SysTick_Config>
 80008b6:	0003      	movs	r3, r0
}
 80008b8:	0018      	movs	r0, r3
 80008ba:	46bd      	mov	sp, r7
 80008bc:	b002      	add	sp, #8
 80008be:	bd80      	pop	{r7, pc}

080008c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b086      	sub	sp, #24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008ce:	e14d      	b.n	8000b6c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2101      	movs	r1, #1
 80008d6:	697a      	ldr	r2, [r7, #20]
 80008d8:	4091      	lsls	r1, r2
 80008da:	000a      	movs	r2, r1
 80008dc:	4013      	ands	r3, r2
 80008de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d100      	bne.n	80008e8 <HAL_GPIO_Init+0x28>
 80008e6:	e13e      	b.n	8000b66 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	2203      	movs	r2, #3
 80008ee:	4013      	ands	r3, r2
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d005      	beq.n	8000900 <HAL_GPIO_Init+0x40>
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	2203      	movs	r2, #3
 80008fa:	4013      	ands	r3, r2
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	d130      	bne.n	8000962 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	2203      	movs	r2, #3
 800090c:	409a      	lsls	r2, r3
 800090e:	0013      	movs	r3, r2
 8000910:	43da      	mvns	r2, r3
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	4013      	ands	r3, r2
 8000916:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	68da      	ldr	r2, [r3, #12]
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	409a      	lsls	r2, r3
 8000922:	0013      	movs	r3, r2
 8000924:	693a      	ldr	r2, [r7, #16]
 8000926:	4313      	orrs	r3, r2
 8000928:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	693a      	ldr	r2, [r7, #16]
 800092e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000936:	2201      	movs	r2, #1
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	409a      	lsls	r2, r3
 800093c:	0013      	movs	r3, r2
 800093e:	43da      	mvns	r2, r3
 8000940:	693b      	ldr	r3, [r7, #16]
 8000942:	4013      	ands	r3, r2
 8000944:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	091b      	lsrs	r3, r3, #4
 800094c:	2201      	movs	r2, #1
 800094e:	401a      	ands	r2, r3
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	409a      	lsls	r2, r3
 8000954:	0013      	movs	r3, r2
 8000956:	693a      	ldr	r2, [r7, #16]
 8000958:	4313      	orrs	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	2203      	movs	r2, #3
 8000968:	4013      	ands	r3, r2
 800096a:	2b03      	cmp	r3, #3
 800096c:	d017      	beq.n	800099e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	68db      	ldr	r3, [r3, #12]
 8000972:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	2203      	movs	r2, #3
 800097a:	409a      	lsls	r2, r3
 800097c:	0013      	movs	r3, r2
 800097e:	43da      	mvns	r2, r3
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	4013      	ands	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	689a      	ldr	r2, [r3, #8]
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	409a      	lsls	r2, r3
 8000990:	0013      	movs	r3, r2
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	4313      	orrs	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	2203      	movs	r2, #3
 80009a4:	4013      	ands	r3, r2
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d123      	bne.n	80009f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	08da      	lsrs	r2, r3, #3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	3208      	adds	r2, #8
 80009b2:	0092      	lsls	r2, r2, #2
 80009b4:	58d3      	ldr	r3, [r2, r3]
 80009b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	2207      	movs	r2, #7
 80009bc:	4013      	ands	r3, r2
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	220f      	movs	r2, #15
 80009c2:	409a      	lsls	r2, r3
 80009c4:	0013      	movs	r3, r2
 80009c6:	43da      	mvns	r2, r3
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	4013      	ands	r3, r2
 80009cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	691a      	ldr	r2, [r3, #16]
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	2107      	movs	r1, #7
 80009d6:	400b      	ands	r3, r1
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	409a      	lsls	r2, r3
 80009dc:	0013      	movs	r3, r2
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	08da      	lsrs	r2, r3, #3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	3208      	adds	r2, #8
 80009ec:	0092      	lsls	r2, r2, #2
 80009ee:	6939      	ldr	r1, [r7, #16]
 80009f0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	2203      	movs	r2, #3
 80009fe:	409a      	lsls	r2, r3
 8000a00:	0013      	movs	r3, r2
 8000a02:	43da      	mvns	r2, r3
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	2203      	movs	r2, #3
 8000a10:	401a      	ands	r2, r3
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	409a      	lsls	r2, r3
 8000a18:	0013      	movs	r3, r2
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685a      	ldr	r2, [r3, #4]
 8000a2a:	23c0      	movs	r3, #192	@ 0xc0
 8000a2c:	029b      	lsls	r3, r3, #10
 8000a2e:	4013      	ands	r3, r2
 8000a30:	d100      	bne.n	8000a34 <HAL_GPIO_Init+0x174>
 8000a32:	e098      	b.n	8000b66 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000a34:	4a53      	ldr	r2, [pc, #332]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	089b      	lsrs	r3, r3, #2
 8000a3a:	3318      	adds	r3, #24
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	589b      	ldr	r3, [r3, r2]
 8000a40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	2203      	movs	r2, #3
 8000a46:	4013      	ands	r3, r2
 8000a48:	00db      	lsls	r3, r3, #3
 8000a4a:	220f      	movs	r2, #15
 8000a4c:	409a      	lsls	r2, r3
 8000a4e:	0013      	movs	r3, r2
 8000a50:	43da      	mvns	r2, r3
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	4013      	ands	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	23a0      	movs	r3, #160	@ 0xa0
 8000a5c:	05db      	lsls	r3, r3, #23
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d019      	beq.n	8000a96 <HAL_GPIO_Init+0x1d6>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a48      	ldr	r2, [pc, #288]	@ (8000b88 <HAL_GPIO_Init+0x2c8>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d013      	beq.n	8000a92 <HAL_GPIO_Init+0x1d2>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a47      	ldr	r2, [pc, #284]	@ (8000b8c <HAL_GPIO_Init+0x2cc>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d00d      	beq.n	8000a8e <HAL_GPIO_Init+0x1ce>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4a46      	ldr	r2, [pc, #280]	@ (8000b90 <HAL_GPIO_Init+0x2d0>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d007      	beq.n	8000a8a <HAL_GPIO_Init+0x1ca>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a45      	ldr	r2, [pc, #276]	@ (8000b94 <HAL_GPIO_Init+0x2d4>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d101      	bne.n	8000a86 <HAL_GPIO_Init+0x1c6>
 8000a82:	2304      	movs	r3, #4
 8000a84:	e008      	b.n	8000a98 <HAL_GPIO_Init+0x1d8>
 8000a86:	2305      	movs	r3, #5
 8000a88:	e006      	b.n	8000a98 <HAL_GPIO_Init+0x1d8>
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	e004      	b.n	8000a98 <HAL_GPIO_Init+0x1d8>
 8000a8e:	2302      	movs	r3, #2
 8000a90:	e002      	b.n	8000a98 <HAL_GPIO_Init+0x1d8>
 8000a92:	2301      	movs	r3, #1
 8000a94:	e000      	b.n	8000a98 <HAL_GPIO_Init+0x1d8>
 8000a96:	2300      	movs	r3, #0
 8000a98:	697a      	ldr	r2, [r7, #20]
 8000a9a:	2103      	movs	r1, #3
 8000a9c:	400a      	ands	r2, r1
 8000a9e:	00d2      	lsls	r2, r2, #3
 8000aa0:	4093      	lsls	r3, r2
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000aa8:	4936      	ldr	r1, [pc, #216]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	089b      	lsrs	r3, r3, #2
 8000aae:	3318      	adds	r3, #24
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ab6:	4b33      	ldr	r3, [pc, #204]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	43da      	mvns	r2, r3
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685a      	ldr	r2, [r3, #4]
 8000aca:	2380      	movs	r3, #128	@ 0x80
 8000acc:	035b      	lsls	r3, r3, #13
 8000ace:	4013      	ands	r3, r2
 8000ad0:	d003      	beq.n	8000ada <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ada:	4b2a      	ldr	r3, [pc, #168]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000adc:	693a      	ldr	r2, [r7, #16]
 8000ade:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000ae0:	4b28      	ldr	r3, [pc, #160]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	43da      	mvns	r2, r3
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	4013      	ands	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685a      	ldr	r2, [r3, #4]
 8000af4:	2380      	movs	r3, #128	@ 0x80
 8000af6:	039b      	lsls	r3, r3, #14
 8000af8:	4013      	ands	r3, r2
 8000afa:	d003      	beq.n	8000b04 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b04:	4b1f      	ldr	r3, [pc, #124]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000b0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000b0c:	2384      	movs	r3, #132	@ 0x84
 8000b0e:	58d3      	ldr	r3, [r2, r3]
 8000b10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	43da      	mvns	r2, r3
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685a      	ldr	r2, [r3, #4]
 8000b20:	2380      	movs	r3, #128	@ 0x80
 8000b22:	029b      	lsls	r3, r3, #10
 8000b24:	4013      	ands	r3, r2
 8000b26:	d003      	beq.n	8000b30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b30:	4914      	ldr	r1, [pc, #80]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000b32:	2284      	movs	r2, #132	@ 0x84
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000b38:	4a12      	ldr	r2, [pc, #72]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000b3a:	2380      	movs	r3, #128	@ 0x80
 8000b3c:	58d3      	ldr	r3, [r2, r3]
 8000b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	43da      	mvns	r2, r3
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685a      	ldr	r2, [r3, #4]
 8000b4e:	2380      	movs	r3, #128	@ 0x80
 8000b50:	025b      	lsls	r3, r3, #9
 8000b52:	4013      	ands	r3, r2
 8000b54:	d003      	beq.n	8000b5e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b5e:	4909      	ldr	r1, [pc, #36]	@ (8000b84 <HAL_GPIO_Init+0x2c4>)
 8000b60:	2280      	movs	r2, #128	@ 0x80
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	40da      	lsrs	r2, r3
 8000b74:	1e13      	subs	r3, r2, #0
 8000b76:	d000      	beq.n	8000b7a <HAL_GPIO_Init+0x2ba>
 8000b78:	e6aa      	b.n	80008d0 <HAL_GPIO_Init+0x10>
  }
}
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	46c0      	nop			@ (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b006      	add	sp, #24
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40021800 	.word	0x40021800
 8000b88:	50000400 	.word	0x50000400
 8000b8c:	50000800 	.word	0x50000800
 8000b90:	50000c00 	.word	0x50000c00
 8000b94:	50001000 	.word	0x50001000

08000b98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d101      	bne.n	8000baa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e08f      	b.n	8000cca <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2241      	movs	r2, #65	@ 0x41
 8000bae:	5c9b      	ldrb	r3, [r3, r2]
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d107      	bne.n	8000bc6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2240      	movs	r2, #64	@ 0x40
 8000bba:	2100      	movs	r1, #0
 8000bbc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f7ff fbf7 	bl	80003b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2241      	movs	r2, #65	@ 0x41
 8000bca:	2124      	movs	r1, #36	@ 0x24
 8000bcc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2101      	movs	r1, #1
 8000bda:	438a      	bics	r2, r1
 8000bdc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	685a      	ldr	r2, [r3, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	493b      	ldr	r1, [pc, #236]	@ (8000cd4 <HAL_I2C_Init+0x13c>)
 8000be8:	400a      	ands	r2, r1
 8000bea:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	689a      	ldr	r2, [r3, #8]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4938      	ldr	r1, [pc, #224]	@ (8000cd8 <HAL_I2C_Init+0x140>)
 8000bf8:	400a      	ands	r2, r1
 8000bfa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d108      	bne.n	8000c16 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	689a      	ldr	r2, [r3, #8]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2180      	movs	r1, #128	@ 0x80
 8000c0e:	0209      	lsls	r1, r1, #8
 8000c10:	430a      	orrs	r2, r1
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	e007      	b.n	8000c26 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	689a      	ldr	r2, [r3, #8]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2184      	movs	r1, #132	@ 0x84
 8000c20:	0209      	lsls	r1, r1, #8
 8000c22:	430a      	orrs	r2, r1
 8000c24:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d109      	bne.n	8000c42 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	685a      	ldr	r2, [r3, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2180      	movs	r1, #128	@ 0x80
 8000c3a:	0109      	lsls	r1, r1, #4
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	e007      	b.n	8000c52 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	685a      	ldr	r2, [r3, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4923      	ldr	r1, [pc, #140]	@ (8000cdc <HAL_I2C_Init+0x144>)
 8000c4e:	400a      	ands	r2, r1
 8000c50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	685a      	ldr	r2, [r3, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4920      	ldr	r1, [pc, #128]	@ (8000ce0 <HAL_I2C_Init+0x148>)
 8000c5e:	430a      	orrs	r2, r1
 8000c60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	491a      	ldr	r1, [pc, #104]	@ (8000cd8 <HAL_I2C_Init+0x140>)
 8000c6e:	400a      	ands	r2, r1
 8000c70:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	691a      	ldr	r2, [r3, #16]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	695b      	ldr	r3, [r3, #20]
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	430a      	orrs	r2, r1
 8000c8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69d9      	ldr	r1, [r3, #28]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6a1a      	ldr	r2, [r3, #32]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2241      	movs	r2, #65	@ 0x41
 8000cb6:	2120      	movs	r1, #32
 8000cb8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2242      	movs	r2, #66	@ 0x42
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	0018      	movs	r0, r3
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b002      	add	sp, #8
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	f0ffffff 	.word	0xf0ffffff
 8000cd8:	ffff7fff 	.word	0xffff7fff
 8000cdc:	fffff7ff 	.word	0xfffff7ff
 8000ce0:	02008000 	.word	0x02008000

08000ce4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ce4:	b590      	push	{r4, r7, lr}
 8000ce6:	b089      	sub	sp, #36	@ 0x24
 8000ce8:	af02      	add	r7, sp, #8
 8000cea:	60f8      	str	r0, [r7, #12]
 8000cec:	000c      	movs	r4, r1
 8000cee:	0010      	movs	r0, r2
 8000cf0:	0019      	movs	r1, r3
 8000cf2:	230a      	movs	r3, #10
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	1c22      	adds	r2, r4, #0
 8000cf8:	801a      	strh	r2, [r3, #0]
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	1c02      	adds	r2, r0, #0
 8000d00:	801a      	strh	r2, [r3, #0]
 8000d02:	1dbb      	adds	r3, r7, #6
 8000d04:	1c0a      	adds	r2, r1, #0
 8000d06:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2241      	movs	r2, #65	@ 0x41
 8000d0c:	5c9b      	ldrb	r3, [r3, r2]
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	2b20      	cmp	r3, #32
 8000d12:	d000      	beq.n	8000d16 <HAL_I2C_Mem_Write+0x32>
 8000d14:	e10c      	b.n	8000f30 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d004      	beq.n	8000d26 <HAL_I2C_Mem_Write+0x42>
 8000d1c:	232c      	movs	r3, #44	@ 0x2c
 8000d1e:	18fb      	adds	r3, r7, r3
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d105      	bne.n	8000d32 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	2280      	movs	r2, #128	@ 0x80
 8000d2a:	0092      	lsls	r2, r2, #2
 8000d2c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e0ff      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	2240      	movs	r2, #64	@ 0x40
 8000d36:	5c9b      	ldrb	r3, [r3, r2]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d101      	bne.n	8000d40 <HAL_I2C_Mem_Write+0x5c>
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	e0f8      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	2240      	movs	r2, #64	@ 0x40
 8000d44:	2101      	movs	r1, #1
 8000d46:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000d48:	f7ff fce6 	bl	8000718 <HAL_GetTick>
 8000d4c:	0003      	movs	r3, r0
 8000d4e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000d50:	2380      	movs	r3, #128	@ 0x80
 8000d52:	0219      	lsls	r1, r3, #8
 8000d54:	68f8      	ldr	r0, [r7, #12]
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	2319      	movs	r3, #25
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	f000 fb0b 	bl	8001378 <I2C_WaitOnFlagUntilTimeout>
 8000d62:	1e03      	subs	r3, r0, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e0e3      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	2241      	movs	r2, #65	@ 0x41
 8000d6e:	2121      	movs	r1, #33	@ 0x21
 8000d70:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	2242      	movs	r2, #66	@ 0x42
 8000d76:	2140      	movs	r1, #64	@ 0x40
 8000d78:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d84:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	222c      	movs	r2, #44	@ 0x2c
 8000d8a:	18ba      	adds	r2, r7, r2
 8000d8c:	8812      	ldrh	r2, [r2, #0]
 8000d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	2200      	movs	r2, #0
 8000d94:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d96:	1dbb      	adds	r3, r7, #6
 8000d98:	881c      	ldrh	r4, [r3, #0]
 8000d9a:	2308      	movs	r3, #8
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	881a      	ldrh	r2, [r3, #0]
 8000da0:	230a      	movs	r3, #10
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	8819      	ldrh	r1, [r3, #0]
 8000da6:	68f8      	ldr	r0, [r7, #12]
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	9301      	str	r3, [sp, #4]
 8000dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000dae:	9300      	str	r3, [sp, #0]
 8000db0:	0023      	movs	r3, r4
 8000db2:	f000 f9f9 	bl	80011a8 <I2C_RequestMemoryWrite>
 8000db6:	1e03      	subs	r3, r0, #0
 8000db8:	d005      	beq.n	8000dc6 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	2240      	movs	r2, #64	@ 0x40
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e0b5      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	2bff      	cmp	r3, #255	@ 0xff
 8000dce:	d911      	bls.n	8000df4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	22ff      	movs	r2, #255	@ 0xff
 8000dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	2380      	movs	r3, #128	@ 0x80
 8000dde:	045c      	lsls	r4, r3, #17
 8000de0:	230a      	movs	r3, #10
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	8819      	ldrh	r1, [r3, #0]
 8000de6:	68f8      	ldr	r0, [r7, #12]
 8000de8:	2300      	movs	r3, #0
 8000dea:	9300      	str	r3, [sp, #0]
 8000dec:	0023      	movs	r3, r4
 8000dee:	f000 fc9d 	bl	800172c <I2C_TransferConfig>
 8000df2:	e012      	b.n	8000e1a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	2380      	movs	r3, #128	@ 0x80
 8000e06:	049c      	lsls	r4, r3, #18
 8000e08:	230a      	movs	r3, #10
 8000e0a:	18fb      	adds	r3, r7, r3
 8000e0c:	8819      	ldrh	r1, [r3, #0]
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	2300      	movs	r3, #0
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	0023      	movs	r3, r4
 8000e16:	f000 fc89 	bl	800172c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e1a:	697a      	ldr	r2, [r7, #20]
 8000e1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	0018      	movs	r0, r3
 8000e22:	f000 fb01 	bl	8001428 <I2C_WaitOnTXISFlagUntilTimeout>
 8000e26:	1e03      	subs	r3, r0, #0
 8000e28:	d001      	beq.n	8000e2e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e081      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e32:	781a      	ldrb	r2, [r3, #0]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e3e:	1c5a      	adds	r2, r3, #1
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	b29a      	uxth	r2, r3
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000e56:	3b01      	subs	r3, #1
 8000e58:	b29a      	uxth	r2, r3
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d03a      	beq.n	8000ede <HAL_I2C_Mem_Write+0x1fa>
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d136      	bne.n	8000ede <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000e70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000e72:	68f8      	ldr	r0, [r7, #12]
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	0013      	movs	r3, r2
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2180      	movs	r1, #128	@ 0x80
 8000e7e:	f000 fa7b 	bl	8001378 <I2C_WaitOnFlagUntilTimeout>
 8000e82:	1e03      	subs	r3, r0, #0
 8000e84:	d001      	beq.n	8000e8a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e053      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	2bff      	cmp	r3, #255	@ 0xff
 8000e92:	d911      	bls.n	8000eb8 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	22ff      	movs	r2, #255	@ 0xff
 8000e98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	2380      	movs	r3, #128	@ 0x80
 8000ea2:	045c      	lsls	r4, r3, #17
 8000ea4:	230a      	movs	r3, #10
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	8819      	ldrh	r1, [r3, #0]
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	2300      	movs	r3, #0
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	0023      	movs	r3, r4
 8000eb2:	f000 fc3b 	bl	800172c <I2C_TransferConfig>
 8000eb6:	e012      	b.n	8000ede <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000ebc:	b29a      	uxth	r2, r3
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	2380      	movs	r3, #128	@ 0x80
 8000eca:	049c      	lsls	r4, r3, #18
 8000ecc:	230a      	movs	r3, #10
 8000ece:	18fb      	adds	r3, r7, r3
 8000ed0:	8819      	ldrh	r1, [r3, #0]
 8000ed2:	68f8      	ldr	r0, [r7, #12]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	0023      	movs	r3, r4
 8000eda:	f000 fc27 	bl	800172c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d198      	bne.n	8000e1a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ee8:	697a      	ldr	r2, [r7, #20]
 8000eea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f000 fae0 	bl	80014b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000ef4:	1e03      	subs	r3, r0, #0
 8000ef6:	d001      	beq.n	8000efc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e01a      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2220      	movs	r2, #32
 8000f02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	490b      	ldr	r1, [pc, #44]	@ (8000f3c <HAL_I2C_Mem_Write+0x258>)
 8000f10:	400a      	ands	r2, r1
 8000f12:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2241      	movs	r2, #65	@ 0x41
 8000f18:	2120      	movs	r1, #32
 8000f1a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	2242      	movs	r2, #66	@ 0x42
 8000f20:	2100      	movs	r1, #0
 8000f22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2240      	movs	r2, #64	@ 0x40
 8000f28:	2100      	movs	r1, #0
 8000f2a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e000      	b.n	8000f32 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8000f30:	2302      	movs	r3, #2
  }
}
 8000f32:	0018      	movs	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b007      	add	sp, #28
 8000f38:	bd90      	pop	{r4, r7, pc}
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	fe00e800 	.word	0xfe00e800

08000f40 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000f40:	b590      	push	{r4, r7, lr}
 8000f42:	b089      	sub	sp, #36	@ 0x24
 8000f44:	af02      	add	r7, sp, #8
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	000c      	movs	r4, r1
 8000f4a:	0010      	movs	r0, r2
 8000f4c:	0019      	movs	r1, r3
 8000f4e:	230a      	movs	r3, #10
 8000f50:	18fb      	adds	r3, r7, r3
 8000f52:	1c22      	adds	r2, r4, #0
 8000f54:	801a      	strh	r2, [r3, #0]
 8000f56:	2308      	movs	r3, #8
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	1c02      	adds	r2, r0, #0
 8000f5c:	801a      	strh	r2, [r3, #0]
 8000f5e:	1dbb      	adds	r3, r7, #6
 8000f60:	1c0a      	adds	r2, r1, #0
 8000f62:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2241      	movs	r2, #65	@ 0x41
 8000f68:	5c9b      	ldrb	r3, [r3, r2]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b20      	cmp	r3, #32
 8000f6e:	d000      	beq.n	8000f72 <HAL_I2C_Mem_Read+0x32>
 8000f70:	e110      	b.n	8001194 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8000f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d004      	beq.n	8000f82 <HAL_I2C_Mem_Read+0x42>
 8000f78:	232c      	movs	r3, #44	@ 0x2c
 8000f7a:	18fb      	adds	r3, r7, r3
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d105      	bne.n	8000f8e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	2280      	movs	r2, #128	@ 0x80
 8000f86:	0092      	lsls	r2, r2, #2
 8000f88:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e103      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2240      	movs	r2, #64	@ 0x40
 8000f92:	5c9b      	ldrb	r3, [r3, r2]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d101      	bne.n	8000f9c <HAL_I2C_Mem_Read+0x5c>
 8000f98:	2302      	movs	r3, #2
 8000f9a:	e0fc      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	2240      	movs	r2, #64	@ 0x40
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000fa4:	f7ff fbb8 	bl	8000718 <HAL_GetTick>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000fac:	2380      	movs	r3, #128	@ 0x80
 8000fae:	0219      	lsls	r1, r3, #8
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2319      	movs	r3, #25
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f000 f9dd 	bl	8001378 <I2C_WaitOnFlagUntilTimeout>
 8000fbe:	1e03      	subs	r3, r0, #0
 8000fc0:	d001      	beq.n	8000fc6 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e0e7      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	2241      	movs	r2, #65	@ 0x41
 8000fca:	2122      	movs	r1, #34	@ 0x22
 8000fcc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	2242      	movs	r2, #66	@ 0x42
 8000fd2:	2140      	movs	r1, #64	@ 0x40
 8000fd4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fe0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	222c      	movs	r2, #44	@ 0x2c
 8000fe6:	18ba      	adds	r2, r7, r2
 8000fe8:	8812      	ldrh	r2, [r2, #0]
 8000fea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000ff2:	1dbb      	adds	r3, r7, #6
 8000ff4:	881c      	ldrh	r4, [r3, #0]
 8000ff6:	2308      	movs	r3, #8
 8000ff8:	18fb      	adds	r3, r7, r3
 8000ffa:	881a      	ldrh	r2, [r3, #0]
 8000ffc:	230a      	movs	r3, #10
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	8819      	ldrh	r1, [r3, #0]
 8001002:	68f8      	ldr	r0, [r7, #12]
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	9301      	str	r3, [sp, #4]
 8001008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	0023      	movs	r3, r4
 800100e:	f000 f92f 	bl	8001270 <I2C_RequestMemoryRead>
 8001012:	1e03      	subs	r3, r0, #0
 8001014:	d005      	beq.n	8001022 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2240      	movs	r2, #64	@ 0x40
 800101a:	2100      	movs	r1, #0
 800101c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e0b9      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001026:	b29b      	uxth	r3, r3
 8001028:	2bff      	cmp	r3, #255	@ 0xff
 800102a:	d911      	bls.n	8001050 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	22ff      	movs	r2, #255	@ 0xff
 8001030:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001036:	b2da      	uxtb	r2, r3
 8001038:	2380      	movs	r3, #128	@ 0x80
 800103a:	045c      	lsls	r4, r3, #17
 800103c:	230a      	movs	r3, #10
 800103e:	18fb      	adds	r3, r7, r3
 8001040:	8819      	ldrh	r1, [r3, #0]
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	4b56      	ldr	r3, [pc, #344]	@ (80011a0 <HAL_I2C_Mem_Read+0x260>)
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	0023      	movs	r3, r4
 800104a:	f000 fb6f 	bl	800172c <I2C_TransferConfig>
 800104e:	e012      	b.n	8001076 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001054:	b29a      	uxth	r2, r3
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800105e:	b2da      	uxtb	r2, r3
 8001060:	2380      	movs	r3, #128	@ 0x80
 8001062:	049c      	lsls	r4, r3, #18
 8001064:	230a      	movs	r3, #10
 8001066:	18fb      	adds	r3, r7, r3
 8001068:	8819      	ldrh	r1, [r3, #0]
 800106a:	68f8      	ldr	r0, [r7, #12]
 800106c:	4b4c      	ldr	r3, [pc, #304]	@ (80011a0 <HAL_I2C_Mem_Read+0x260>)
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	0023      	movs	r3, r4
 8001072:	f000 fb5b 	bl	800172c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001078:	68f8      	ldr	r0, [r7, #12]
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	0013      	movs	r3, r2
 8001080:	2200      	movs	r2, #0
 8001082:	2104      	movs	r1, #4
 8001084:	f000 f978 	bl	8001378 <I2C_WaitOnFlagUntilTimeout>
 8001088:	1e03      	subs	r3, r0, #0
 800108a:	d001      	beq.n	8001090 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e082      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80010ac:	3b01      	subs	r3, #1
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	3b01      	subs	r3, #1
 80010bc:	b29a      	uxth	r2, r3
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d03a      	beq.n	8001142 <HAL_I2C_Mem_Read+0x202>
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d136      	bne.n	8001142 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80010d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	0013      	movs	r3, r2
 80010de:	2200      	movs	r2, #0
 80010e0:	2180      	movs	r1, #128	@ 0x80
 80010e2:	f000 f949 	bl	8001378 <I2C_WaitOnFlagUntilTimeout>
 80010e6:	1e03      	subs	r3, r0, #0
 80010e8:	d001      	beq.n	80010ee <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e053      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	2bff      	cmp	r3, #255	@ 0xff
 80010f6:	d911      	bls.n	800111c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	22ff      	movs	r2, #255	@ 0xff
 80010fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001102:	b2da      	uxtb	r2, r3
 8001104:	2380      	movs	r3, #128	@ 0x80
 8001106:	045c      	lsls	r4, r3, #17
 8001108:	230a      	movs	r3, #10
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	8819      	ldrh	r1, [r3, #0]
 800110e:	68f8      	ldr	r0, [r7, #12]
 8001110:	2300      	movs	r3, #0
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	0023      	movs	r3, r4
 8001116:	f000 fb09 	bl	800172c <I2C_TransferConfig>
 800111a:	e012      	b.n	8001142 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001120:	b29a      	uxth	r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800112a:	b2da      	uxtb	r2, r3
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	049c      	lsls	r4, r3, #18
 8001130:	230a      	movs	r3, #10
 8001132:	18fb      	adds	r3, r7, r3
 8001134:	8819      	ldrh	r1, [r3, #0]
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	2300      	movs	r3, #0
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	0023      	movs	r3, r4
 800113e:	f000 faf5 	bl	800172c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001146:	b29b      	uxth	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	d194      	bne.n	8001076 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800114c:	697a      	ldr	r2, [r7, #20]
 800114e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	0018      	movs	r0, r3
 8001154:	f000 f9ae 	bl	80014b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001158:	1e03      	subs	r3, r0, #0
 800115a:	d001      	beq.n	8001160 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800115c:	2301      	movs	r3, #1
 800115e:	e01a      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2220      	movs	r2, #32
 8001166:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	490c      	ldr	r1, [pc, #48]	@ (80011a4 <HAL_I2C_Mem_Read+0x264>)
 8001174:	400a      	ands	r2, r1
 8001176:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2241      	movs	r2, #65	@ 0x41
 800117c:	2120      	movs	r1, #32
 800117e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2242      	movs	r2, #66	@ 0x42
 8001184:	2100      	movs	r1, #0
 8001186:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	2240      	movs	r2, #64	@ 0x40
 800118c:	2100      	movs	r1, #0
 800118e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001190:	2300      	movs	r3, #0
 8001192:	e000      	b.n	8001196 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001194:	2302      	movs	r3, #2
  }
}
 8001196:	0018      	movs	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	b007      	add	sp, #28
 800119c:	bd90      	pop	{r4, r7, pc}
 800119e:	46c0      	nop			@ (mov r8, r8)
 80011a0:	80002400 	.word	0x80002400
 80011a4:	fe00e800 	.word	0xfe00e800

080011a8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80011a8:	b5b0      	push	{r4, r5, r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	000c      	movs	r4, r1
 80011b2:	0010      	movs	r0, r2
 80011b4:	0019      	movs	r1, r3
 80011b6:	250a      	movs	r5, #10
 80011b8:	197b      	adds	r3, r7, r5
 80011ba:	1c22      	adds	r2, r4, #0
 80011bc:	801a      	strh	r2, [r3, #0]
 80011be:	2308      	movs	r3, #8
 80011c0:	18fb      	adds	r3, r7, r3
 80011c2:	1c02      	adds	r2, r0, #0
 80011c4:	801a      	strh	r2, [r3, #0]
 80011c6:	1dbb      	adds	r3, r7, #6
 80011c8:	1c0a      	adds	r2, r1, #0
 80011ca:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80011cc:	1dbb      	adds	r3, r7, #6
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	2380      	movs	r3, #128	@ 0x80
 80011d4:	045c      	lsls	r4, r3, #17
 80011d6:	197b      	adds	r3, r7, r5
 80011d8:	8819      	ldrh	r1, [r3, #0]
 80011da:	68f8      	ldr	r0, [r7, #12]
 80011dc:	4b23      	ldr	r3, [pc, #140]	@ (800126c <I2C_RequestMemoryWrite+0xc4>)
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	0023      	movs	r3, r4
 80011e2:	f000 faa3 	bl	800172c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80011e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011e8:	6a39      	ldr	r1, [r7, #32]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	0018      	movs	r0, r3
 80011ee:	f000 f91b 	bl	8001428 <I2C_WaitOnTXISFlagUntilTimeout>
 80011f2:	1e03      	subs	r3, r0, #0
 80011f4:	d001      	beq.n	80011fa <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e033      	b.n	8001262 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80011fa:	1dbb      	adds	r3, r7, #6
 80011fc:	881b      	ldrh	r3, [r3, #0]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d107      	bne.n	8001212 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001202:	2308      	movs	r3, #8
 8001204:	18fb      	adds	r3, r7, r3
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001210:	e019      	b.n	8001246 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001212:	2308      	movs	r3, #8
 8001214:	18fb      	adds	r3, r7, r3
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	0a1b      	lsrs	r3, r3, #8
 800121a:	b29b      	uxth	r3, r3
 800121c:	b2da      	uxtb	r2, r3
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001224:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001226:	6a39      	ldr	r1, [r7, #32]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	0018      	movs	r0, r3
 800122c:	f000 f8fc 	bl	8001428 <I2C_WaitOnTXISFlagUntilTimeout>
 8001230:	1e03      	subs	r3, r0, #0
 8001232:	d001      	beq.n	8001238 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e014      	b.n	8001262 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001238:	2308      	movs	r3, #8
 800123a:	18fb      	adds	r3, r7, r3
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	b2da      	uxtb	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001246:	6a3a      	ldr	r2, [r7, #32]
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	0013      	movs	r3, r2
 8001250:	2200      	movs	r2, #0
 8001252:	2180      	movs	r1, #128	@ 0x80
 8001254:	f000 f890 	bl	8001378 <I2C_WaitOnFlagUntilTimeout>
 8001258:	1e03      	subs	r3, r0, #0
 800125a:	d001      	beq.n	8001260 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e000      	b.n	8001262 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001260:	2300      	movs	r3, #0
}
 8001262:	0018      	movs	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	b004      	add	sp, #16
 8001268:	bdb0      	pop	{r4, r5, r7, pc}
 800126a:	46c0      	nop			@ (mov r8, r8)
 800126c:	80002000 	.word	0x80002000

08001270 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001270:	b5b0      	push	{r4, r5, r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af02      	add	r7, sp, #8
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	000c      	movs	r4, r1
 800127a:	0010      	movs	r0, r2
 800127c:	0019      	movs	r1, r3
 800127e:	250a      	movs	r5, #10
 8001280:	197b      	adds	r3, r7, r5
 8001282:	1c22      	adds	r2, r4, #0
 8001284:	801a      	strh	r2, [r3, #0]
 8001286:	2308      	movs	r3, #8
 8001288:	18fb      	adds	r3, r7, r3
 800128a:	1c02      	adds	r2, r0, #0
 800128c:	801a      	strh	r2, [r3, #0]
 800128e:	1dbb      	adds	r3, r7, #6
 8001290:	1c0a      	adds	r2, r1, #0
 8001292:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001294:	1dbb      	adds	r3, r7, #6
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	b2da      	uxtb	r2, r3
 800129a:	197b      	adds	r3, r7, r5
 800129c:	8819      	ldrh	r1, [r3, #0]
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <I2C_RequestMemoryRead+0xc0>)
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2300      	movs	r3, #0
 80012a6:	f000 fa41 	bl	800172c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ac:	6a39      	ldr	r1, [r7, #32]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	0018      	movs	r0, r3
 80012b2:	f000 f8b9 	bl	8001428 <I2C_WaitOnTXISFlagUntilTimeout>
 80012b6:	1e03      	subs	r3, r0, #0
 80012b8:	d001      	beq.n	80012be <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e033      	b.n	8001326 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80012be:	1dbb      	adds	r3, r7, #6
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d107      	bne.n	80012d6 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80012c6:	2308      	movs	r3, #8
 80012c8:	18fb      	adds	r3, r7, r3
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80012d4:	e019      	b.n	800130a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80012d6:	2308      	movs	r3, #8
 80012d8:	18fb      	adds	r3, r7, r3
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	0a1b      	lsrs	r3, r3, #8
 80012de:	b29b      	uxth	r3, r3
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ea:	6a39      	ldr	r1, [r7, #32]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	0018      	movs	r0, r3
 80012f0:	f000 f89a 	bl	8001428 <I2C_WaitOnTXISFlagUntilTimeout>
 80012f4:	1e03      	subs	r3, r0, #0
 80012f6:	d001      	beq.n	80012fc <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e014      	b.n	8001326 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80012fc:	2308      	movs	r3, #8
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	b2da      	uxtb	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800130a:	6a3a      	ldr	r2, [r7, #32]
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	0013      	movs	r3, r2
 8001314:	2200      	movs	r2, #0
 8001316:	2140      	movs	r1, #64	@ 0x40
 8001318:	f000 f82e 	bl	8001378 <I2C_WaitOnFlagUntilTimeout>
 800131c:	1e03      	subs	r3, r0, #0
 800131e:	d001      	beq.n	8001324 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001324:	2300      	movs	r3, #0
}
 8001326:	0018      	movs	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	b004      	add	sp, #16
 800132c:	bdb0      	pop	{r4, r5, r7, pc}
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	80002000 	.word	0x80002000

08001334 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	2202      	movs	r2, #2
 8001344:	4013      	ands	r3, r2
 8001346:	2b02      	cmp	r3, #2
 8001348:	d103      	bne.n	8001352 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2200      	movs	r2, #0
 8001350:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	2201      	movs	r2, #1
 800135a:	4013      	ands	r3, r2
 800135c:	2b01      	cmp	r3, #1
 800135e:	d007      	beq.n	8001370 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	699a      	ldr	r2, [r3, #24]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2101      	movs	r1, #1
 800136c:	430a      	orrs	r2, r1
 800136e:	619a      	str	r2, [r3, #24]
  }
}
 8001370:	46c0      	nop			@ (mov r8, r8)
 8001372:	46bd      	mov	sp, r7
 8001374:	b002      	add	sp, #8
 8001376:	bd80      	pop	{r7, pc}

08001378 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	1dfb      	adds	r3, r7, #7
 8001386:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001388:	e03a      	b.n	8001400 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	6839      	ldr	r1, [r7, #0]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	0018      	movs	r0, r3
 8001392:	f000 f8d3 	bl	800153c <I2C_IsErrorOccurred>
 8001396:	1e03      	subs	r3, r0, #0
 8001398:	d001      	beq.n	800139e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e040      	b.n	8001420 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	3301      	adds	r3, #1
 80013a2:	d02d      	beq.n	8001400 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013a4:	f7ff f9b8 	bl	8000718 <HAL_GetTick>
 80013a8:	0002      	movs	r2, r0
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d302      	bcc.n	80013ba <I2C_WaitOnFlagUntilTimeout+0x42>
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d122      	bne.n	8001400 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	68ba      	ldr	r2, [r7, #8]
 80013c2:	4013      	ands	r3, r2
 80013c4:	68ba      	ldr	r2, [r7, #8]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	425a      	negs	r2, r3
 80013ca:	4153      	adcs	r3, r2
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	001a      	movs	r2, r3
 80013d0:	1dfb      	adds	r3, r7, #7
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d113      	bne.n	8001400 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013dc:	2220      	movs	r2, #32
 80013de:	431a      	orrs	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2241      	movs	r2, #65	@ 0x41
 80013e8:	2120      	movs	r1, #32
 80013ea:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	2242      	movs	r2, #66	@ 0x42
 80013f0:	2100      	movs	r1, #0
 80013f2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2240      	movs	r2, #64	@ 0x40
 80013f8:	2100      	movs	r1, #0
 80013fa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e00f      	b.n	8001420 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	4013      	ands	r3, r2
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	425a      	negs	r2, r3
 8001410:	4153      	adcs	r3, r2
 8001412:	b2db      	uxtb	r3, r3
 8001414:	001a      	movs	r2, r3
 8001416:	1dfb      	adds	r3, r7, #7
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	429a      	cmp	r2, r3
 800141c:	d0b5      	beq.n	800138a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800141e:	2300      	movs	r3, #0
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	b004      	add	sp, #16
 8001426:	bd80      	pop	{r7, pc}

08001428 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001434:	e032      	b.n	800149c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	68b9      	ldr	r1, [r7, #8]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	0018      	movs	r0, r3
 800143e:	f000 f87d 	bl	800153c <I2C_IsErrorOccurred>
 8001442:	1e03      	subs	r3, r0, #0
 8001444:	d001      	beq.n	800144a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e030      	b.n	80014ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	3301      	adds	r3, #1
 800144e:	d025      	beq.n	800149c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001450:	f7ff f962 	bl	8000718 <HAL_GetTick>
 8001454:	0002      	movs	r2, r0
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	429a      	cmp	r2, r3
 800145e:	d302      	bcc.n	8001466 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d11a      	bne.n	800149c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	2202      	movs	r2, #2
 800146e:	4013      	ands	r3, r2
 8001470:	2b02      	cmp	r3, #2
 8001472:	d013      	beq.n	800149c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001478:	2220      	movs	r2, #32
 800147a:	431a      	orrs	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2241      	movs	r2, #65	@ 0x41
 8001484:	2120      	movs	r1, #32
 8001486:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2242      	movs	r2, #66	@ 0x42
 800148c:	2100      	movs	r1, #0
 800148e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2240      	movs	r2, #64	@ 0x40
 8001494:	2100      	movs	r1, #0
 8001496:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e007      	b.n	80014ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	699b      	ldr	r3, [r3, #24]
 80014a2:	2202      	movs	r2, #2
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d1c5      	bne.n	8001436 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	0018      	movs	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	b004      	add	sp, #16
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80014c0:	e02f      	b.n	8001522 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	68b9      	ldr	r1, [r7, #8]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	0018      	movs	r0, r3
 80014ca:	f000 f837 	bl	800153c <I2C_IsErrorOccurred>
 80014ce:	1e03      	subs	r3, r0, #0
 80014d0:	d001      	beq.n	80014d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e02d      	b.n	8001532 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014d6:	f7ff f91f 	bl	8000718 <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d302      	bcc.n	80014ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d11a      	bne.n	8001522 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	2220      	movs	r2, #32
 80014f4:	4013      	ands	r3, r2
 80014f6:	2b20      	cmp	r3, #32
 80014f8:	d013      	beq.n	8001522 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fe:	2220      	movs	r2, #32
 8001500:	431a      	orrs	r2, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2241      	movs	r2, #65	@ 0x41
 800150a:	2120      	movs	r1, #32
 800150c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2242      	movs	r2, #66	@ 0x42
 8001512:	2100      	movs	r1, #0
 8001514:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2240      	movs	r2, #64	@ 0x40
 800151a:	2100      	movs	r1, #0
 800151c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e007      	b.n	8001532 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	2220      	movs	r2, #32
 800152a:	4013      	ands	r3, r2
 800152c:	2b20      	cmp	r3, #32
 800152e:	d1c8      	bne.n	80014c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	0018      	movs	r0, r3
 8001534:	46bd      	mov	sp, r7
 8001536:	b004      	add	sp, #16
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	@ 0x28
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001548:	2327      	movs	r3, #39	@ 0x27
 800154a:	18fb      	adds	r3, r7, r3
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	2210      	movs	r2, #16
 8001564:	4013      	ands	r3, r2
 8001566:	d100      	bne.n	800156a <I2C_IsErrorOccurred+0x2e>
 8001568:	e079      	b.n	800165e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2210      	movs	r2, #16
 8001570:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001572:	e057      	b.n	8001624 <I2C_IsErrorOccurred+0xe8>
 8001574:	2227      	movs	r2, #39	@ 0x27
 8001576:	18bb      	adds	r3, r7, r2
 8001578:	18ba      	adds	r2, r7, r2
 800157a:	7812      	ldrb	r2, [r2, #0]
 800157c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	3301      	adds	r3, #1
 8001582:	d04f      	beq.n	8001624 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001584:	f7ff f8c8 	bl	8000718 <HAL_GetTick>
 8001588:	0002      	movs	r2, r0
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	429a      	cmp	r2, r3
 8001592:	d302      	bcc.n	800159a <I2C_IsErrorOccurred+0x5e>
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d144      	bne.n	8001624 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	2380      	movs	r3, #128	@ 0x80
 80015a2:	01db      	lsls	r3, r3, #7
 80015a4:	4013      	ands	r3, r2
 80015a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80015a8:	2013      	movs	r0, #19
 80015aa:	183b      	adds	r3, r7, r0
 80015ac:	68fa      	ldr	r2, [r7, #12]
 80015ae:	2142      	movs	r1, #66	@ 0x42
 80015b0:	5c52      	ldrb	r2, [r2, r1]
 80015b2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	699a      	ldr	r2, [r3, #24]
 80015ba:	2380      	movs	r3, #128	@ 0x80
 80015bc:	021b      	lsls	r3, r3, #8
 80015be:	401a      	ands	r2, r3
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d126      	bne.n	8001616 <I2C_IsErrorOccurred+0xda>
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	2380      	movs	r3, #128	@ 0x80
 80015cc:	01db      	lsls	r3, r3, #7
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d021      	beq.n	8001616 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80015d2:	183b      	adds	r3, r7, r0
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b20      	cmp	r3, #32
 80015d8:	d01d      	beq.n	8001616 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	685a      	ldr	r2, [r3, #4]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2180      	movs	r1, #128	@ 0x80
 80015e6:	01c9      	lsls	r1, r1, #7
 80015e8:	430a      	orrs	r2, r1
 80015ea:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80015ec:	f7ff f894 	bl	8000718 <HAL_GetTick>
 80015f0:	0003      	movs	r3, r0
 80015f2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80015f4:	e00f      	b.n	8001616 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80015f6:	f7ff f88f 	bl	8000718 <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b19      	cmp	r3, #25
 8001602:	d908      	bls.n	8001616 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001604:	6a3b      	ldr	r3, [r7, #32]
 8001606:	2220      	movs	r2, #32
 8001608:	4313      	orrs	r3, r2
 800160a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800160c:	2327      	movs	r3, #39	@ 0x27
 800160e:	18fb      	adds	r3, r7, r3
 8001610:	2201      	movs	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]

              break;
 8001614:	e006      	b.n	8001624 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	2220      	movs	r2, #32
 800161e:	4013      	ands	r3, r2
 8001620:	2b20      	cmp	r3, #32
 8001622:	d1e8      	bne.n	80015f6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2220      	movs	r2, #32
 800162c:	4013      	ands	r3, r2
 800162e:	2b20      	cmp	r3, #32
 8001630:	d004      	beq.n	800163c <I2C_IsErrorOccurred+0x100>
 8001632:	2327      	movs	r3, #39	@ 0x27
 8001634:	18fb      	adds	r3, r7, r3
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d09b      	beq.n	8001574 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800163c:	2327      	movs	r3, #39	@ 0x27
 800163e:	18fb      	adds	r3, r7, r3
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d103      	bne.n	800164e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2220      	movs	r2, #32
 800164c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	2204      	movs	r2, #4
 8001652:	4313      	orrs	r3, r2
 8001654:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001656:	2327      	movs	r3, #39	@ 0x27
 8001658:	18fb      	adds	r3, r7, r3
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	2380      	movs	r3, #128	@ 0x80
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4013      	ands	r3, r2
 800166e:	d00c      	beq.n	800168a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001670:	6a3b      	ldr	r3, [r7, #32]
 8001672:	2201      	movs	r2, #1
 8001674:	4313      	orrs	r3, r2
 8001676:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2280      	movs	r2, #128	@ 0x80
 800167e:	0052      	lsls	r2, r2, #1
 8001680:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001682:	2327      	movs	r3, #39	@ 0x27
 8001684:	18fb      	adds	r3, r7, r3
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	4013      	ands	r3, r2
 8001692:	d00c      	beq.n	80016ae <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001694:	6a3b      	ldr	r3, [r7, #32]
 8001696:	2208      	movs	r2, #8
 8001698:	4313      	orrs	r3, r2
 800169a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2280      	movs	r2, #128	@ 0x80
 80016a2:	00d2      	lsls	r2, r2, #3
 80016a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80016a6:	2327      	movs	r3, #39	@ 0x27
 80016a8:	18fb      	adds	r3, r7, r3
 80016aa:	2201      	movs	r2, #1
 80016ac:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	2380      	movs	r3, #128	@ 0x80
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	4013      	ands	r3, r2
 80016b6:	d00c      	beq.n	80016d2 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80016b8:	6a3b      	ldr	r3, [r7, #32]
 80016ba:	2202      	movs	r2, #2
 80016bc:	4313      	orrs	r3, r2
 80016be:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2280      	movs	r2, #128	@ 0x80
 80016c6:	0092      	lsls	r2, r2, #2
 80016c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80016ca:	2327      	movs	r3, #39	@ 0x27
 80016cc:	18fb      	adds	r3, r7, r3
 80016ce:	2201      	movs	r2, #1
 80016d0:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80016d2:	2327      	movs	r3, #39	@ 0x27
 80016d4:	18fb      	adds	r3, r7, r3
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d01d      	beq.n	8001718 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	0018      	movs	r0, r3
 80016e0:	f7ff fe28 	bl	8001334 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	490e      	ldr	r1, [pc, #56]	@ (8001728 <I2C_IsErrorOccurred+0x1ec>)
 80016f0:	400a      	ands	r2, r1
 80016f2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016f8:	6a3b      	ldr	r3, [r7, #32]
 80016fa:	431a      	orrs	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2241      	movs	r2, #65	@ 0x41
 8001704:	2120      	movs	r1, #32
 8001706:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2242      	movs	r2, #66	@ 0x42
 800170c:	2100      	movs	r1, #0
 800170e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2240      	movs	r2, #64	@ 0x40
 8001714:	2100      	movs	r1, #0
 8001716:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001718:	2327      	movs	r3, #39	@ 0x27
 800171a:	18fb      	adds	r3, r7, r3
 800171c:	781b      	ldrb	r3, [r3, #0]
}
 800171e:	0018      	movs	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	b00a      	add	sp, #40	@ 0x28
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			@ (mov r8, r8)
 8001728:	fe00e800 	.word	0xfe00e800

0800172c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800172c:	b590      	push	{r4, r7, lr}
 800172e:	b087      	sub	sp, #28
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	0008      	movs	r0, r1
 8001736:	0011      	movs	r1, r2
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	240a      	movs	r4, #10
 800173c:	193b      	adds	r3, r7, r4
 800173e:	1c02      	adds	r2, r0, #0
 8001740:	801a      	strh	r2, [r3, #0]
 8001742:	2009      	movs	r0, #9
 8001744:	183b      	adds	r3, r7, r0
 8001746:	1c0a      	adds	r2, r1, #0
 8001748:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800174a:	193b      	adds	r3, r7, r4
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	059b      	lsls	r3, r3, #22
 8001750:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001752:	183b      	adds	r3, r7, r0
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	0419      	lsls	r1, r3, #16
 8001758:	23ff      	movs	r3, #255	@ 0xff
 800175a:	041b      	lsls	r3, r3, #16
 800175c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800175e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001766:	4313      	orrs	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	085b      	lsrs	r3, r3, #1
 800176c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001776:	0d51      	lsrs	r1, r2, #21
 8001778:	2280      	movs	r2, #128	@ 0x80
 800177a:	00d2      	lsls	r2, r2, #3
 800177c:	400a      	ands	r2, r1
 800177e:	4907      	ldr	r1, [pc, #28]	@ (800179c <I2C_TransferConfig+0x70>)
 8001780:	430a      	orrs	r2, r1
 8001782:	43d2      	mvns	r2, r2
 8001784:	401a      	ands	r2, r3
 8001786:	0011      	movs	r1, r2
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	430a      	orrs	r2, r1
 8001790:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001792:	46c0      	nop			@ (mov r8, r8)
 8001794:	46bd      	mov	sp, r7
 8001796:	b007      	add	sp, #28
 8001798:	bd90      	pop	{r4, r7, pc}
 800179a:	46c0      	nop			@ (mov r8, r8)
 800179c:	03ff63ff 	.word	0x03ff63ff

080017a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2241      	movs	r2, #65	@ 0x41
 80017ae:	5c9b      	ldrb	r3, [r3, r2]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b20      	cmp	r3, #32
 80017b4:	d138      	bne.n	8001828 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2240      	movs	r2, #64	@ 0x40
 80017ba:	5c9b      	ldrb	r3, [r3, r2]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d101      	bne.n	80017c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80017c0:	2302      	movs	r3, #2
 80017c2:	e032      	b.n	800182a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2240      	movs	r2, #64	@ 0x40
 80017c8:	2101      	movs	r1, #1
 80017ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2241      	movs	r2, #65	@ 0x41
 80017d0:	2124      	movs	r1, #36	@ 0x24
 80017d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2101      	movs	r1, #1
 80017e0:	438a      	bics	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4911      	ldr	r1, [pc, #68]	@ (8001834 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80017f0:	400a      	ands	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6819      	ldr	r1, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2101      	movs	r1, #1
 8001810:	430a      	orrs	r2, r1
 8001812:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2241      	movs	r2, #65	@ 0x41
 8001818:	2120      	movs	r1, #32
 800181a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2240      	movs	r2, #64	@ 0x40
 8001820:	2100      	movs	r1, #0
 8001822:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001824:	2300      	movs	r3, #0
 8001826:	e000      	b.n	800182a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001828:	2302      	movs	r3, #2
  }
}
 800182a:	0018      	movs	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	b002      	add	sp, #8
 8001830:	bd80      	pop	{r7, pc}
 8001832:	46c0      	nop			@ (mov r8, r8)
 8001834:	ffffefff 	.word	0xffffefff

08001838 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2241      	movs	r2, #65	@ 0x41
 8001846:	5c9b      	ldrb	r3, [r3, r2]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b20      	cmp	r3, #32
 800184c:	d139      	bne.n	80018c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2240      	movs	r2, #64	@ 0x40
 8001852:	5c9b      	ldrb	r3, [r3, r2]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d101      	bne.n	800185c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001858:	2302      	movs	r3, #2
 800185a:	e033      	b.n	80018c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2240      	movs	r2, #64	@ 0x40
 8001860:	2101      	movs	r1, #1
 8001862:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2241      	movs	r2, #65	@ 0x41
 8001868:	2124      	movs	r1, #36	@ 0x24
 800186a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2101      	movs	r1, #1
 8001878:	438a      	bics	r2, r1
 800187a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	4a11      	ldr	r2, [pc, #68]	@ (80018cc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001888:	4013      	ands	r3, r2
 800188a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	021b      	lsls	r3, r3, #8
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	4313      	orrs	r3, r2
 8001894:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	68fa      	ldr	r2, [r7, #12]
 800189c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2101      	movs	r1, #1
 80018aa:	430a      	orrs	r2, r1
 80018ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2241      	movs	r2, #65	@ 0x41
 80018b2:	2120      	movs	r1, #32
 80018b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2240      	movs	r2, #64	@ 0x40
 80018ba:	2100      	movs	r1, #0
 80018bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80018be:	2300      	movs	r3, #0
 80018c0:	e000      	b.n	80018c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80018c2:	2302      	movs	r3, #2
  }
}
 80018c4:	0018      	movs	r0, r3
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b004      	add	sp, #16
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	fffff0ff 	.word	0xfffff0ff

080018d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80018d8:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a19      	ldr	r2, [pc, #100]	@ (8001944 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80018de:	4013      	ands	r3, r2
 80018e0:	0019      	movs	r1, r3
 80018e2:	4b17      	ldr	r3, [pc, #92]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	430a      	orrs	r2, r1
 80018e8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	2380      	movs	r3, #128	@ 0x80
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d11f      	bne.n	8001934 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80018f4:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	0013      	movs	r3, r2
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	189b      	adds	r3, r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4912      	ldr	r1, [pc, #72]	@ (800194c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001902:	0018      	movs	r0, r3
 8001904:	f7fe fbfe 	bl	8000104 <__udivsi3>
 8001908:	0003      	movs	r3, r0
 800190a:	3301      	adds	r3, #1
 800190c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800190e:	e008      	b.n	8001922 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	3b01      	subs	r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	e001      	b.n	8001922 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e009      	b.n	8001936 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001922:	4b07      	ldr	r3, [pc, #28]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001924:	695a      	ldr	r2, [r3, #20]
 8001926:	2380      	movs	r3, #128	@ 0x80
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	401a      	ands	r2, r3
 800192c:	2380      	movs	r3, #128	@ 0x80
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	429a      	cmp	r2, r3
 8001932:	d0ed      	beq.n	8001910 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	0018      	movs	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	b004      	add	sp, #16
 800193c:	bd80      	pop	{r7, pc}
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	40007000 	.word	0x40007000
 8001944:	fffff9ff 	.word	0xfffff9ff
 8001948:	20000000 	.word	0x20000000
 800194c:	000f4240 	.word	0x000f4240

08001950 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d102      	bne.n	8001964 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	f000 fb50 	bl	8002004 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2201      	movs	r2, #1
 800196a:	4013      	ands	r3, r2
 800196c:	d100      	bne.n	8001970 <HAL_RCC_OscConfig+0x20>
 800196e:	e07c      	b.n	8001a6a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001970:	4bc3      	ldr	r3, [pc, #780]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2238      	movs	r2, #56	@ 0x38
 8001976:	4013      	ands	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800197a:	4bc1      	ldr	r3, [pc, #772]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	2203      	movs	r2, #3
 8001980:	4013      	ands	r3, r2
 8001982:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	2b10      	cmp	r3, #16
 8001988:	d102      	bne.n	8001990 <HAL_RCC_OscConfig+0x40>
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	2b03      	cmp	r3, #3
 800198e:	d002      	beq.n	8001996 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	2b08      	cmp	r3, #8
 8001994:	d10b      	bne.n	80019ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001996:	4bba      	ldr	r3, [pc, #744]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	2380      	movs	r3, #128	@ 0x80
 800199c:	029b      	lsls	r3, r3, #10
 800199e:	4013      	ands	r3, r2
 80019a0:	d062      	beq.n	8001a68 <HAL_RCC_OscConfig+0x118>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d15e      	bne.n	8001a68 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e32a      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	2380      	movs	r3, #128	@ 0x80
 80019b4:	025b      	lsls	r3, r3, #9
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d107      	bne.n	80019ca <HAL_RCC_OscConfig+0x7a>
 80019ba:	4bb1      	ldr	r3, [pc, #708]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	4bb0      	ldr	r3, [pc, #704]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019c0:	2180      	movs	r1, #128	@ 0x80
 80019c2:	0249      	lsls	r1, r1, #9
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	e020      	b.n	8001a0c <HAL_RCC_OscConfig+0xbc>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	23a0      	movs	r3, #160	@ 0xa0
 80019d0:	02db      	lsls	r3, r3, #11
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d10e      	bne.n	80019f4 <HAL_RCC_OscConfig+0xa4>
 80019d6:	4baa      	ldr	r3, [pc, #680]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4ba9      	ldr	r3, [pc, #676]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019dc:	2180      	movs	r1, #128	@ 0x80
 80019de:	02c9      	lsls	r1, r1, #11
 80019e0:	430a      	orrs	r2, r1
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	4ba6      	ldr	r3, [pc, #664]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	4ba5      	ldr	r3, [pc, #660]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019ea:	2180      	movs	r1, #128	@ 0x80
 80019ec:	0249      	lsls	r1, r1, #9
 80019ee:	430a      	orrs	r2, r1
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	e00b      	b.n	8001a0c <HAL_RCC_OscConfig+0xbc>
 80019f4:	4ba2      	ldr	r3, [pc, #648]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4ba1      	ldr	r3, [pc, #644]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019fa:	49a2      	ldr	r1, [pc, #648]	@ (8001c84 <HAL_RCC_OscConfig+0x334>)
 80019fc:	400a      	ands	r2, r1
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	4b9f      	ldr	r3, [pc, #636]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	4b9e      	ldr	r3, [pc, #632]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001a06:	49a0      	ldr	r1, [pc, #640]	@ (8001c88 <HAL_RCC_OscConfig+0x338>)
 8001a08:	400a      	ands	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d014      	beq.n	8001a3e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a14:	f7fe fe80 	bl	8000718 <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a1e:	f7fe fe7b 	bl	8000718 <HAL_GetTick>
 8001a22:	0002      	movs	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b64      	cmp	r3, #100	@ 0x64
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e2e9      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a30:	4b93      	ldr	r3, [pc, #588]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	2380      	movs	r3, #128	@ 0x80
 8001a36:	029b      	lsls	r3, r3, #10
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d0f0      	beq.n	8001a1e <HAL_RCC_OscConfig+0xce>
 8001a3c:	e015      	b.n	8001a6a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3e:	f7fe fe6b 	bl	8000718 <HAL_GetTick>
 8001a42:	0003      	movs	r3, r0
 8001a44:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a48:	f7fe fe66 	bl	8000718 <HAL_GetTick>
 8001a4c:	0002      	movs	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b64      	cmp	r3, #100	@ 0x64
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e2d4      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a5a:	4b89      	ldr	r3, [pc, #548]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	2380      	movs	r3, #128	@ 0x80
 8001a60:	029b      	lsls	r3, r3, #10
 8001a62:	4013      	ands	r3, r2
 8001a64:	d1f0      	bne.n	8001a48 <HAL_RCC_OscConfig+0xf8>
 8001a66:	e000      	b.n	8001a6a <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a68:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2202      	movs	r2, #2
 8001a70:	4013      	ands	r3, r2
 8001a72:	d100      	bne.n	8001a76 <HAL_RCC_OscConfig+0x126>
 8001a74:	e099      	b.n	8001baa <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a76:	4b82      	ldr	r3, [pc, #520]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2238      	movs	r2, #56	@ 0x38
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a80:	4b7f      	ldr	r3, [pc, #508]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	2203      	movs	r2, #3
 8001a86:	4013      	ands	r3, r2
 8001a88:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	2b10      	cmp	r3, #16
 8001a8e:	d102      	bne.n	8001a96 <HAL_RCC_OscConfig+0x146>
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d002      	beq.n	8001a9c <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d135      	bne.n	8001b08 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a9c:	4b78      	ldr	r3, [pc, #480]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2380      	movs	r3, #128	@ 0x80
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d005      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x164>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d101      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e2a7      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab4:	4b72      	ldr	r3, [pc, #456]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	4a74      	ldr	r2, [pc, #464]	@ (8001c8c <HAL_RCC_OscConfig+0x33c>)
 8001aba:	4013      	ands	r3, r2
 8001abc:	0019      	movs	r1, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	021a      	lsls	r2, r3, #8
 8001ac4:	4b6e      	ldr	r3, [pc, #440]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d112      	bne.n	8001af6 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001ad0:	4b6b      	ldr	r3, [pc, #428]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a6e      	ldr	r2, [pc, #440]	@ (8001c90 <HAL_RCC_OscConfig+0x340>)
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	0019      	movs	r1, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	691a      	ldr	r2, [r3, #16]
 8001ade:	4b68      	ldr	r3, [pc, #416]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001ae4:	4b66      	ldr	r3, [pc, #408]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0adb      	lsrs	r3, r3, #11
 8001aea:	2207      	movs	r2, #7
 8001aec:	4013      	ands	r3, r2
 8001aee:	4a69      	ldr	r2, [pc, #420]	@ (8001c94 <HAL_RCC_OscConfig+0x344>)
 8001af0:	40da      	lsrs	r2, r3
 8001af2:	4b69      	ldr	r3, [pc, #420]	@ (8001c98 <HAL_RCC_OscConfig+0x348>)
 8001af4:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001af6:	4b69      	ldr	r3, [pc, #420]	@ (8001c9c <HAL_RCC_OscConfig+0x34c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	0018      	movs	r0, r3
 8001afc:	f7fe fdb0 	bl	8000660 <HAL_InitTick>
 8001b00:	1e03      	subs	r3, r0, #0
 8001b02:	d051      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e27d      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d030      	beq.n	8001b72 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b10:	4b5b      	ldr	r3, [pc, #364]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a5e      	ldr	r2, [pc, #376]	@ (8001c90 <HAL_RCC_OscConfig+0x340>)
 8001b16:	4013      	ands	r3, r2
 8001b18:	0019      	movs	r1, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691a      	ldr	r2, [r3, #16]
 8001b1e:	4b58      	ldr	r3, [pc, #352]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b20:	430a      	orrs	r2, r1
 8001b22:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001b24:	4b56      	ldr	r3, [pc, #344]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	4b55      	ldr	r3, [pc, #340]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b2a:	2180      	movs	r1, #128	@ 0x80
 8001b2c:	0049      	lsls	r1, r1, #1
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b32:	f7fe fdf1 	bl	8000718 <HAL_GetTick>
 8001b36:	0003      	movs	r3, r0
 8001b38:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b3c:	f7fe fdec 	bl	8000718 <HAL_GetTick>
 8001b40:	0002      	movs	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e25a      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b4e:	4b4c      	ldr	r3, [pc, #304]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	2380      	movs	r3, #128	@ 0x80
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	4013      	ands	r3, r2
 8001b58:	d0f0      	beq.n	8001b3c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5a:	4b49      	ldr	r3, [pc, #292]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	4a4b      	ldr	r2, [pc, #300]	@ (8001c8c <HAL_RCC_OscConfig+0x33c>)
 8001b60:	4013      	ands	r3, r2
 8001b62:	0019      	movs	r1, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	021a      	lsls	r2, r3, #8
 8001b6a:	4b45      	ldr	r3, [pc, #276]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	e01b      	b.n	8001baa <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001b72:	4b43      	ldr	r3, [pc, #268]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	4b42      	ldr	r3, [pc, #264]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b78:	4949      	ldr	r1, [pc, #292]	@ (8001ca0 <HAL_RCC_OscConfig+0x350>)
 8001b7a:	400a      	ands	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7e:	f7fe fdcb 	bl	8000718 <HAL_GetTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b88:	f7fe fdc6 	bl	8000718 <HAL_GetTick>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e234      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b9a:	4b39      	ldr	r3, [pc, #228]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	2380      	movs	r3, #128	@ 0x80
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d1f0      	bne.n	8001b88 <HAL_RCC_OscConfig+0x238>
 8001ba6:	e000      	b.n	8001baa <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ba8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2208      	movs	r2, #8
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d047      	beq.n	8001c44 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001bb4:	4b32      	ldr	r3, [pc, #200]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	2238      	movs	r2, #56	@ 0x38
 8001bba:	4013      	ands	r3, r2
 8001bbc:	2b18      	cmp	r3, #24
 8001bbe:	d10a      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001bc0:	4b2f      	ldr	r3, [pc, #188]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d03c      	beq.n	8001c44 <HAL_RCC_OscConfig+0x2f4>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	699b      	ldr	r3, [r3, #24]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d138      	bne.n	8001c44 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e216      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d019      	beq.n	8001c12 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001bde:	4b28      	ldr	r3, [pc, #160]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001be0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001be2:	4b27      	ldr	r3, [pc, #156]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001be4:	2101      	movs	r1, #1
 8001be6:	430a      	orrs	r2, r1
 8001be8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bea:	f7fe fd95 	bl	8000718 <HAL_GetTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf4:	f7fe fd90 	bl	8000718 <HAL_GetTick>
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e1fe      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c06:	4b1e      	ldr	r3, [pc, #120]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001c08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d0f1      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x2a4>
 8001c10:	e018      	b.n	8001c44 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001c12:	4b1b      	ldr	r3, [pc, #108]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001c14:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c16:	4b1a      	ldr	r3, [pc, #104]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001c18:	2101      	movs	r1, #1
 8001c1a:	438a      	bics	r2, r1
 8001c1c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1e:	f7fe fd7b 	bl	8000718 <HAL_GetTick>
 8001c22:	0003      	movs	r3, r0
 8001c24:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c28:	f7fe fd76 	bl	8000718 <HAL_GetTick>
 8001c2c:	0002      	movs	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e1e4      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c3a:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001c3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c3e:	2202      	movs	r2, #2
 8001c40:	4013      	ands	r3, r2
 8001c42:	d1f1      	bne.n	8001c28 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2204      	movs	r2, #4
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d100      	bne.n	8001c50 <HAL_RCC_OscConfig+0x300>
 8001c4e:	e0c7      	b.n	8001de0 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c50:	231f      	movs	r3, #31
 8001c52:	18fb      	adds	r3, r7, r3
 8001c54:	2200      	movs	r2, #0
 8001c56:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	2238      	movs	r2, #56	@ 0x38
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b20      	cmp	r3, #32
 8001c62:	d11f      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 8001c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d100      	bne.n	8001c70 <HAL_RCC_OscConfig+0x320>
 8001c6e:	e0b7      	b.n	8001de0 <HAL_RCC_OscConfig+0x490>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d000      	beq.n	8001c7a <HAL_RCC_OscConfig+0x32a>
 8001c78:	e0b2      	b.n	8001de0 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e1c2      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
 8001c7e:	46c0      	nop			@ (mov r8, r8)
 8001c80:	40021000 	.word	0x40021000
 8001c84:	fffeffff 	.word	0xfffeffff
 8001c88:	fffbffff 	.word	0xfffbffff
 8001c8c:	ffff80ff 	.word	0xffff80ff
 8001c90:	ffffc7ff 	.word	0xffffc7ff
 8001c94:	00f42400 	.word	0x00f42400
 8001c98:	20000000 	.word	0x20000000
 8001c9c:	20000004 	.word	0x20000004
 8001ca0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ca4:	4bb5      	ldr	r3, [pc, #724]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001ca6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ca8:	2380      	movs	r3, #128	@ 0x80
 8001caa:	055b      	lsls	r3, r3, #21
 8001cac:	4013      	ands	r3, r2
 8001cae:	d101      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x364>
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e000      	b.n	8001cb6 <HAL_RCC_OscConfig+0x366>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d011      	beq.n	8001cde <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001cba:	4bb0      	ldr	r3, [pc, #704]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001cbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cbe:	4baf      	ldr	r3, [pc, #700]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001cc0:	2180      	movs	r1, #128	@ 0x80
 8001cc2:	0549      	lsls	r1, r1, #21
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cc8:	4bac      	ldr	r3, [pc, #688]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001cca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ccc:	2380      	movs	r3, #128	@ 0x80
 8001cce:	055b      	lsls	r3, r3, #21
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001cd6:	231f      	movs	r3, #31
 8001cd8:	18fb      	adds	r3, r7, r3
 8001cda:	2201      	movs	r2, #1
 8001cdc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cde:	4ba8      	ldr	r3, [pc, #672]	@ (8001f80 <HAL_RCC_OscConfig+0x630>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	2380      	movs	r3, #128	@ 0x80
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d11a      	bne.n	8001d20 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cea:	4ba5      	ldr	r3, [pc, #660]	@ (8001f80 <HAL_RCC_OscConfig+0x630>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	4ba4      	ldr	r3, [pc, #656]	@ (8001f80 <HAL_RCC_OscConfig+0x630>)
 8001cf0:	2180      	movs	r1, #128	@ 0x80
 8001cf2:	0049      	lsls	r1, r1, #1
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001cf8:	f7fe fd0e 	bl	8000718 <HAL_GetTick>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d02:	f7fe fd09 	bl	8000718 <HAL_GetTick>
 8001d06:	0002      	movs	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e177      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d14:	4b9a      	ldr	r3, [pc, #616]	@ (8001f80 <HAL_RCC_OscConfig+0x630>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2380      	movs	r3, #128	@ 0x80
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d0f0      	beq.n	8001d02 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d106      	bne.n	8001d36 <HAL_RCC_OscConfig+0x3e6>
 8001d28:	4b94      	ldr	r3, [pc, #592]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d2c:	4b93      	ldr	r3, [pc, #588]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d2e:	2101      	movs	r1, #1
 8001d30:	430a      	orrs	r2, r1
 8001d32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d34:	e01c      	b.n	8001d70 <HAL_RCC_OscConfig+0x420>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	2b05      	cmp	r3, #5
 8001d3c:	d10c      	bne.n	8001d58 <HAL_RCC_OscConfig+0x408>
 8001d3e:	4b8f      	ldr	r3, [pc, #572]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d42:	4b8e      	ldr	r3, [pc, #568]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d44:	2104      	movs	r1, #4
 8001d46:	430a      	orrs	r2, r1
 8001d48:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d4a:	4b8c      	ldr	r3, [pc, #560]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d4e:	4b8b      	ldr	r3, [pc, #556]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d50:	2101      	movs	r1, #1
 8001d52:	430a      	orrs	r2, r1
 8001d54:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d56:	e00b      	b.n	8001d70 <HAL_RCC_OscConfig+0x420>
 8001d58:	4b88      	ldr	r3, [pc, #544]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d5a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d5c:	4b87      	ldr	r3, [pc, #540]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d5e:	2101      	movs	r1, #1
 8001d60:	438a      	bics	r2, r1
 8001d62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d64:	4b85      	ldr	r3, [pc, #532]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d66:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d68:	4b84      	ldr	r3, [pc, #528]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d6a:	2104      	movs	r1, #4
 8001d6c:	438a      	bics	r2, r1
 8001d6e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d014      	beq.n	8001da2 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d78:	f7fe fcce 	bl	8000718 <HAL_GetTick>
 8001d7c:	0003      	movs	r3, r0
 8001d7e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d80:	e009      	b.n	8001d96 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d82:	f7fe fcc9 	bl	8000718 <HAL_GetTick>
 8001d86:	0002      	movs	r2, r0
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	4a7d      	ldr	r2, [pc, #500]	@ (8001f84 <HAL_RCC_OscConfig+0x634>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e136      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d96:	4b79      	ldr	r3, [pc, #484]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d0f0      	beq.n	8001d82 <HAL_RCC_OscConfig+0x432>
 8001da0:	e013      	b.n	8001dca <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da2:	f7fe fcb9 	bl	8000718 <HAL_GetTick>
 8001da6:	0003      	movs	r3, r0
 8001da8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001daa:	e009      	b.n	8001dc0 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dac:	f7fe fcb4 	bl	8000718 <HAL_GetTick>
 8001db0:	0002      	movs	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	4a73      	ldr	r2, [pc, #460]	@ (8001f84 <HAL_RCC_OscConfig+0x634>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e121      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dc0:	4b6e      	ldr	r3, [pc, #440]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d1f0      	bne.n	8001dac <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001dca:	231f      	movs	r3, #31
 8001dcc:	18fb      	adds	r3, r7, r3
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d105      	bne.n	8001de0 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001dd4:	4b69      	ldr	r3, [pc, #420]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001dd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001dd8:	4b68      	ldr	r3, [pc, #416]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001dda:	496b      	ldr	r1, [pc, #428]	@ (8001f88 <HAL_RCC_OscConfig+0x638>)
 8001ddc:	400a      	ands	r2, r1
 8001dde:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2220      	movs	r2, #32
 8001de6:	4013      	ands	r3, r2
 8001de8:	d039      	beq.n	8001e5e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d01b      	beq.n	8001e2a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001df2:	4b62      	ldr	r3, [pc, #392]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	4b61      	ldr	r3, [pc, #388]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001df8:	2180      	movs	r1, #128	@ 0x80
 8001dfa:	03c9      	lsls	r1, r1, #15
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e00:	f7fe fc8a 	bl	8000718 <HAL_GetTick>
 8001e04:	0003      	movs	r3, r0
 8001e06:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e0a:	f7fe fc85 	bl	8000718 <HAL_GetTick>
 8001e0e:	0002      	movs	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e0f3      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e1c:	4b57      	ldr	r3, [pc, #348]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	2380      	movs	r3, #128	@ 0x80
 8001e22:	041b      	lsls	r3, r3, #16
 8001e24:	4013      	ands	r3, r2
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0x4ba>
 8001e28:	e019      	b.n	8001e5e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e2a:	4b54      	ldr	r3, [pc, #336]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	4b53      	ldr	r3, [pc, #332]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e30:	4956      	ldr	r1, [pc, #344]	@ (8001f8c <HAL_RCC_OscConfig+0x63c>)
 8001e32:	400a      	ands	r2, r1
 8001e34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e36:	f7fe fc6f 	bl	8000718 <HAL_GetTick>
 8001e3a:	0003      	movs	r3, r0
 8001e3c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e40:	f7fe fc6a 	bl	8000718 <HAL_GetTick>
 8001e44:	0002      	movs	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e0d8      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001e52:	4b4a      	ldr	r3, [pc, #296]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	2380      	movs	r3, #128	@ 0x80
 8001e58:	041b      	lsls	r3, r3, #16
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d1f0      	bne.n	8001e40 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d100      	bne.n	8001e68 <HAL_RCC_OscConfig+0x518>
 8001e66:	e0cc      	b.n	8002002 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e68:	4b44      	ldr	r3, [pc, #272]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	2238      	movs	r2, #56	@ 0x38
 8001e6e:	4013      	ands	r3, r2
 8001e70:	2b10      	cmp	r3, #16
 8001e72:	d100      	bne.n	8001e76 <HAL_RCC_OscConfig+0x526>
 8001e74:	e07b      	b.n	8001f6e <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d156      	bne.n	8001f2c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	4b3e      	ldr	r3, [pc, #248]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e84:	4942      	ldr	r1, [pc, #264]	@ (8001f90 <HAL_RCC_OscConfig+0x640>)
 8001e86:	400a      	ands	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8a:	f7fe fc45 	bl	8000718 <HAL_GetTick>
 8001e8e:	0003      	movs	r3, r0
 8001e90:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e94:	f7fe fc40 	bl	8000718 <HAL_GetTick>
 8001e98:	0002      	movs	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e0ae      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ea6:	4b35      	ldr	r3, [pc, #212]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	2380      	movs	r3, #128	@ 0x80
 8001eac:	049b      	lsls	r3, r3, #18
 8001eae:	4013      	ands	r3, r2
 8001eb0:	d1f0      	bne.n	8001e94 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eb2:	4b32      	ldr	r3, [pc, #200]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	4a37      	ldr	r2, [pc, #220]	@ (8001f94 <HAL_RCC_OscConfig+0x644>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	0019      	movs	r1, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eca:	021b      	lsls	r3, r3, #8
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	4b26      	ldr	r3, [pc, #152]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ee6:	4b25      	ldr	r3, [pc, #148]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4b24      	ldr	r3, [pc, #144]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001eec:	2180      	movs	r1, #128	@ 0x80
 8001eee:	0449      	lsls	r1, r1, #17
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001ef4:	4b21      	ldr	r3, [pc, #132]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001ef6:	68da      	ldr	r2, [r3, #12]
 8001ef8:	4b20      	ldr	r3, [pc, #128]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001efa:	2180      	movs	r1, #128	@ 0x80
 8001efc:	0549      	lsls	r1, r1, #21
 8001efe:	430a      	orrs	r2, r1
 8001f00:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f02:	f7fe fc09 	bl	8000718 <HAL_GetTick>
 8001f06:	0003      	movs	r3, r0
 8001f08:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7fe fc04 	bl	8000718 <HAL_GetTick>
 8001f10:	0002      	movs	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e072      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f1e:	4b17      	ldr	r3, [pc, #92]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	2380      	movs	r3, #128	@ 0x80
 8001f24:	049b      	lsls	r3, r3, #18
 8001f26:	4013      	ands	r3, r2
 8001f28:	d0f0      	beq.n	8001f0c <HAL_RCC_OscConfig+0x5bc>
 8001f2a:	e06a      	b.n	8002002 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f2c:	4b13      	ldr	r3, [pc, #76]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	4b12      	ldr	r3, [pc, #72]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001f32:	4917      	ldr	r1, [pc, #92]	@ (8001f90 <HAL_RCC_OscConfig+0x640>)
 8001f34:	400a      	ands	r2, r1
 8001f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f38:	f7fe fbee 	bl	8000718 <HAL_GetTick>
 8001f3c:	0003      	movs	r3, r0
 8001f3e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f42:	f7fe fbe9 	bl	8000718 <HAL_GetTick>
 8001f46:	0002      	movs	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e057      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f54:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	049b      	lsls	r3, r3, #18
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d1f0      	bne.n	8001f42 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001f60:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001f62:	68da      	ldr	r2, [r3, #12]
 8001f64:	4b05      	ldr	r3, [pc, #20]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001f66:	490c      	ldr	r1, [pc, #48]	@ (8001f98 <HAL_RCC_OscConfig+0x648>)
 8001f68:	400a      	ands	r2, r1
 8001f6a:	60da      	str	r2, [r3, #12]
 8001f6c:	e049      	b.n	8002002 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d112      	bne.n	8001f9c <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e044      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
 8001f7a:	46c0      	nop			@ (mov r8, r8)
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40007000 	.word	0x40007000
 8001f84:	00001388 	.word	0x00001388
 8001f88:	efffffff 	.word	0xefffffff
 8001f8c:	ffbfffff 	.word	0xffbfffff
 8001f90:	feffffff 	.word	0xfeffffff
 8001f94:	11c1808c 	.word	0x11c1808c
 8001f98:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800200c <HAL_RCC_OscConfig+0x6bc>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d126      	bne.n	8001ffe <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	2270      	movs	r2, #112	@ 0x70
 8001fb4:	401a      	ands	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d11f      	bne.n	8001ffe <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	23fe      	movs	r3, #254	@ 0xfe
 8001fc2:	01db      	lsls	r3, r3, #7
 8001fc4:	401a      	ands	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fca:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d116      	bne.n	8001ffe <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fd0:	697a      	ldr	r2, [r7, #20]
 8001fd2:	23f8      	movs	r3, #248	@ 0xf8
 8001fd4:	039b      	lsls	r3, r3, #14
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d10e      	bne.n	8001ffe <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	23e0      	movs	r3, #224	@ 0xe0
 8001fe4:	051b      	lsls	r3, r3, #20
 8001fe6:	401a      	ands	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d106      	bne.n	8001ffe <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	0f5b      	lsrs	r3, r3, #29
 8001ff4:	075a      	lsls	r2, r3, #29
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d001      	beq.n	8002002 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	0018      	movs	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	b008      	add	sp, #32
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e0e9      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002024:	4b76      	ldr	r3, [pc, #472]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2207      	movs	r2, #7
 800202a:	4013      	ands	r3, r2
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d91e      	bls.n	8002070 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b73      	ldr	r3, [pc, #460]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2207      	movs	r2, #7
 8002038:	4393      	bics	r3, r2
 800203a:	0019      	movs	r1, r3
 800203c:	4b70      	ldr	r3, [pc, #448]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002044:	f7fe fb68 	bl	8000718 <HAL_GetTick>
 8002048:	0003      	movs	r3, r0
 800204a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800204c:	e009      	b.n	8002062 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800204e:	f7fe fb63 	bl	8000718 <HAL_GetTick>
 8002052:	0002      	movs	r2, r0
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	4a6a      	ldr	r2, [pc, #424]	@ (8002204 <HAL_RCC_ClockConfig+0x1f4>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e0ca      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002062:	4b67      	ldr	r3, [pc, #412]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2207      	movs	r2, #7
 8002068:	4013      	ands	r3, r2
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	429a      	cmp	r2, r3
 800206e:	d1ee      	bne.n	800204e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2202      	movs	r2, #2
 8002076:	4013      	ands	r3, r2
 8002078:	d015      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2204      	movs	r2, #4
 8002080:	4013      	ands	r3, r2
 8002082:	d006      	beq.n	8002092 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002084:	4b60      	ldr	r3, [pc, #384]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	4b5f      	ldr	r3, [pc, #380]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 800208a:	21e0      	movs	r1, #224	@ 0xe0
 800208c:	01c9      	lsls	r1, r1, #7
 800208e:	430a      	orrs	r2, r1
 8002090:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002092:	4b5d      	ldr	r3, [pc, #372]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	4a5d      	ldr	r2, [pc, #372]	@ (800220c <HAL_RCC_ClockConfig+0x1fc>)
 8002098:	4013      	ands	r3, r2
 800209a:	0019      	movs	r1, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	4b59      	ldr	r3, [pc, #356]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80020a2:	430a      	orrs	r2, r1
 80020a4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2201      	movs	r2, #1
 80020ac:	4013      	ands	r3, r2
 80020ae:	d057      	beq.n	8002160 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d107      	bne.n	80020c8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020b8:	4b53      	ldr	r3, [pc, #332]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	@ 0x80
 80020be:	029b      	lsls	r3, r3, #10
 80020c0:	4013      	ands	r3, r2
 80020c2:	d12b      	bne.n	800211c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e097      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d107      	bne.n	80020e0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020d0:	4b4d      	ldr	r3, [pc, #308]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	2380      	movs	r3, #128	@ 0x80
 80020d6:	049b      	lsls	r3, r3, #18
 80020d8:	4013      	ands	r3, r2
 80020da:	d11f      	bne.n	800211c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e08b      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d107      	bne.n	80020f8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020e8:	4b47      	ldr	r3, [pc, #284]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2380      	movs	r3, #128	@ 0x80
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4013      	ands	r3, r2
 80020f2:	d113      	bne.n	800211c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e07f      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b03      	cmp	r3, #3
 80020fe:	d106      	bne.n	800210e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002100:	4b41      	ldr	r3, [pc, #260]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 8002102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002104:	2202      	movs	r2, #2
 8002106:	4013      	ands	r3, r2
 8002108:	d108      	bne.n	800211c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e074      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800210e:	4b3e      	ldr	r3, [pc, #248]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 8002110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002112:	2202      	movs	r2, #2
 8002114:	4013      	ands	r3, r2
 8002116:	d101      	bne.n	800211c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e06d      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800211c:	4b3a      	ldr	r3, [pc, #232]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	2207      	movs	r2, #7
 8002122:	4393      	bics	r3, r2
 8002124:	0019      	movs	r1, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	4b37      	ldr	r3, [pc, #220]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 800212c:	430a      	orrs	r2, r1
 800212e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002130:	f7fe faf2 	bl	8000718 <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002138:	e009      	b.n	800214e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800213a:	f7fe faed 	bl	8000718 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	4a2f      	ldr	r2, [pc, #188]	@ (8002204 <HAL_RCC_ClockConfig+0x1f4>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d901      	bls.n	800214e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e054      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214e:	4b2e      	ldr	r3, [pc, #184]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2238      	movs	r2, #56	@ 0x38
 8002154:	401a      	ands	r2, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	429a      	cmp	r2, r3
 800215e:	d1ec      	bne.n	800213a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002160:	4b27      	ldr	r3, [pc, #156]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2207      	movs	r2, #7
 8002166:	4013      	ands	r3, r2
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	429a      	cmp	r2, r3
 800216c:	d21e      	bcs.n	80021ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216e:	4b24      	ldr	r3, [pc, #144]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2207      	movs	r2, #7
 8002174:	4393      	bics	r3, r2
 8002176:	0019      	movs	r1, r3
 8002178:	4b21      	ldr	r3, [pc, #132]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002180:	f7fe faca 	bl	8000718 <HAL_GetTick>
 8002184:	0003      	movs	r3, r0
 8002186:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002188:	e009      	b.n	800219e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800218a:	f7fe fac5 	bl	8000718 <HAL_GetTick>
 800218e:	0002      	movs	r2, r0
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	4a1b      	ldr	r2, [pc, #108]	@ (8002204 <HAL_RCC_ClockConfig+0x1f4>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d901      	bls.n	800219e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e02c      	b.n	80021f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800219e:	4b18      	ldr	r3, [pc, #96]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2207      	movs	r2, #7
 80021a4:	4013      	ands	r3, r2
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d1ee      	bne.n	800218a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2204      	movs	r2, #4
 80021b2:	4013      	ands	r3, r2
 80021b4:	d009      	beq.n	80021ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021b6:	4b14      	ldr	r3, [pc, #80]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	4a15      	ldr	r2, [pc, #84]	@ (8002210 <HAL_RCC_ClockConfig+0x200>)
 80021bc:	4013      	ands	r3, r2
 80021be:	0019      	movs	r1, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80021c6:	430a      	orrs	r2, r1
 80021c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80021ca:	f000 f829 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 80021ce:	0001      	movs	r1, r0
 80021d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	0a1b      	lsrs	r3, r3, #8
 80021d6:	220f      	movs	r2, #15
 80021d8:	401a      	ands	r2, r3
 80021da:	4b0e      	ldr	r3, [pc, #56]	@ (8002214 <HAL_RCC_ClockConfig+0x204>)
 80021dc:	0092      	lsls	r2, r2, #2
 80021de:	58d3      	ldr	r3, [r2, r3]
 80021e0:	221f      	movs	r2, #31
 80021e2:	4013      	ands	r3, r2
 80021e4:	000a      	movs	r2, r1
 80021e6:	40da      	lsrs	r2, r3
 80021e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <HAL_RCC_ClockConfig+0x208>)
 80021ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021ec:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <HAL_RCC_ClockConfig+0x20c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	0018      	movs	r0, r3
 80021f2:	f7fe fa35 	bl	8000660 <HAL_InitTick>
 80021f6:	0003      	movs	r3, r0
}
 80021f8:	0018      	movs	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b004      	add	sp, #16
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40022000 	.word	0x40022000
 8002204:	00001388 	.word	0x00001388
 8002208:	40021000 	.word	0x40021000
 800220c:	fffff0ff 	.word	0xfffff0ff
 8002210:	ffff8fff 	.word	0xffff8fff
 8002214:	0800280c 	.word	0x0800280c
 8002218:	20000000 	.word	0x20000000
 800221c:	20000004 	.word	0x20000004

08002220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002226:	4b3c      	ldr	r3, [pc, #240]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	2238      	movs	r2, #56	@ 0x38
 800222c:	4013      	ands	r3, r2
 800222e:	d10f      	bne.n	8002250 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002230:	4b39      	ldr	r3, [pc, #228]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	0adb      	lsrs	r3, r3, #11
 8002236:	2207      	movs	r2, #7
 8002238:	4013      	ands	r3, r2
 800223a:	2201      	movs	r2, #1
 800223c:	409a      	lsls	r2, r3
 800223e:	0013      	movs	r3, r2
 8002240:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002242:	6839      	ldr	r1, [r7, #0]
 8002244:	4835      	ldr	r0, [pc, #212]	@ (800231c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002246:	f7fd ff5d 	bl	8000104 <__udivsi3>
 800224a:	0003      	movs	r3, r0
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	e05d      	b.n	800230c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002250:	4b31      	ldr	r3, [pc, #196]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	2238      	movs	r2, #56	@ 0x38
 8002256:	4013      	ands	r3, r2
 8002258:	2b08      	cmp	r3, #8
 800225a:	d102      	bne.n	8002262 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800225c:	4b30      	ldr	r3, [pc, #192]	@ (8002320 <HAL_RCC_GetSysClockFreq+0x100>)
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	e054      	b.n	800230c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002262:	4b2d      	ldr	r3, [pc, #180]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	2238      	movs	r2, #56	@ 0x38
 8002268:	4013      	ands	r3, r2
 800226a:	2b10      	cmp	r3, #16
 800226c:	d138      	bne.n	80022e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800226e:	4b2a      	ldr	r3, [pc, #168]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2203      	movs	r2, #3
 8002274:	4013      	ands	r3, r2
 8002276:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002278:	4b27      	ldr	r3, [pc, #156]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	091b      	lsrs	r3, r3, #4
 800227e:	2207      	movs	r2, #7
 8002280:	4013      	ands	r3, r2
 8002282:	3301      	adds	r3, #1
 8002284:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2b03      	cmp	r3, #3
 800228a:	d10d      	bne.n	80022a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800228c:	68b9      	ldr	r1, [r7, #8]
 800228e:	4824      	ldr	r0, [pc, #144]	@ (8002320 <HAL_RCC_GetSysClockFreq+0x100>)
 8002290:	f7fd ff38 	bl	8000104 <__udivsi3>
 8002294:	0003      	movs	r3, r0
 8002296:	0019      	movs	r1, r3
 8002298:	4b1f      	ldr	r3, [pc, #124]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	227f      	movs	r2, #127	@ 0x7f
 80022a0:	4013      	ands	r3, r2
 80022a2:	434b      	muls	r3, r1
 80022a4:	617b      	str	r3, [r7, #20]
        break;
 80022a6:	e00d      	b.n	80022c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80022a8:	68b9      	ldr	r1, [r7, #8]
 80022aa:	481c      	ldr	r0, [pc, #112]	@ (800231c <HAL_RCC_GetSysClockFreq+0xfc>)
 80022ac:	f7fd ff2a 	bl	8000104 <__udivsi3>
 80022b0:	0003      	movs	r3, r0
 80022b2:	0019      	movs	r1, r3
 80022b4:	4b18      	ldr	r3, [pc, #96]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	0a1b      	lsrs	r3, r3, #8
 80022ba:	227f      	movs	r2, #127	@ 0x7f
 80022bc:	4013      	ands	r3, r2
 80022be:	434b      	muls	r3, r1
 80022c0:	617b      	str	r3, [r7, #20]
        break;
 80022c2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80022c4:	4b14      	ldr	r3, [pc, #80]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	0f5b      	lsrs	r3, r3, #29
 80022ca:	2207      	movs	r2, #7
 80022cc:	4013      	ands	r3, r2
 80022ce:	3301      	adds	r3, #1
 80022d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	6978      	ldr	r0, [r7, #20]
 80022d6:	f7fd ff15 	bl	8000104 <__udivsi3>
 80022da:	0003      	movs	r3, r0
 80022dc:	613b      	str	r3, [r7, #16]
 80022de:	e015      	b.n	800230c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80022e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	2238      	movs	r2, #56	@ 0x38
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b20      	cmp	r3, #32
 80022ea:	d103      	bne.n	80022f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80022ec:	2380      	movs	r3, #128	@ 0x80
 80022ee:	021b      	lsls	r3, r3, #8
 80022f0:	613b      	str	r3, [r7, #16]
 80022f2:	e00b      	b.n	800230c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80022f4:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	2238      	movs	r2, #56	@ 0x38
 80022fa:	4013      	ands	r3, r2
 80022fc:	2b18      	cmp	r3, #24
 80022fe:	d103      	bne.n	8002308 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002300:	23fa      	movs	r3, #250	@ 0xfa
 8002302:	01db      	lsls	r3, r3, #7
 8002304:	613b      	str	r3, [r7, #16]
 8002306:	e001      	b.n	800230c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002308:	2300      	movs	r3, #0
 800230a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800230c:	693b      	ldr	r3, [r7, #16]
}
 800230e:	0018      	movs	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	b006      	add	sp, #24
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			@ (mov r8, r8)
 8002318:	40021000 	.word	0x40021000
 800231c:	00f42400 	.word	0x00f42400
 8002320:	007a1200 	.word	0x007a1200

08002324 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800232c:	2313      	movs	r3, #19
 800232e:	18fb      	adds	r3, r7, r3
 8002330:	2200      	movs	r2, #0
 8002332:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002334:	2312      	movs	r3, #18
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	2200      	movs	r2, #0
 800233a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	2380      	movs	r3, #128	@ 0x80
 8002342:	029b      	lsls	r3, r3, #10
 8002344:	4013      	ands	r3, r2
 8002346:	d100      	bne.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002348:	e0ad      	b.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800234a:	2011      	movs	r0, #17
 800234c:	183b      	adds	r3, r7, r0
 800234e:	2200      	movs	r2, #0
 8002350:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002352:	4b47      	ldr	r3, [pc, #284]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002354:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002356:	2380      	movs	r3, #128	@ 0x80
 8002358:	055b      	lsls	r3, r3, #21
 800235a:	4013      	ands	r3, r2
 800235c:	d110      	bne.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800235e:	4b44      	ldr	r3, [pc, #272]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002360:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002362:	4b43      	ldr	r3, [pc, #268]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002364:	2180      	movs	r1, #128	@ 0x80
 8002366:	0549      	lsls	r1, r1, #21
 8002368:	430a      	orrs	r2, r1
 800236a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800236c:	4b40      	ldr	r3, [pc, #256]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800236e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002370:	2380      	movs	r3, #128	@ 0x80
 8002372:	055b      	lsls	r3, r3, #21
 8002374:	4013      	ands	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800237a:	183b      	adds	r3, r7, r0
 800237c:	2201      	movs	r2, #1
 800237e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002380:	4b3c      	ldr	r3, [pc, #240]	@ (8002474 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b3b      	ldr	r3, [pc, #236]	@ (8002474 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002386:	2180      	movs	r1, #128	@ 0x80
 8002388:	0049      	lsls	r1, r1, #1
 800238a:	430a      	orrs	r2, r1
 800238c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800238e:	f7fe f9c3 	bl	8000718 <HAL_GetTick>
 8002392:	0003      	movs	r3, r0
 8002394:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002396:	e00b      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002398:	f7fe f9be 	bl	8000718 <HAL_GetTick>
 800239c:	0002      	movs	r2, r0
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d904      	bls.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80023a6:	2313      	movs	r3, #19
 80023a8:	18fb      	adds	r3, r7, r3
 80023aa:	2203      	movs	r2, #3
 80023ac:	701a      	strb	r2, [r3, #0]
        break;
 80023ae:	e005      	b.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80023b0:	4b30      	ldr	r3, [pc, #192]	@ (8002474 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	2380      	movs	r3, #128	@ 0x80
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	4013      	ands	r3, r2
 80023ba:	d0ed      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80023bc:	2313      	movs	r3, #19
 80023be:	18fb      	adds	r3, r7, r3
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d15e      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80023c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023ca:	23c0      	movs	r3, #192	@ 0xc0
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4013      	ands	r3, r2
 80023d0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d019      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d014      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80023e2:	4b23      	ldr	r3, [pc, #140]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e6:	4a24      	ldr	r2, [pc, #144]	@ (8002478 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80023e8:	4013      	ands	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80023ec:	4b20      	ldr	r3, [pc, #128]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023f2:	2180      	movs	r1, #128	@ 0x80
 80023f4:	0249      	lsls	r1, r1, #9
 80023f6:	430a      	orrs	r2, r1
 80023f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80023fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002400:	491e      	ldr	r1, [pc, #120]	@ (800247c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002402:	400a      	ands	r2, r1
 8002404:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002406:	4b1a      	ldr	r3, [pc, #104]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	2201      	movs	r2, #1
 8002410:	4013      	ands	r3, r2
 8002412:	d016      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002414:	f7fe f980 	bl	8000718 <HAL_GetTick>
 8002418:	0003      	movs	r3, r0
 800241a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800241c:	e00c      	b.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800241e:	f7fe f97b 	bl	8000718 <HAL_GetTick>
 8002422:	0002      	movs	r2, r0
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	4a15      	ldr	r2, [pc, #84]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d904      	bls.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800242e:	2313      	movs	r3, #19
 8002430:	18fb      	adds	r3, r7, r3
 8002432:	2203      	movs	r2, #3
 8002434:	701a      	strb	r2, [r3, #0]
            break;
 8002436:	e004      	b.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002438:	4b0d      	ldr	r3, [pc, #52]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800243a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800243c:	2202      	movs	r2, #2
 800243e:	4013      	ands	r3, r2
 8002440:	d0ed      	beq.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002442:	2313      	movs	r3, #19
 8002444:	18fb      	adds	r3, r7, r3
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10a      	bne.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800244c:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800244e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002450:	4a09      	ldr	r2, [pc, #36]	@ (8002478 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002452:	4013      	ands	r3, r2
 8002454:	0019      	movs	r1, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800245a:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800245c:	430a      	orrs	r2, r1
 800245e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002460:	e016      	b.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002462:	2312      	movs	r3, #18
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	2213      	movs	r2, #19
 8002468:	18ba      	adds	r2, r7, r2
 800246a:	7812      	ldrb	r2, [r2, #0]
 800246c:	701a      	strb	r2, [r3, #0]
 800246e:	e00f      	b.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002470:	40021000 	.word	0x40021000
 8002474:	40007000 	.word	0x40007000
 8002478:	fffffcff 	.word	0xfffffcff
 800247c:	fffeffff 	.word	0xfffeffff
 8002480:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002484:	2312      	movs	r3, #18
 8002486:	18fb      	adds	r3, r7, r3
 8002488:	2213      	movs	r2, #19
 800248a:	18ba      	adds	r2, r7, r2
 800248c:	7812      	ldrb	r2, [r2, #0]
 800248e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002490:	2311      	movs	r3, #17
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d105      	bne.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800249a:	4bb6      	ldr	r3, [pc, #728]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800249c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800249e:	4bb5      	ldr	r3, [pc, #724]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024a0:	49b5      	ldr	r1, [pc, #724]	@ (8002778 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80024a2:	400a      	ands	r2, r1
 80024a4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2201      	movs	r2, #1
 80024ac:	4013      	ands	r3, r2
 80024ae:	d009      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024b0:	4bb0      	ldr	r3, [pc, #704]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b4:	2203      	movs	r2, #3
 80024b6:	4393      	bics	r3, r2
 80024b8:	0019      	movs	r1, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	4bad      	ldr	r3, [pc, #692]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024c0:	430a      	orrs	r2, r1
 80024c2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2202      	movs	r2, #2
 80024ca:	4013      	ands	r3, r2
 80024cc:	d009      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80024ce:	4ba9      	ldr	r3, [pc, #676]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d2:	220c      	movs	r2, #12
 80024d4:	4393      	bics	r3, r2
 80024d6:	0019      	movs	r1, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	4ba5      	ldr	r3, [pc, #660]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024de:	430a      	orrs	r2, r1
 80024e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2204      	movs	r2, #4
 80024e8:	4013      	ands	r3, r2
 80024ea:	d009      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80024ec:	4ba1      	ldr	r3, [pc, #644]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f0:	2230      	movs	r2, #48	@ 0x30
 80024f2:	4393      	bics	r3, r2
 80024f4:	0019      	movs	r1, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68da      	ldr	r2, [r3, #12]
 80024fa:	4b9e      	ldr	r3, [pc, #632]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024fc:	430a      	orrs	r2, r1
 80024fe:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2210      	movs	r2, #16
 8002506:	4013      	ands	r3, r2
 8002508:	d009      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800250a:	4b9a      	ldr	r3, [pc, #616]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800250c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250e:	4a9b      	ldr	r2, [pc, #620]	@ (800277c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8002510:	4013      	ands	r3, r2
 8002512:	0019      	movs	r1, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691a      	ldr	r2, [r3, #16]
 8002518:	4b96      	ldr	r3, [pc, #600]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800251a:	430a      	orrs	r2, r1
 800251c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	2380      	movs	r3, #128	@ 0x80
 8002524:	015b      	lsls	r3, r3, #5
 8002526:	4013      	ands	r3, r2
 8002528:	d009      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800252a:	4b92      	ldr	r3, [pc, #584]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800252c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800252e:	4a94      	ldr	r2, [pc, #592]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002530:	4013      	ands	r3, r2
 8002532:	0019      	movs	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	695a      	ldr	r2, [r3, #20]
 8002538:	4b8e      	ldr	r3, [pc, #568]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800253a:	430a      	orrs	r2, r1
 800253c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	2380      	movs	r3, #128	@ 0x80
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4013      	ands	r3, r2
 8002548:	d009      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800254a:	4b8a      	ldr	r3, [pc, #552]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800254c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800254e:	4a8d      	ldr	r2, [pc, #564]	@ (8002784 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8002550:	4013      	ands	r3, r2
 8002552:	0019      	movs	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002558:	4b86      	ldr	r3, [pc, #536]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800255a:	430a      	orrs	r2, r1
 800255c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	2380      	movs	r3, #128	@ 0x80
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	4013      	ands	r3, r2
 8002568:	d009      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800256a:	4b82      	ldr	r3, [pc, #520]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800256c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800256e:	4a86      	ldr	r2, [pc, #536]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8002570:	4013      	ands	r3, r2
 8002572:	0019      	movs	r1, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002578:	4b7e      	ldr	r3, [pc, #504]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800257a:	430a      	orrs	r2, r1
 800257c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2220      	movs	r2, #32
 8002584:	4013      	ands	r3, r2
 8002586:	d009      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002588:	4b7a      	ldr	r3, [pc, #488]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800258a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800258c:	4a7f      	ldr	r2, [pc, #508]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800258e:	4013      	ands	r3, r2
 8002590:	0019      	movs	r1, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	699a      	ldr	r2, [r3, #24]
 8002596:	4b77      	ldr	r3, [pc, #476]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002598:	430a      	orrs	r2, r1
 800259a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2240      	movs	r2, #64	@ 0x40
 80025a2:	4013      	ands	r3, r2
 80025a4:	d009      	beq.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025a6:	4b73      	ldr	r3, [pc, #460]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025aa:	4a79      	ldr	r2, [pc, #484]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80025ac:	4013      	ands	r3, r2
 80025ae:	0019      	movs	r1, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	69da      	ldr	r2, [r3, #28]
 80025b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025b6:	430a      	orrs	r2, r1
 80025b8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	2380      	movs	r3, #128	@ 0x80
 80025c0:	01db      	lsls	r3, r3, #7
 80025c2:	4013      	ands	r3, r2
 80025c4:	d015      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025c6:	4b6b      	ldr	r3, [pc, #428]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	0899      	lsrs	r1, r3, #2
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025d2:	4b68      	ldr	r3, [pc, #416]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025d4:	430a      	orrs	r2, r1
 80025d6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025dc:	2380      	movs	r3, #128	@ 0x80
 80025de:	05db      	lsls	r3, r3, #23
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d106      	bne.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80025e4:	4b63      	ldr	r3, [pc, #396]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	4b62      	ldr	r3, [pc, #392]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025ea:	2180      	movs	r1, #128	@ 0x80
 80025ec:	0249      	lsls	r1, r1, #9
 80025ee:	430a      	orrs	r2, r1
 80025f0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	2380      	movs	r3, #128	@ 0x80
 80025f8:	031b      	lsls	r3, r3, #12
 80025fa:	4013      	ands	r3, r2
 80025fc:	d009      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80025fe:	4b5d      	ldr	r3, [pc, #372]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002602:	2240      	movs	r2, #64	@ 0x40
 8002604:	4393      	bics	r3, r2
 8002606:	0019      	movs	r1, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800260c:	4b59      	ldr	r3, [pc, #356]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800260e:	430a      	orrs	r2, r1
 8002610:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	2380      	movs	r3, #128	@ 0x80
 8002618:	039b      	lsls	r3, r3, #14
 800261a:	4013      	ands	r3, r2
 800261c:	d016      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800261e:	4b55      	ldr	r3, [pc, #340]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002622:	4a5c      	ldr	r2, [pc, #368]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002624:	4013      	ands	r3, r2
 8002626:	0019      	movs	r1, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800262c:	4b51      	ldr	r3, [pc, #324]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800262e:	430a      	orrs	r2, r1
 8002630:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002636:	2380      	movs	r3, #128	@ 0x80
 8002638:	03db      	lsls	r3, r3, #15
 800263a:	429a      	cmp	r2, r3
 800263c:	d106      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800263e:	4b4d      	ldr	r3, [pc, #308]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	4b4c      	ldr	r3, [pc, #304]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002644:	2180      	movs	r1, #128	@ 0x80
 8002646:	0449      	lsls	r1, r1, #17
 8002648:	430a      	orrs	r2, r1
 800264a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	2380      	movs	r3, #128	@ 0x80
 8002652:	03db      	lsls	r3, r3, #15
 8002654:	4013      	ands	r3, r2
 8002656:	d016      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002658:	4b46      	ldr	r3, [pc, #280]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800265a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800265c:	4a4e      	ldr	r2, [pc, #312]	@ (8002798 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800265e:	4013      	ands	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002666:	4b43      	ldr	r3, [pc, #268]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002668:	430a      	orrs	r2, r1
 800266a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002670:	2380      	movs	r3, #128	@ 0x80
 8002672:	045b      	lsls	r3, r3, #17
 8002674:	429a      	cmp	r2, r3
 8002676:	d106      	bne.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002678:	4b3e      	ldr	r3, [pc, #248]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800267a:	68da      	ldr	r2, [r3, #12]
 800267c:	4b3d      	ldr	r3, [pc, #244]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800267e:	2180      	movs	r1, #128	@ 0x80
 8002680:	0449      	lsls	r1, r1, #17
 8002682:	430a      	orrs	r2, r1
 8002684:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	2380      	movs	r3, #128	@ 0x80
 800268c:	011b      	lsls	r3, r3, #4
 800268e:	4013      	ands	r3, r2
 8002690:	d014      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002692:	4b38      	ldr	r3, [pc, #224]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002696:	2203      	movs	r2, #3
 8002698:	4393      	bics	r3, r2
 800269a:	0019      	movs	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a1a      	ldr	r2, [r3, #32]
 80026a0:	4b34      	ldr	r3, [pc, #208]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026a2:	430a      	orrs	r2, r1
 80026a4:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d106      	bne.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80026ae:	4b31      	ldr	r3, [pc, #196]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026b0:	68da      	ldr	r2, [r3, #12]
 80026b2:	4b30      	ldr	r3, [pc, #192]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026b4:	2180      	movs	r1, #128	@ 0x80
 80026b6:	0249      	lsls	r1, r1, #9
 80026b8:	430a      	orrs	r2, r1
 80026ba:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	2380      	movs	r3, #128	@ 0x80
 80026c2:	019b      	lsls	r3, r3, #6
 80026c4:	4013      	ands	r3, r2
 80026c6:	d014      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80026c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026cc:	220c      	movs	r2, #12
 80026ce:	4393      	bics	r3, r2
 80026d0:	0019      	movs	r1, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026d6:	4b27      	ldr	r3, [pc, #156]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026d8:	430a      	orrs	r2, r1
 80026da:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e0:	2b04      	cmp	r3, #4
 80026e2:	d106      	bne.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80026e4:	4b23      	ldr	r3, [pc, #140]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	4b22      	ldr	r3, [pc, #136]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026ea:	2180      	movs	r1, #128	@ 0x80
 80026ec:	0249      	lsls	r1, r1, #9
 80026ee:	430a      	orrs	r2, r1
 80026f0:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	2380      	movs	r3, #128	@ 0x80
 80026f8:	045b      	lsls	r3, r3, #17
 80026fa:	4013      	ands	r3, r2
 80026fc:	d016      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002702:	4a22      	ldr	r2, [pc, #136]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002704:	4013      	ands	r3, r2
 8002706:	0019      	movs	r1, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800270c:	4b19      	ldr	r3, [pc, #100]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800270e:	430a      	orrs	r2, r1
 8002710:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002716:	2380      	movs	r3, #128	@ 0x80
 8002718:	019b      	lsls	r3, r3, #6
 800271a:	429a      	cmp	r2, r3
 800271c:	d106      	bne.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800271e:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	4b14      	ldr	r3, [pc, #80]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002724:	2180      	movs	r1, #128	@ 0x80
 8002726:	0449      	lsls	r1, r1, #17
 8002728:	430a      	orrs	r2, r1
 800272a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	2380      	movs	r3, #128	@ 0x80
 8002732:	049b      	lsls	r3, r3, #18
 8002734:	4013      	ands	r3, r2
 8002736:	d016      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002738:	4b0e      	ldr	r3, [pc, #56]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800273a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273c:	4a10      	ldr	r2, [pc, #64]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800273e:	4013      	ands	r3, r2
 8002740:	0019      	movs	r1, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002746:	4b0b      	ldr	r3, [pc, #44]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002748:	430a      	orrs	r2, r1
 800274a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002750:	2380      	movs	r3, #128	@ 0x80
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	429a      	cmp	r2, r3
 8002756:	d106      	bne.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	4b05      	ldr	r3, [pc, #20]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800275e:	2180      	movs	r1, #128	@ 0x80
 8002760:	0449      	lsls	r1, r1, #17
 8002762:	430a      	orrs	r2, r1
 8002764:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002766:	2312      	movs	r3, #18
 8002768:	18fb      	adds	r3, r7, r3
 800276a:	781b      	ldrb	r3, [r3, #0]
}
 800276c:	0018      	movs	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	b006      	add	sp, #24
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40021000 	.word	0x40021000
 8002778:	efffffff 	.word	0xefffffff
 800277c:	fffff3ff 	.word	0xfffff3ff
 8002780:	fffffcff 	.word	0xfffffcff
 8002784:	fff3ffff 	.word	0xfff3ffff
 8002788:	ffcfffff 	.word	0xffcfffff
 800278c:	ffffcfff 	.word	0xffffcfff
 8002790:	ffff3fff 	.word	0xffff3fff
 8002794:	ffbfffff 	.word	0xffbfffff
 8002798:	feffffff 	.word	0xfeffffff

0800279c <memset>:
 800279c:	0003      	movs	r3, r0
 800279e:	1882      	adds	r2, r0, r2
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d100      	bne.n	80027a6 <memset+0xa>
 80027a4:	4770      	bx	lr
 80027a6:	7019      	strb	r1, [r3, #0]
 80027a8:	3301      	adds	r3, #1
 80027aa:	e7f9      	b.n	80027a0 <memset+0x4>

080027ac <__libc_init_array>:
 80027ac:	b570      	push	{r4, r5, r6, lr}
 80027ae:	2600      	movs	r6, #0
 80027b0:	4c0c      	ldr	r4, [pc, #48]	@ (80027e4 <__libc_init_array+0x38>)
 80027b2:	4d0d      	ldr	r5, [pc, #52]	@ (80027e8 <__libc_init_array+0x3c>)
 80027b4:	1b64      	subs	r4, r4, r5
 80027b6:	10a4      	asrs	r4, r4, #2
 80027b8:	42a6      	cmp	r6, r4
 80027ba:	d109      	bne.n	80027d0 <__libc_init_array+0x24>
 80027bc:	2600      	movs	r6, #0
 80027be:	f000 f819 	bl	80027f4 <_init>
 80027c2:	4c0a      	ldr	r4, [pc, #40]	@ (80027ec <__libc_init_array+0x40>)
 80027c4:	4d0a      	ldr	r5, [pc, #40]	@ (80027f0 <__libc_init_array+0x44>)
 80027c6:	1b64      	subs	r4, r4, r5
 80027c8:	10a4      	asrs	r4, r4, #2
 80027ca:	42a6      	cmp	r6, r4
 80027cc:	d105      	bne.n	80027da <__libc_init_array+0x2e>
 80027ce:	bd70      	pop	{r4, r5, r6, pc}
 80027d0:	00b3      	lsls	r3, r6, #2
 80027d2:	58eb      	ldr	r3, [r5, r3]
 80027d4:	4798      	blx	r3
 80027d6:	3601      	adds	r6, #1
 80027d8:	e7ee      	b.n	80027b8 <__libc_init_array+0xc>
 80027da:	00b3      	lsls	r3, r6, #2
 80027dc:	58eb      	ldr	r3, [r5, r3]
 80027de:	4798      	blx	r3
 80027e0:	3601      	adds	r6, #1
 80027e2:	e7f2      	b.n	80027ca <__libc_init_array+0x1e>
 80027e4:	0800284c 	.word	0x0800284c
 80027e8:	0800284c 	.word	0x0800284c
 80027ec:	08002850 	.word	0x08002850
 80027f0:	0800284c 	.word	0x0800284c

080027f4 <_init>:
 80027f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027f6:	46c0      	nop			@ (mov r8, r8)
 80027f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027fa:	bc08      	pop	{r3}
 80027fc:	469e      	mov	lr, r3
 80027fe:	4770      	bx	lr

08002800 <_fini>:
 8002800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002802:	46c0      	nop			@ (mov r8, r8)
 8002804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002806:	bc08      	pop	{r3}
 8002808:	469e      	mov	lr, r3
 800280a:	4770      	bx	lr
