Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul 19 12:14:46 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: re/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   65          inf        0.000                      0                   65           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.400ns  (logic 4.112ns (64.258%)  route 2.287ns (35.742%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  address_reg[1]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  address_reg[1]/Q
                         net (fo=4, routed)           2.287     2.709    out2_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.690     6.400 r  out2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.400    out2[1]
    P1                                                                r  out2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 3.980ns (65.688%)  route 2.079ns (34.312%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  address_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  address_reg[0]/Q
                         net (fo=5, routed)           2.079     2.538    out2_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.060 r  out2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.060    out2[0]
    L1                                                                r  out2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.112ns (71.028%)  route 1.677ns (28.972%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  address_reg[3]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  address_reg[3]/Q
                         net (fo=2, routed)           1.677     2.099    out2_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.690     5.789 r  out2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.789    out2[3]
    P3                                                                r  out2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.645ns  (logic 3.966ns (70.261%)  route 1.679ns (29.739%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  address_reg[2]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  address_reg[2]/Q
                         net (fo=3, routed)           1.679     2.138    out2_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507     5.645 r  out2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.645    out2[2]
    N3                                                                r  out2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            re/baudrate_counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.149ns  (logic 1.578ns (30.644%)  route 3.571ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.934     4.387    re/reset_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.511 r  re/baudrate_counter[0]_i_1/O
                         net (fo=12, routed)          0.637     5.149    re/baudrate_counter
    SLICE_X3Y74          FDRE                                         r  re/baudrate_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            re/baudrate_counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.149ns  (logic 1.578ns (30.644%)  route 3.571ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.934     4.387    re/reset_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.511 r  re/baudrate_counter[0]_i_1/O
                         net (fo=12, routed)          0.637     5.149    re/baudrate_counter
    SLICE_X3Y74          FDRE                                         r  re/baudrate_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            re/baudrate_counter_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.149ns  (logic 1.578ns (30.644%)  route 3.571ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.934     4.387    re/reset_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.511 r  re/baudrate_counter[0]_i_1/O
                         net (fo=12, routed)          0.637     5.149    re/baudrate_counter
    SLICE_X3Y74          FDRE                                         r  re/baudrate_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            re/baudrate_counter_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.149ns  (logic 1.578ns (30.644%)  route 3.571ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.934     4.387    re/reset_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.511 r  re/baudrate_counter[0]_i_1/O
                         net (fo=12, routed)          0.637     5.149    re/baudrate_counter
    SLICE_X3Y74          FDRE                                         r  re/baudrate_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            re/baudrate_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 1.578ns (31.400%)  route 3.447ns (68.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.934     4.387    re/reset_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.511 r  re/baudrate_counter[0]_i_1/O
                         net (fo=12, routed)          0.513     5.025    re/baudrate_counter
    SLICE_X3Y72          FDRE                                         r  re/baudrate_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            re/baudrate_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 1.578ns (31.400%)  route 3.447ns (68.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.934     4.387    re/reset_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.511 r  re/baudrate_counter[0]_i_1/O
                         net (fo=12, routed)          0.513     5.025    re/baudrate_counter
    SLICE_X3Y72          FDRE                                         r  re/baudrate_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/sample_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  re/inc_samplecounter_reg/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  re/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.075     0.203    re/inc_samplecounter_reg_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.099     0.302 r  re/sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    re/sample_counter[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  re/sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  re/bit_counter_reg[2]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  re/bit_counter_reg[2]/Q
                         net (fo=4, routed)           0.154     0.295    re/bit_counter_reg[2]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.045     0.340 r  re/flag_i_1/O
                         net (fo=1, routed)           0.000     0.340    re/flag_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  re/flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/inc_bitcounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/bit_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.703%)  route 0.181ns (49.297%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  re/inc_bitcounter_reg/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/inc_bitcounter_reg/Q
                         net (fo=2, routed)           0.065     0.206    re/inc_bitcounter_reg_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.045     0.251 r  re/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.116     0.367    re/bit_counter
    SLICE_X1Y76          FDRE                                         r  re/bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/inc_bitcounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/bit_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.703%)  route 0.181ns (49.297%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  re/inc_bitcounter_reg/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/inc_bitcounter_reg/Q
                         net (fo=2, routed)           0.065     0.206    re/inc_bitcounter_reg_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.045     0.251 r  re/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.116     0.367    re/bit_counter
    SLICE_X1Y76          FDRE                                         r  re/bit_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/inc_bitcounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/bit_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.703%)  route 0.181ns (49.297%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  re/inc_bitcounter_reg/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/inc_bitcounter_reg/Q
                         net (fo=2, routed)           0.065     0.206    re/inc_bitcounter_reg_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.045     0.251 r  re/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.116     0.367    re/bit_counter
    SLICE_X1Y76          FDRE                                         r  re/bit_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/inc_bitcounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/bit_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.703%)  route 0.181ns (49.297%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  re/inc_bitcounter_reg/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/inc_bitcounter_reg/Q
                         net (fo=2, routed)           0.065     0.206    re/inc_bitcounter_reg_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.045     0.251 r  re/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.116     0.367    re/bit_counter
    SLICE_X1Y76          FDRE                                         r  re/bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/baudrate_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/baudrate_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  re/baudrate_counter_reg[11]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/baudrate_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    re/baudrate_counter_reg[11]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  re/baudrate_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    re/baudrate_counter_reg[8]_i_1_n_4
    SLICE_X3Y74          FDRE                                         r  re/baudrate_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/baudrate_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/baudrate_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  re/baudrate_counter_reg[3]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/baudrate_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    re/baudrate_counter_reg[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  re/baudrate_counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.368    re/baudrate_counter_reg[0]_i_3_n_4
    SLICE_X3Y72          FDRE                                         r  re/baudrate_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/baudrate_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/baudrate_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  re/baudrate_counter_reg[7]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/baudrate_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    re/baudrate_counter_reg[7]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  re/baudrate_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    re/baudrate_counter_reg[4]_i_1_n_4
    SLICE_X3Y73          FDRE                                         r  re/baudrate_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            address_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.188ns (50.869%)  route 0.182ns (49.131%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  address_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  address_reg[0]/Q
                         net (fo=5, routed)           0.182     0.328    out2_OBUF[0]
    SLICE_X65Y75         LUT2 (Prop_lut2_I0_O)        0.042     0.370 r  address[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    p_0_in[1]
    SLICE_X65Y75         FDRE                                         r  address_reg[1]/D
  -------------------------------------------------------------------    -------------------





