<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-mpix-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-mpix-defs.h</h1><a href="cvmx-mpix-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-mpix-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon mpix.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_MPIX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_MPIX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mpix-defs_8h.html#a51eda98c0a04b54834415e514c24cc88" title="cvmx-mpix-defs.h">CVMX_MPIX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPIX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001000ull) + ((offset) &amp; 3) * 512;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-mpix-defs_8h.html#a51eda98c0a04b54834415e514c24cc88">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPIX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001070000001000ull) + ((offset) &amp; 3) * 512)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mpix-defs_8h.html#a4aa47cba79ca1007892e84d405c8cc08">CVMX_MPIX_DATX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 8)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPIX_DATX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001080ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x40ull) * 8;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-mpix-defs_8h.html#a4aa47cba79ca1007892e84d405c8cc08">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPIX_DATX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001070000001080ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x40ull) * 8)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mpix-defs_8h.html#ab9c96d52010eae1263adeda10ebc36e6">CVMX_MPIX_STS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPIX_STS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001008ull) + ((offset) &amp; 3) * 512;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-mpix-defs_8h.html#ab9c96d52010eae1263adeda10ebc36e6">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPIX_STS(offset) (CVMX_ADD_IO_SEG(0x0001070000001008ull) + ((offset) &amp; 3) * 512)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mpix-defs_8h.html#a2d0a2277d7637300cd244c8022d8235e">CVMX_MPIX_STS_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPIX_STS_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001018ull) + ((offset) &amp; 3) * 512;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-mpix-defs_8h.html#a2d0a2277d7637300cd244c8022d8235e">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPIX_STS_W1S(offset) (CVMX_ADD_IO_SEG(0x0001070000001018ull) + ((offset) &amp; 3) * 512)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mpix-defs_8h.html#a0914d0f8eb65ad7b1d79ed94fc9e32b7">CVMX_MPIX_TX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPIX_TX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001010ull) + ((offset) &amp; 3) * 512;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-mpix-defs_8h.html#a0914d0f8eb65ad7b1d79ed94fc9e32b7">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPIX_TX(offset) (CVMX_ADD_IO_SEG(0x0001070000001010ull) + ((offset) &amp; 3) * 512)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mpix-defs_8h.html#ae008501d20a339525e57cf58553d8572">CVMX_MPIX_WIDE_DAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPIX_WIDE_DAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001040ull) + ((offset) &amp; 3) * 512;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-mpix-defs_8h.html#ae008501d20a339525e57cf58553d8572">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPIX_WIDE_DAT(offset) (CVMX_ADD_IO_SEG(0x0001070000001040ull) + ((offset) &amp; 3) * 512)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00122"></a>00122 <span class="comment">/**</span>
<a name="l00123"></a>00123 <span class="comment"> * cvmx_mpi#_cfg</span>
<a name="l00124"></a>00124 <span class="comment"> *</span>
<a name="l00125"></a>00125 <span class="comment"> * This register provides configuration for the MPI/SPI interface.</span>
<a name="l00126"></a>00126 <span class="comment"> * Note that some of the MPI/SPI0 pins are multiplexed with UART and BOOT pins.</span>
<a name="l00127"></a>00127 <span class="comment"> *</span>
<a name="l00128"></a>00128 <span class="comment"> * MPI/SPI0 Pins:</span>
<a name="l00129"></a>00129 <span class="comment"> *   * SPI0_CK MPI/SPI0 clock; dedicated pin SPI_CK.</span>
<a name="l00130"></a>00130 <span class="comment"> *   * SPI0_DI MPI/SPI0 input; shared with UART0_DCD_L/SPI0_DI; enabled when MPI_CFG[ENABLE]=1.</span>
<a name="l00131"></a>00131 <span class="comment"> *   * SPI0_DO MPI/SPI0 output; shared with UART0_DTR_L/SPI0_DO; enabled when MPI_CFG[ENABLE]=1.</span>
<a name="l00132"></a>00132 <span class="comment"> *   * SPI0_CS0_L MPI/SPI0 chip0 select;</span>
<a name="l00133"></a>00133 <span class="comment"> *     shared with BOOT_CE_N[6], enabled when MPI_CFG[ENABLE]=1 and MPI_CFG[CSENA0]=1.</span>
<a name="l00134"></a>00134 <span class="comment"> *   * SPI0_CS1_L MPI/SPI0 chip1 select;</span>
<a name="l00135"></a>00135 <span class="comment"> *     shared with BOOT_CE_N[7], enabled when MPI_CFG[ENABLE]=1 and MPI_CFG[CSENA1]=1.</span>
<a name="l00136"></a>00136 <span class="comment"> *   * SPI0_CS2_L MPI/SPI0 chip2 select;</span>
<a name="l00137"></a>00137 <span class="comment"> *     shared with UART1_RTS_N, enabled when MPI_CFG[ENABLE]=1 and MPI_CFG[CSENA2]=1.</span>
<a name="l00138"></a>00138 <span class="comment"> *   * SPI0_CS3_L MPI/SPI0 chip3 select;</span>
<a name="l00139"></a>00139 <span class="comment"> *     shared with UART1_CTS_N, enabled when MPI_CFG[ENABLE]=1 and MPI_CFG[CSENA3]=1.</span>
<a name="l00140"></a>00140 <span class="comment"> *</span>
<a name="l00141"></a>00141 <span class="comment"> * MPI/SPI1 Pins:</span>
<a name="l00142"></a>00142 <span class="comment"> *   * SPI1_CK MPI/SPI1 clock; dedicated pin SPI1_CLK.</span>
<a name="l00143"></a>00143 <span class="comment"> *   * SPI1_DI MPI/SPI1 input; dedicated pin SPI1_DI.</span>
<a name="l00144"></a>00144 <span class="comment"> *   * SPI1_DO MPI/SPI1 output; dedicated pin SPI1_DO.</span>
<a name="l00145"></a>00145 <span class="comment"> *   * SPI1_CS_L MPI/SPI1 chip select; dedicated pin SPI1_CS_L (one chip select).</span>
<a name="l00146"></a>00146 <span class="comment"> *</span>
<a name="l00147"></a>00147 <span class="comment"> * MPI/SPI2 Pins:</span>
<a name="l00148"></a>00148 <span class="comment"> *   * SPI2_CK MPI/SPI1 clock; dedicated pin SPI2_CLK.</span>
<a name="l00149"></a>00149 <span class="comment"> *   * SPI2_DI MPI/SPI1 input; dedicated pin SPI2_DI.</span>
<a name="l00150"></a>00150 <span class="comment"> *   * SPI2_DO MPI/SPI1 output; dedicated pin SPI2_DO.</span>
<a name="l00151"></a>00151 <span class="comment"> *   * SPI2_CS_L MPI/SPI1 chip select; dedicated pin SPI2_CS_L (one chip select).</span>
<a name="l00152"></a>00152 <span class="comment"> */</span>
<a name="l00153"></a><a class="code" href="unioncvmx__mpix__cfg.html">00153</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__cfg.html" title="cvmx_mpi::_cfg">cvmx_mpix_cfg</a> {
<a name="l00154"></a><a class="code" href="unioncvmx__mpix__cfg.html#a635e2f9cc4878b7d103485c8c7776b81">00154</a>     uint64_t <a class="code" href="unioncvmx__mpix__cfg.html#a635e2f9cc4878b7d103485c8c7776b81">u64</a>;
<a name="l00155"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html">00155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html">cvmx_mpix_cfg_s</a> {
<a name="l00156"></a>00156 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#af4b2fb9e477c413e3f465801acd2cc97">reserved_29_63</a>               : 35;
<a name="l00158"></a>00158     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ac3abccbefb52b0e0ef3febaceed4631c">clkdiv</a>                       : 13; <span class="comment">/**&lt; Clock divisor.</span>
<a name="l00159"></a>00159 <span class="comment">                                                         _ SPI_CK = coprocessor clock / (2 * CLKDIV)</span>
<a name="l00160"></a>00160 <span class="comment">                                                         _ CLKDIV = coprocessor clock / (2 * SPI_CK) */</span>
<a name="l00161"></a>00161     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#afad23307765a4bfda65a99bc3b6e946a">csena3</a>                       : 1;  <span class="comment">/**&lt; SPI0_CS3_L pin enable, valid for SPI/MPI0 only:</span>
<a name="l00162"></a>00162 <span class="comment">                                                         0 = UART1_RTS_L/SPI_CS3_L pin is UART pin.</span>
<a name="l00163"></a>00163 <span class="comment">                                                         1 = UART1_RTS_L/SPI_CS3_L pin is MPI/SPI pin.</span>
<a name="l00164"></a>00164 <span class="comment">                                                             SPI_CS3_L drives UART1_RTS_L/SPI_CS3_L. */</span>
<a name="l00165"></a>00165     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a16167b58b21ba38ddd2ad4cb409f32c8">csena2</a>                       : 1;  <span class="comment">/**&lt; SPI0_CS2_L pin enable, valid for SPI/MPI0 only:</span>
<a name="l00166"></a>00166 <span class="comment">                                                         0 = UART1_CTS_L/SPI_CS2_L pin is UART pin.</span>
<a name="l00167"></a>00167 <span class="comment">                                                         1 = UART1_CTS_L/SPI_CS2_L pin is MPI/SPI pin.</span>
<a name="l00168"></a>00168 <span class="comment">                                                             SPI_CS2_L drives UART1_CTS_L/SPI_CS2_L. */</span>
<a name="l00169"></a>00169     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ad479d4da885a4bd9cfcb9af60d63ddb0">csena1</a>                       : 1;  <span class="comment">/**&lt; SPI0_CS1_L pin enable, valid for SPI/MPI0 only:</span>
<a name="l00170"></a>00170 <span class="comment">                                                         0 = BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is boot-bus pin.</span>
<a name="l00171"></a>00171 <span class="comment">                                                         1 = BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is MPI/SPI pin.</span>
<a name="l00172"></a>00172 <span class="comment">                                                             SPI_CS1_L drives BOOT_CE_N&lt;7&gt;/SPI_CS1_L. */</span>
<a name="l00173"></a>00173     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a3bb10d9c7bba563941cd66f2ad06bca9">csena0</a>                       : 1;  <span class="comment">/**&lt; SPI0_CS0_L pin enable, valid for SPI/MPI0 only:</span>
<a name="l00174"></a>00174 <span class="comment">                                                         0 = BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is boot-bus pin.</span>
<a name="l00175"></a>00175 <span class="comment">                                                         1 = BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is MPI/SPI pin.</span>
<a name="l00176"></a>00176 <span class="comment">                                                             SPI_CS0_L drives BOOT_CE_N&lt;6&gt;/SPI_CS0_L. */</span>
<a name="l00177"></a>00177     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ae0f3d4eb14a1ca8b67ca612350d8a5e9">cslate</a>                       : 1;  <span class="comment">/**&lt; SPIx_CSn_L late.</span>
<a name="l00178"></a>00178 <span class="comment">                                                         0 = SPIx_CSn_L asserts 1/2 SPI_CK cycle before the transaction.</span>
<a name="l00179"></a>00179 <span class="comment">                                                         1 = SPIx_CSn_L asserts coincident with the transaction. */</span>
<a name="l00180"></a>00180     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a050dc82099cdb57ba58ee78cdc8474f5">tritx</a>                        : 1;  <span class="comment">/**&lt; Tristate TX. Used only when WIREOR = 1</span>
<a name="l00181"></a>00181 <span class="comment">                                                         0 = SPIx_DO port is driven when slave is not expected to be driving.</span>
<a name="l00182"></a>00182 <span class="comment">                                                         1 = SPIx_DO port is tristated when not transmitting. */</span>
<a name="l00183"></a>00183     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a62c68a47917ab1cc6aef27cce6fbb12f">idleclks</a>                     : 2;  <span class="comment">/**&lt; Idle clocks. When set, guarantees idle SPI_CK cycles between commands. */</span>
<a name="l00184"></a>00184     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ae9b00bf41e4f1b86de011cdf755798dd">cshi</a>                         : 1;  <span class="comment">/**&lt; SPI_CSn_L high: 1 = SPI_CSn_L is asserted high, 0 = SPI_CSn_L is asserted low. */</span>
<a name="l00185"></a>00185     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a70d444ce3f6b3d5b34f95cee8818cf38">reserved_5_6</a>                 : 2;
<a name="l00186"></a>00186     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#aa7bbe56412b4d167ec5ce2c1ce6a5dd2">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; Shift LSB first: 0 = shift MSB first, 1 = shift LSB first. */</span>
<a name="l00187"></a>00187     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a353fa93a81704ff95ea0795b46ea3508">wireor</a>                       : 1;  <span class="comment">/**&lt; Wire-OR DO and DI.</span>
<a name="l00188"></a>00188 <span class="comment">                                                         0 = SPIx_DO and SPIx_DI are separate wires (SPI). SPIx_DO port is always driven.</span>
<a name="l00189"></a>00189 <span class="comment">                                                         1 = SPIx_DO/DI is all from SPIx_DO port (MPI). SPIx_DO pin is tristated when not</span>
<a name="l00190"></a>00190 <span class="comment">                                                         transmitting.</span>
<a name="l00191"></a>00191 <span class="comment">                                                         If WIREOR = 1, SPIx_DI port is not used by the MPI/SPI engine. */</span>
<a name="l00192"></a>00192     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a8a4e0f89f465648ce17d31bd65b801f6">clk_cont</a>                     : 1;  <span class="comment">/**&lt; Clock control.</span>
<a name="l00193"></a>00193 <span class="comment">                                                         0 = clock idles to value given by IDLELO after completion of MPI/SPI transaction.</span>
<a name="l00194"></a>00194 <span class="comment">                                                         1 = clock never idles, requires SPIx_CSn_L deassertion/assertion between commands. */</span>
<a name="l00195"></a>00195     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#adb8074ec59c9e8670b0690c9c537f7ec">idlelo</a>                       : 1;  <span class="comment">/**&lt; Clock idle low/clock invert.</span>
<a name="l00196"></a>00196 <span class="comment">                                                         0 = SPIx_CK idles high, first transition is high-to-low. This mode corresponds to SPI</span>
<a name="l00197"></a>00197 <span class="comment">                                                         Block</span>
<a name="l00198"></a>00198 <span class="comment">                                                         Guide options CPOL = 1, CPHA = 1.</span>
<a name="l00199"></a>00199 <span class="comment">                                                         1 = SPIx_CK idles low, first transition is low-to-high. This mode corresponds to SPI Block</span>
<a name="l00200"></a>00200 <span class="comment">                                                         Guide options CPOL = 0, CPHA = 0. */</span>
<a name="l00201"></a>00201     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#aee649698d6f655d7be6a48a66e07c46a">enable</a>                       : 1;  <span class="comment">/**&lt; MPI/SPI core enable, this bit needs to be set before any SPI/MPI transactions.</span>
<a name="l00202"></a>00202 <span class="comment">                                                         This bit is valid for SPI/MPI 0-2. */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#else</span>
<a name="l00204"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#aee649698d6f655d7be6a48a66e07c46a">00204</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#aee649698d6f655d7be6a48a66e07c46a">enable</a>                       : 1;
<a name="l00205"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#adb8074ec59c9e8670b0690c9c537f7ec">00205</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#adb8074ec59c9e8670b0690c9c537f7ec">idlelo</a>                       : 1;
<a name="l00206"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a8a4e0f89f465648ce17d31bd65b801f6">00206</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a8a4e0f89f465648ce17d31bd65b801f6">clk_cont</a>                     : 1;
<a name="l00207"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a353fa93a81704ff95ea0795b46ea3508">00207</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a353fa93a81704ff95ea0795b46ea3508">wireor</a>                       : 1;
<a name="l00208"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#aa7bbe56412b4d167ec5ce2c1ce6a5dd2">00208</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#aa7bbe56412b4d167ec5ce2c1ce6a5dd2">lsbfirst</a>                     : 1;
<a name="l00209"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a70d444ce3f6b3d5b34f95cee8818cf38">00209</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a70d444ce3f6b3d5b34f95cee8818cf38">reserved_5_6</a>                 : 2;
<a name="l00210"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ae9b00bf41e4f1b86de011cdf755798dd">00210</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ae9b00bf41e4f1b86de011cdf755798dd">cshi</a>                         : 1;
<a name="l00211"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a62c68a47917ab1cc6aef27cce6fbb12f">00211</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a62c68a47917ab1cc6aef27cce6fbb12f">idleclks</a>                     : 2;
<a name="l00212"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a050dc82099cdb57ba58ee78cdc8474f5">00212</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a050dc82099cdb57ba58ee78cdc8474f5">tritx</a>                        : 1;
<a name="l00213"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ae0f3d4eb14a1ca8b67ca612350d8a5e9">00213</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ae0f3d4eb14a1ca8b67ca612350d8a5e9">cslate</a>                       : 1;
<a name="l00214"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a3bb10d9c7bba563941cd66f2ad06bca9">00214</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a3bb10d9c7bba563941cd66f2ad06bca9">csena0</a>                       : 1;
<a name="l00215"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ad479d4da885a4bd9cfcb9af60d63ddb0">00215</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ad479d4da885a4bd9cfcb9af60d63ddb0">csena1</a>                       : 1;
<a name="l00216"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a16167b58b21ba38ddd2ad4cb409f32c8">00216</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#a16167b58b21ba38ddd2ad4cb409f32c8">csena2</a>                       : 1;
<a name="l00217"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#afad23307765a4bfda65a99bc3b6e946a">00217</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#afad23307765a4bfda65a99bc3b6e946a">csena3</a>                       : 1;
<a name="l00218"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ac3abccbefb52b0e0ef3febaceed4631c">00218</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#ac3abccbefb52b0e0ef3febaceed4631c">clkdiv</a>                       : 13;
<a name="l00219"></a><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#af4b2fb9e477c413e3f465801acd2cc97">00219</a>     uint64_t <a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html#af4b2fb9e477c413e3f465801acd2cc97">reserved_29_63</a>               : 35;
<a name="l00220"></a>00220 <span class="preprocessor">#endif</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpix__cfg.html#ae771633f142543e4099e08881e575c16">s</a>;
<a name="l00222"></a><a class="code" href="unioncvmx__mpix__cfg.html#a573f3fdb7c5315273a0218c6643fa3e5">00222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__cfg_1_1cvmx__mpix__cfg__s.html">cvmx_mpix_cfg_s</a>                <a class="code" href="unioncvmx__mpix__cfg.html#a573f3fdb7c5315273a0218c6643fa3e5">cnf75xx</a>;
<a name="l00223"></a>00223 };
<a name="l00224"></a><a class="code" href="cvmx-mpix-defs_8h.html#ac2f35f92f0f93d2bb5dfa224bbfeffb2">00224</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__cfg.html" title="cvmx_mpi::_cfg">cvmx_mpix_cfg</a> <a class="code" href="unioncvmx__mpix__cfg.html" title="cvmx_mpi::_cfg">cvmx_mpix_cfg_t</a>;
<a name="l00225"></a>00225 <span class="comment"></span>
<a name="l00226"></a>00226 <span class="comment">/**</span>
<a name="l00227"></a>00227 <span class="comment"> * cvmx_mpi#_dat#</span>
<a name="l00228"></a>00228 <span class="comment"> */</span>
<a name="l00229"></a><a class="code" href="unioncvmx__mpix__datx.html">00229</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__datx.html" title="cvmx_mpi::_dat#">cvmx_mpix_datx</a> {
<a name="l00230"></a><a class="code" href="unioncvmx__mpix__datx.html#a55b087ac09b17f2c08379dbaaa8cc6aa">00230</a>     uint64_t <a class="code" href="unioncvmx__mpix__datx.html#a55b087ac09b17f2c08379dbaaa8cc6aa">u64</a>;
<a name="l00231"></a><a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html">00231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html">cvmx_mpix_datx_s</a> {
<a name="l00232"></a>00232 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html#a4db31436d0ec3af6287e074ddb50bc2f">reserved_8_63</a>                : 56;
<a name="l00234"></a>00234     uint64_t <a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html#ab0d818c3ecc507c74d3042c0340870c8">data</a>                         : 8;  <span class="comment">/**&lt; Data to transmit/receive. */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#else</span>
<a name="l00236"></a><a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html#ab0d818c3ecc507c74d3042c0340870c8">00236</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html#ab0d818c3ecc507c74d3042c0340870c8">data</a>                         : 8;
<a name="l00237"></a><a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html#a4db31436d0ec3af6287e074ddb50bc2f">00237</a>     uint64_t <a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html#a4db31436d0ec3af6287e074ddb50bc2f">reserved_8_63</a>                : 56;
<a name="l00238"></a>00238 <span class="preprocessor">#endif</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpix__datx.html#a42bc93a82ea091fdc3613f40c65ab191">s</a>;
<a name="l00240"></a><a class="code" href="unioncvmx__mpix__datx.html#a4f4b5dfd339f15b15c6846608258e415">00240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__datx_1_1cvmx__mpix__datx__s.html">cvmx_mpix_datx_s</a>               <a class="code" href="unioncvmx__mpix__datx.html#a4f4b5dfd339f15b15c6846608258e415">cnf75xx</a>;
<a name="l00241"></a>00241 };
<a name="l00242"></a><a class="code" href="cvmx-mpix-defs_8h.html#a585076fcf6d1df23251f3ffc8ccbf980">00242</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__datx.html" title="cvmx_mpi::_dat#">cvmx_mpix_datx</a> <a class="code" href="unioncvmx__mpix__datx.html" title="cvmx_mpi::_dat#">cvmx_mpix_datx_t</a>;
<a name="l00243"></a>00243 <span class="comment"></span>
<a name="l00244"></a>00244 <span class="comment">/**</span>
<a name="l00245"></a>00245 <span class="comment"> * cvmx_mpi#_sts</span>
<a name="l00246"></a>00246 <span class="comment"> */</span>
<a name="l00247"></a><a class="code" href="unioncvmx__mpix__sts.html">00247</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__sts.html" title="cvmx_mpi::_sts">cvmx_mpix_sts</a> {
<a name="l00248"></a><a class="code" href="unioncvmx__mpix__sts.html#a9c8c592906b6ceca638f827d43cd8947">00248</a>     uint64_t <a class="code" href="unioncvmx__mpix__sts.html#a9c8c592906b6ceca638f827d43cd8947">u64</a>;
<a name="l00249"></a><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html">00249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html">cvmx_mpix_sts_s</a> {
<a name="l00250"></a>00250 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#ad30a3677c4456f2e034f78dbd8d7a002">reserved_13_63</a>               : 51;
<a name="l00252"></a>00252     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a1b7870afeac353d0f0875a8817f49066">rxnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes written for the transaction. */</span>
<a name="l00253"></a>00253     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a2fe4d9cf344e0e312466ac26a28a7772">reserved_2_7</a>                 : 6;
<a name="l00254"></a>00254     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a8531e08895827934a3aa7f130eff68a6">mpi_intr</a>                     : 1;  <span class="comment">/**&lt; MPI interrupt on transaction done. Throws MPI_INTSN_E::MPI_STS_INTR. */</span>
<a name="l00255"></a>00255     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a8b7fd1bfcef49683f9443ae133c980fe">busy</a>                         : 1;  <span class="comment">/**&lt; Busy.</span>
<a name="l00256"></a>00256 <span class="comment">                                                         0 = No MPI/SPI transaction in progress.</span>
<a name="l00257"></a>00257 <span class="comment">                                                         1 = MPI/SPI engine is processing a transaction. */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#else</span>
<a name="l00259"></a><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a8b7fd1bfcef49683f9443ae133c980fe">00259</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a8b7fd1bfcef49683f9443ae133c980fe">busy</a>                         : 1;
<a name="l00260"></a><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a8531e08895827934a3aa7f130eff68a6">00260</a>     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a8531e08895827934a3aa7f130eff68a6">mpi_intr</a>                     : 1;
<a name="l00261"></a><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a2fe4d9cf344e0e312466ac26a28a7772">00261</a>     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a2fe4d9cf344e0e312466ac26a28a7772">reserved_2_7</a>                 : 6;
<a name="l00262"></a><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a1b7870afeac353d0f0875a8817f49066">00262</a>     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#a1b7870afeac353d0f0875a8817f49066">rxnum</a>                        : 5;
<a name="l00263"></a><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#ad30a3677c4456f2e034f78dbd8d7a002">00263</a>     uint64_t <a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html#ad30a3677c4456f2e034f78dbd8d7a002">reserved_13_63</a>               : 51;
<a name="l00264"></a>00264 <span class="preprocessor">#endif</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpix__sts.html#a648a61e75934b826e645227f857e984c">s</a>;
<a name="l00266"></a><a class="code" href="unioncvmx__mpix__sts.html#a12a8ebc4519e033a0b6d4ffb582283e1">00266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__sts_1_1cvmx__mpix__sts__s.html">cvmx_mpix_sts_s</a>                <a class="code" href="unioncvmx__mpix__sts.html#a12a8ebc4519e033a0b6d4ffb582283e1">cnf75xx</a>;
<a name="l00267"></a>00267 };
<a name="l00268"></a><a class="code" href="cvmx-mpix-defs_8h.html#a14ef7931757d755fecc64436bf1f573a">00268</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__sts.html" title="cvmx_mpi::_sts">cvmx_mpix_sts</a> <a class="code" href="unioncvmx__mpix__sts.html" title="cvmx_mpi::_sts">cvmx_mpix_sts_t</a>;
<a name="l00269"></a>00269 <span class="comment"></span>
<a name="l00270"></a>00270 <span class="comment">/**</span>
<a name="l00271"></a>00271 <span class="comment"> * cvmx_mpi#_sts_w1s</span>
<a name="l00272"></a>00272 <span class="comment"> *</span>
<a name="l00273"></a>00273 <span class="comment"> * This register sets MPI_STS() interrupts.</span>
<a name="l00274"></a>00274 <span class="comment"> *</span>
<a name="l00275"></a>00275 <span class="comment"> */</span>
<a name="l00276"></a><a class="code" href="unioncvmx__mpix__sts__w1s.html">00276</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__sts__w1s.html" title="cvmx_mpi::_sts_w1s">cvmx_mpix_sts_w1s</a> {
<a name="l00277"></a><a class="code" href="unioncvmx__mpix__sts__w1s.html#aa687a73de941ac630c13da5a43f6251e">00277</a>     uint64_t <a class="code" href="unioncvmx__mpix__sts__w1s.html#aa687a73de941ac630c13da5a43f6251e">u64</a>;
<a name="l00278"></a><a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html">00278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html">cvmx_mpix_sts_w1s_s</a> {
<a name="l00279"></a>00279 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a7ec0d2dc0f356a94ce2f63e6a42d3c9a">reserved_2_63</a>                : 62;
<a name="l00281"></a>00281     uint64_t <a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a45c58f090796efe7237690dbe668f571">mpi_intr_w1s</a>                 : 1;  <span class="comment">/**&lt; Reads or sets MPI_STS[MPI_INTR]. */</span>
<a name="l00282"></a>00282     uint64_t <a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a60e1fd2bf145b4d5dec2fd48b8da085c">reserved_0_0</a>                 : 1;
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a60e1fd2bf145b4d5dec2fd48b8da085c">00284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a60e1fd2bf145b4d5dec2fd48b8da085c">reserved_0_0</a>                 : 1;
<a name="l00285"></a><a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a45c58f090796efe7237690dbe668f571">00285</a>     uint64_t <a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a45c58f090796efe7237690dbe668f571">mpi_intr_w1s</a>                 : 1;
<a name="l00286"></a><a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a7ec0d2dc0f356a94ce2f63e6a42d3c9a">00286</a>     uint64_t <a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html#a7ec0d2dc0f356a94ce2f63e6a42d3c9a">reserved_2_63</a>                : 62;
<a name="l00287"></a>00287 <span class="preprocessor">#endif</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpix__sts__w1s.html#a746362df6f97fab40a4938f6e8465dbf">s</a>;
<a name="l00289"></a><a class="code" href="unioncvmx__mpix__sts__w1s.html#aced678ce9ee0c006cb5bed36c8ece68c">00289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__sts__w1s_1_1cvmx__mpix__sts__w1s__s.html">cvmx_mpix_sts_w1s_s</a>            <a class="code" href="unioncvmx__mpix__sts__w1s.html#aced678ce9ee0c006cb5bed36c8ece68c">cnf75xx</a>;
<a name="l00290"></a>00290 };
<a name="l00291"></a><a class="code" href="cvmx-mpix-defs_8h.html#a9498843f6338b293e9410a42ed66391a">00291</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__sts__w1s.html" title="cvmx_mpi::_sts_w1s">cvmx_mpix_sts_w1s</a> <a class="code" href="unioncvmx__mpix__sts__w1s.html" title="cvmx_mpi::_sts_w1s">cvmx_mpix_sts_w1s_t</a>;
<a name="l00292"></a>00292 <span class="comment"></span>
<a name="l00293"></a>00293 <span class="comment">/**</span>
<a name="l00294"></a>00294 <span class="comment"> * cvmx_mpi#_tx</span>
<a name="l00295"></a>00295 <span class="comment"> */</span>
<a name="l00296"></a><a class="code" href="unioncvmx__mpix__tx.html">00296</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__tx.html" title="cvmx_mpi::_tx">cvmx_mpix_tx</a> {
<a name="l00297"></a><a class="code" href="unioncvmx__mpix__tx.html#ab590519ab3c02a7bd73d53fc4d71bd09">00297</a>     uint64_t <a class="code" href="unioncvmx__mpix__tx.html#ab590519ab3c02a7bd73d53fc4d71bd09">u64</a>;
<a name="l00298"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html">00298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html">cvmx_mpix_tx_s</a> {
<a name="l00299"></a>00299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ada6fff7fdfea5f44e8d6385687e02439">reserved_22_63</a>               : 42;
<a name="l00301"></a>00301     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ac57067e9752ac8660e8a68177a840e43">csid</a>                         : 2;  <span class="comment">/**&lt; Which CS to assert for this transaction */</span>
<a name="l00302"></a>00302     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a57a45a7b93cf163c933454a919d0dbb7">reserved_17_19</a>               : 3;
<a name="l00303"></a>00303     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a8594723c9df52b6e48a456d5a1cfab8e">leavecs</a>                      : 1;  <span class="comment">/**&lt; Leave SPIx_CSn_L asserted.</span>
<a name="l00304"></a>00304 <span class="comment">                                                         0 = deassert SPIx_CSn_L after the transaction is done.</span>
<a name="l00305"></a>00305 <span class="comment">                                                         1 = leave SPI_CSn_L asserted after the transaction is done. */</span>
<a name="l00306"></a>00306     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#aa71afe4647fe9efb79475c0fbf046971">reserved_13_15</a>               : 3;
<a name="l00307"></a>00307     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ad225e1bee398655a7a9f45ac5dddbc7c">txnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes to transmit. */</span>
<a name="l00308"></a>00308     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a1d77d14d42370d8a221dca8ba0d588f1">reserved_5_7</a>                 : 3;
<a name="l00309"></a>00309     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a629d225f8107c5ba51fe9e308ae29606">totnum</a>                       : 5;  <span class="comment">/**&lt; Total number of bytes to shift (transmit and receive). */</span>
<a name="l00310"></a>00310 <span class="preprocessor">#else</span>
<a name="l00311"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a629d225f8107c5ba51fe9e308ae29606">00311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a629d225f8107c5ba51fe9e308ae29606">totnum</a>                       : 5;
<a name="l00312"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a1d77d14d42370d8a221dca8ba0d588f1">00312</a>     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a1d77d14d42370d8a221dca8ba0d588f1">reserved_5_7</a>                 : 3;
<a name="l00313"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ad225e1bee398655a7a9f45ac5dddbc7c">00313</a>     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ad225e1bee398655a7a9f45ac5dddbc7c">txnum</a>                        : 5;
<a name="l00314"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#aa71afe4647fe9efb79475c0fbf046971">00314</a>     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#aa71afe4647fe9efb79475c0fbf046971">reserved_13_15</a>               : 3;
<a name="l00315"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a8594723c9df52b6e48a456d5a1cfab8e">00315</a>     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a8594723c9df52b6e48a456d5a1cfab8e">leavecs</a>                      : 1;
<a name="l00316"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a57a45a7b93cf163c933454a919d0dbb7">00316</a>     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#a57a45a7b93cf163c933454a919d0dbb7">reserved_17_19</a>               : 3;
<a name="l00317"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ac57067e9752ac8660e8a68177a840e43">00317</a>     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ac57067e9752ac8660e8a68177a840e43">csid</a>                         : 2;
<a name="l00318"></a><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ada6fff7fdfea5f44e8d6385687e02439">00318</a>     uint64_t <a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html#ada6fff7fdfea5f44e8d6385687e02439">reserved_22_63</a>               : 42;
<a name="l00319"></a>00319 <span class="preprocessor">#endif</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpix__tx.html#aa37604bbd7eccda2277fd04bb7afbd98">s</a>;
<a name="l00321"></a><a class="code" href="unioncvmx__mpix__tx.html#a736158803069746e8708b48a2408e286">00321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__tx_1_1cvmx__mpix__tx__s.html">cvmx_mpix_tx_s</a>                 <a class="code" href="unioncvmx__mpix__tx.html#a736158803069746e8708b48a2408e286">cnf75xx</a>;
<a name="l00322"></a>00322 };
<a name="l00323"></a><a class="code" href="cvmx-mpix-defs_8h.html#a5f3c56126b793559477b05ae67b27004">00323</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__tx.html" title="cvmx_mpi::_tx">cvmx_mpix_tx</a> <a class="code" href="unioncvmx__mpix__tx.html" title="cvmx_mpi::_tx">cvmx_mpix_tx_t</a>;
<a name="l00324"></a>00324 <span class="comment"></span>
<a name="l00325"></a>00325 <span class="comment">/**</span>
<a name="l00326"></a>00326 <span class="comment"> * cvmx_mpi#_wide_dat</span>
<a name="l00327"></a>00327 <span class="comment"> */</span>
<a name="l00328"></a><a class="code" href="unioncvmx__mpix__wide__dat.html">00328</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__wide__dat.html" title="cvmx_mpi::_wide_dat">cvmx_mpix_wide_dat</a> {
<a name="l00329"></a><a class="code" href="unioncvmx__mpix__wide__dat.html#a06f9a71acabdd1e8a22d70577aae3e7a">00329</a>     uint64_t <a class="code" href="unioncvmx__mpix__wide__dat.html#a06f9a71acabdd1e8a22d70577aae3e7a">u64</a>;
<a name="l00330"></a><a class="code" href="structcvmx__mpix__wide__dat_1_1cvmx__mpix__wide__dat__s.html">00330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__wide__dat_1_1cvmx__mpix__wide__dat__s.html">cvmx_mpix_wide_dat_s</a> {
<a name="l00331"></a>00331 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__wide__dat_1_1cvmx__mpix__wide__dat__s.html#ad2bf4f711b7c7ac5afa25bde10af5005">data</a>                         : 64; <span class="comment">/**&lt; Data to transmit/receive. */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#else</span>
<a name="l00334"></a><a class="code" href="structcvmx__mpix__wide__dat_1_1cvmx__mpix__wide__dat__s.html#ad2bf4f711b7c7ac5afa25bde10af5005">00334</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpix__wide__dat_1_1cvmx__mpix__wide__dat__s.html#ad2bf4f711b7c7ac5afa25bde10af5005">data</a>                         : 64;
<a name="l00335"></a>00335 <span class="preprocessor">#endif</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpix__wide__dat.html#a689c68cbbd696808f797f304b240457a">s</a>;
<a name="l00337"></a><a class="code" href="unioncvmx__mpix__wide__dat.html#a8c8014dbe589a106ad85c454036d9df0">00337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpix__wide__dat_1_1cvmx__mpix__wide__dat__s.html">cvmx_mpix_wide_dat_s</a>           <a class="code" href="unioncvmx__mpix__wide__dat.html#a8c8014dbe589a106ad85c454036d9df0">cnf75xx</a>;
<a name="l00338"></a>00338 };
<a name="l00339"></a><a class="code" href="cvmx-mpix-defs_8h.html#a81eb58c01b29f9cb563ab6283fffea85">00339</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpix__wide__dat.html" title="cvmx_mpi::_wide_dat">cvmx_mpix_wide_dat</a> <a class="code" href="unioncvmx__mpix__wide__dat.html" title="cvmx_mpi::_wide_dat">cvmx_mpix_wide_dat_t</a>;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
