Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Nov 26 18:19:10 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   180 |
|    Minimum number of control sets                        |   180 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   497 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   180 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     1 |
| >= 16              |   108 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             842 |          202 |
| No           | No                    | Yes                    |             129 |           45 |
| No           | Yes                   | No                     |             335 |          105 |
| Yes          | No                    | No                     |             581 |          177 |
| Yes          | No                    | Yes                    |              82 |           18 |
| Yes          | Yes                   | No                     |            3926 |         1226 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                  | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                    | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                  | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | AD9220/count[0]                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                             |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                         | am_bp_debug/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                        |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                        |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                        |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                        |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/ii[2]_i_2_n_0                                                                                                                                                                                                                                | AM_BP_sec_2/ii[2]_i_1_n_0                                                                                                                                                                                                               |                2 |              5 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                      |                2 |              5 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/ii[2]_i_2_n_0                                                                                                                                                                                                                                | AM_BP_sec_3/ii[2]_i_1_n_0                                                                                                                                                                                                               |                4 |              6 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/ii[2]_i_2_n_0                                                                                                                                                                                                                                | AM_BP_sec_1/ii[2]_i_1_n_0                                                                                                                                                                                                               |                3 |              6 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                          |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                               | am_bp_debug/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                             |                2 |              7 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                            | am_bp_debug/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                             |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                               |                2 |              7 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                        | am_bp_debug/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                       |                2 |              9 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                  |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                3 |             11 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                      | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                   |                3 |             12 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             12 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                           | am_bp_debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                3 |             12 |
|  clk_100mhz_IBUF_BUFG                   | AD9220/sample_offset[11]_i_1_n_0                                                                                                                                                                                                                         | sw_IBUF[15]                                                                                                                                                                                                                             |                2 |             12 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                7 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/filt_out[33]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             23 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/filt_out[33]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             23 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[2][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                8 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[3][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                3 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[4][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |               11 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[4][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                7 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[5][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                8 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[1][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |               14 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[6][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |               12 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[7][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |               12 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x[0][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |               10 |             24 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[0][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                7 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[1][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                8 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[3][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                8 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[3][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                9 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[5][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                7 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[6][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                7 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[7][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |               12 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[2][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                6 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[1][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                6 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x[0][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                8 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[7][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |               12 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[6][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                9 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[5][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                7 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[4][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                4 |             24 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x[2][23]_i_1_n_0                                                                                                                                                                                                                             | sw_IBUF[15]                                                                                                                                                                                                                             |                6 |             24 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  clk_100mhz_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/filt_out[33]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             34 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             36 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               11 |             36 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | am_bp_debug/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                  |                7 |             43 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | sw_IBUF[15]                                                                                                                                                                                                                             |               21 |             73 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y_sum[0]_i_1_n_0                                                                                                                                                                                                                             | AM_BP_sec_1/x_sum[0]_i_1_n_0                                                                                                                                                                                                            |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y_sum[0]_i_1_n_0                                                                                                                                                                                                                             | AM_BP_sec_3/x_sum[0]_i_1_n_0                                                                                                                                                                                                            |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/x_sum0                                                                                                                                                                                                                                       | AM_BP_sec_3/x_sum[0]_i_1_n_0                                                                                                                                                                                                            |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[0][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[1][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               41 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[2][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               39 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[3][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               39 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[4][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               43 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[5][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               44 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[6][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               37 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_3/y[7][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               45 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/x_sum0                                                                                                                                                                                                                                       | AM_BP_sec_2/y_sum                                                                                                                                                                                                                       |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[0][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[1][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               31 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[2][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               30 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[3][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               31 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[4][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[5][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[6][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               25 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y[7][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               38 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_2/y_sum[0]_i_1_n_0                                                                                                                                                                                                                             | AM_BP_sec_2/y_sum                                                                                                                                                                                                                       |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/x_sum0                                                                                                                                                                                                                                       | AM_BP_sec_1/x_sum[0]_i_1_n_0                                                                                                                                                                                                            |               26 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[0][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               27 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[1][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               28 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[2][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               27 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[3][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               27 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[4][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               29 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[5][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               27 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[6][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               32 |            101 |
|  clk_100mhz_IBUF_BUFG                   | AM_BP_sec_1/y[7][100]_i_1_n_0                                                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |               42 |            101 |
|  clk_100mhz_IBUF_BUFG                   | am_bp_debug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               26 |            103 |
|  clk_100mhz_IBUF_BUFG                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              179 |            841 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


