INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2025.1.110.2.15
INFO     : Compiled: Jun 21 2025.
INFO     : 
INFO     : Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

INFO     : Reading project database "D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60_Demo.xml"
INFO     : Analyzing Verilog file 'D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(186): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(205): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(231): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(279): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(285): compiling module 'EFX_OSC_V3' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(294): compiling module 'EFX_FPLL_V1' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(348): compiling module 'EFX_JTAG_V1' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(357): compiling module 'EFX_JTAG_CTRL' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(364): compiling module 'EFX_LVDS_RX_V1' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(381): compiling module 'EFX_LVDS_TX_V1' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(399): compiling module 'EFX_LVDS_RX_V2' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(426): compiling module 'EFX_LVDS_TX_V2' [VERI-1018]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v(446): compiling module 'EFX_LVDS_BIDIR_V2' [VERI-1018]
INFO     : Reading project database "D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60_Demo.xml"
INFO     : ***** Beginning Analysis ... *****
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO\W0_FIFO.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO\R0_FIFO.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/DdrCtrl\DdrCtrl.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO_8\W0_FIFO_8.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO_64\W0_FIFO_64.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/FIFO_W48R24\FIFO_W48R24.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO_8\R0_FIFO_8.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO_16\R0_FIFO_16.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO_32\W0_FIFO_32.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/afifo_w32r8_reshape\afifo_w32r8_reshape.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W8R8_D2048_YUV\W8R8_D2048_YUV.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/afifo_w24d16_r24d16\afifo_w24d16_r24d16.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO_32\R0_FIFO_32.v' [SORT-1002]
INFO     : default VHDL library search path is now "D:/engineering/fenity/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file 'D:/engineering/fenity/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fenity/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fenity/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v' [VERI-1482]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(674): undeclared symbol 'w_csi_rx_clk', assumed default net type 'wire' [VERI-2561]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(675): undeclared symbol 'config_data', assumed default net type 'wire' [VERI-2561]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(676): undeclared symbol 'config_data_valid', assumed default net type 'wire' [VERI-2561]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\ddr_rw_ctrl.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\i2c_timing_ctrl_16bit.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\CMOS_Capture_RAW_Gray.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\I2C_MT9M001_Gray_Config.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_para.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_driver.v' [VERI-1482]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_driver.v(37): analyzing included file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src/lcd_para.v' [VERI-1328]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_driver.v(37): back to file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_driver.v' [VERI-2320]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\hdmi_tx_ip.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\encode.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\serdes_4b_10to1.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\I2C_SC130GS_12801024_4Lanes_Config.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\PWMLite.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_display.v' [VERI-1482]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_display.v(48): analyzing included file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src/lcd_para.v' [VERI-1328]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_display.v(48): back to file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_display.v' [VERI-2320]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\dsi\dsi_init.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\Sensor_Image_XYCrop.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\I2C_AR0135_1280720_Config.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\AXI4_AWARMux.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lvds\LCDDual2LVDS.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\tmds_channel.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\VIP_RAW8_RGB888.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\VIP_Matrix_Generate_3X3_8Bit.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\BoundCrop\FrameBoundCrop.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\I2C_AD2020_1280960_FPS60_1Lane_Config.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\i2c_timing_ctrl_reg16_dat8_wronly.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\common_uese\delay_reg.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\common_uese\Row_Line_Counter.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\MIPIRx1LaneFre.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/dsi_tx\dsi_tx.sv' [VERI-1482]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/dsi_tx\dsi_tx.sv(6299): undeclared symbol '**', assumed default net type '**' [VERI-2561]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/dsi_tx\dsi_tx.sv(6299): undeclared symbol '**', assumed default net type '**' [VERI-2561]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/div_u39_u31\div_u39_u31.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/div_u27_u21\div_u27_u21.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/div_u26_u10\div_u26_u10.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/div_u29_u21\div_u29_u21.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv' [VERI-1482]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(267): analyzing included file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/ddr3_controller.vh' [VERI-1328]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(267): back to file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv' [VERI-2320]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(590): undeclared symbol '**', assumed default net type '**' [VERI-2561]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(595): analyzing included file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/ddr3_controller.vh' [VERI-1328]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(595): back to file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv' [VERI-2320]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1604): analyzing included file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/ddr3_controller.vh' [VERI-1328]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1604): back to file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv' [VERI-2320]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1858): analyzing included file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/ddr3_controller.vh' [VERI-1328]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1858): back to file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv' [VERI-2320]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2165): analyzing included file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/ddr3_controller.vh' [VERI-1328]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2165): back to file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv' [VERI-2320]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2616): analyzing included file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/ddr3_controller.vh' [VERI-1328]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2616): back to file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv' [VERI-2320]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO/W0_FIFO.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO/R0_FIFO.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/FIFO_W48R24/FIFO_W48R24.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_64/W0_FIFO_64.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_8/W0_FIFO_8.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_8/R0_FIFO_8.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_16/R0_FIFO_16.sv' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv' [VERI-1482]
INFO     : Analysis took 0.731604 seconds.
INFO     : 	Analysis took 0.578125 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 53.616 MB, end = 69.068 MB, delta = 15.452 MB
INFO     : 	Analysis peak virtual memory usage = 69.068 MB
INFO     : Analysis resident set memory usage: begin = 57.536 MB, end = 75.616 MB, delta = 18.08 MB
INFO     : 	Analysis peak resident set memory usage = 75.616 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(599): port 'cal_shift_val' remains unconnected for this instance [VERI-1927]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1312): port 'axi_awid' remains unconnected for this instance [VERI-1927]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1405): port 'TMDS_Clk_p' remains unconnected for this instance [VERI-1927]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(6): compiling module 'example_top' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(739): using initial value of 'r_axi_addr' since it is never assigned [VERI-1220]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(740): using initial value of 'r_axi_wdata' since it is never assigned [VERI-1220]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(742): using initial value of 'r_axi_sel' since it is never assigned [VERI-1220]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(430): expression size 32 truncated to fit in target size 1 [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(184): port 'wr_busy' remains unconnected for this instance [VERI-1927]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(184): port 'wr_data' is not connected on this instance [VERI-2435]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(49): compiling module 'DdrCtrl' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1859): compiling module 'efx_ddr3_soft_controller_0beb1a70fc464157bf2c712e987924b0' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2496): port '**' is not connected on this instance [VERI-2435]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2496): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2611): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2611): expression size ** truncated to fit in target size ** [VERI-1209]
INFO     : D:/engineering/fenity/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2496): actual bit length ** differs from formal bit length *** for port '**' [VERI-1330]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2611): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2611): expression size ** truncated to fit in target size ** [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2611): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2611): expression size ** truncated to fit in target size ** [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2496): actual bit length ** differs from formal bit length *** for port '**' [VERI-1330]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3274): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1663): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(590): port '**' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(590): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1786): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1853): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1786): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): extracting RAM for identifier '**' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(262): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(222): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): extracting RAM for identifier '**' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): extracting RAM for identifier '**' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3295): compiling module 'efx_fifo_top_0beb1a70fc464157bf2c712e987924b0(FAMILY="TITANIUM",BYPASS_RESET_SYNC=1,MODE="FWFT",DEPTH=64,DATA_WIDTH=128,OUTPUT_REG=1,PROGRAMMABLE_FULL="NONE",PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROGRAMMABLE_EMPTY="NONE",PROG_EMPTY_ASSERT=0,PROG_EMPTY_NEGATE=2)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3615): compiling module 'efx_fifo_ram_0beb1a70fc464157bf2c712e987924b0(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3652): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4256): compiling module 'efx_fifo_ctl_0beb1a70fc464157bf2c712e987924b0(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4699): compiling module 'efx_fifo_bin2gray_0beb1a70fc464157bf2c712e987924b0(WIDTH=7)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4129): compiling module 'efx_asyncreg_0beb1a70fc464157bf2c712e987924b0(WIDTH=7,ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3931): compiling module 'efx_fifo_gray2bin_0beb1a70fc464157bf2c712e987924b0(WIDTH=7)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3931): compiling module 'efx_fifo_gray2bin_0beb1a70fc464157bf2c712e987924b0(WIDTH=6)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3931): compiling module 'efx_fifo_gray2bin_0beb1a70fc464157bf2c712e987924b0' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3931): compiling module 'efx_fifo_gray2bin_0beb1a70fc464157bf2c712e987924b0(WIDTH=4)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3931): compiling module 'efx_fifo_gray2bin_0beb1a70fc464157bf2c712e987924b0(WIDTH=3)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3931): compiling module 'efx_fifo_gray2bin_0beb1a70fc464157bf2c712e987924b0(WIDTH=2)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(590): actual bit length ** differs from formal bit length *** for port '**' [VERI-1330]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): extracting RAM for identifier '**' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1599): extracting RAM for identifier '**' [VERI-2571]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1460): port '**' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1460): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4817): port '**' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4817): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3295): compiling module 'efx_fifo_top_0beb1a70fc464157bf2c712e987924b0(FAMILY="TITANIUM",BYPASS_RESET_SYNC=1,DEPTH=64,DATA_WIDTH=1,PIPELINE_REG=0,OPTIONAL_FLAGS=0,OUTPUT_REG=1,PROGRAMMABLE_FULL="NONE",PROG_FULL_ASSERT=62,PROG_FULL_NEGATE=62,PROGRAMMABLE_EMPTY="NONE",PROG_EMPTY_ASSERT=0,PROG_EMPTY_NEGATE=2)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3615): compiling module 'efx_fifo_ram_0beb1a70fc464157bf2c712e987924b0(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(3652): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4256): compiling module 'efx_fifo_ctl_0beb1a70fc464157bf2c712e987924b0(SYNC_CLK=0,WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PIPELINE_REG=0,ALMOST_FLAG=0,PROG_FULL_ASSERT=62,PROG_FULL_NEGATE=62,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,HANDSHAKE_FLAG=0,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4817): actual bit length ** differs from formal bit length *** for port '**' [VERI-1330]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(4817): input port '**' is not connected on this instance [VDB-1013]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2160): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2160): extracting RAM for identifier '**' [VERI-2571]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1460): expression size ** truncated to fit in target size ** [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1460): net '**' does not have a driver [VDB-1002]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(590): net '**' does not have a driver [VDB-1002]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(590): input port '**' is not connected on this instance [VDB-1013]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1786): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1853): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(1726): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(2496): input port '**' is not connected on this instance [VDB-1013]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl/DdrCtrl.sv(117): input port 'wr_data[127]' is not connected on this instance [VDB-1013]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(566): actual bit length 4 differs from formal bit length 8 for port 'axi_aid' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(573): actual bit length 4 differs from formal bit length 8 for port 'axi_wid' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(582): actual bit length 4 differs from formal bit length 8 for port 'axi_bid' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(588): actual bit length 4 differs from formal bit length 8 for port 'axi_rid' [VERI-1330]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\AXI4_AWARMux.v(11): compiling module 'AXI4_AWARMux(AID_LEN=4)' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\AXI4_AWARMux.v(90): expression size 2 truncated to fit in target size 1 [VERI-1209]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\i2c_timing_ctrl_16bit.v(410): compiling module 'i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=10000)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(102): port 'a_wr_rst_i' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(49): compiling module 'afifo_w24d16_r24d16' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(302): compiling module 'efx_fifo_top_e6ed8a032dd84cbfbb5b787a93bb94a7(FAMILY="TITANIUM",MODE="FWFT",DEPTH=16,DATA_WIDTH=24,OPTIONAL_FLAGS=0,PROGRAMMABLE_FULL="NONE",PROG_FULL_ASSERT=13,PROG_FULL_NEGATE=13,PROGRAMMABLE_EMPTY="NONE",PROG_EMPTY_ASSERT=0,PROG_EMPTY_NEGATE=0,OVERFLOW_PROTECT=0,UNDERFLOW_PROTECT=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(1362): compiling module 'efx_resetsync_e6ed8a032dd84cbfbb5b787a93bb94a7(ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(1407): compiling module 'efx_asyncreg_e6ed8a032dd84cbfbb5b787a93bb94a7(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(622): compiling module 'efx_fifo_ram_e6ed8a032dd84cbfbb5b787a93bb94a7(FAMILY="TITANIUM",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(659): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(934): compiling module 'efx_fifo_ctl_e6ed8a032dd84cbfbb5b787a93bb94a7(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=16,WADDR_WIDTH=4,RADDR_WIDTH=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=13,PROG_FULL_NEGATE=13,HANDSHAKE_FLAG=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(213): compiling module 'efx_fifo_bin2gray_e6ed8a032dd84cbfbb5b787a93bb94a7' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(1407): compiling module 'efx_asyncreg_e6ed8a032dd84cbfbb5b787a93bb94a7(WIDTH=5,ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(125): compiling module 'efx_fifo_gray2bin_e6ed8a032dd84cbfbb5b787a93bb94a7' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(125): compiling module 'efx_fifo_gray2bin_e6ed8a032dd84cbfbb5b787a93bb94a7(WIDTH=4)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(125): compiling module 'efx_fifo_gray2bin_e6ed8a032dd84cbfbb5b787a93bb94a7(WIDTH=3)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(125): compiling module 'efx_fifo_gray2bin_e6ed8a032dd84cbfbb5b787a93bb94a7(WIDTH=2)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16/afifo_w24d16_r24d16.sv(88): input port 'a_wr_rst_i' is not connected on this instance [VDB-1013]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(668): actual bit length 8 differs from formal bit length 9 for port 'i2c_config_index' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(670): actual bit length 8 differs from formal bit length 9 for port 'i2c_config_size' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(675): actual bit length 1 differs from formal bit length 24 for port 'config_data' [VERI-1330]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\cmos_i2c\I2C_AD2020_1280960_FPS60_1Lane_Config.v(18): compiling module 'I2C_AD2020_1280960_FPS60_1Lane_Config' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(684): actual bit length 8 differs from formal bit length 9 for port 'LUT_INDEX' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(686): actual bit length 8 differs from formal bit length 9 for port 'LUT_SIZE' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(696): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(697): expression size 5 truncated to fit in target size 4 [VERI-1209]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\PWMLite.v(10): compiling module 'PWMLite' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\PWMLite.v(22): expression size 8 truncated to fit in target size 7 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(857): expression size 3 truncated to fit in target size 2 [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(49): compiling module 'csi_rx' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(5437): compiling module 'efx_csi2_rx_3dd51eff6c434e5aaeb30d7677ebc6c4(tINIT_NS=1000,NUM_DATA_LANE=1,CLOCK_FREQ_MHZ=96,DPHY_CLOCK_MODE="Discontinuous",ENABLE_USER_DESKEWCAL=1'b0,ENABLE_VCX=1'b0,PACK_TYPE=15)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(6165): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(6898): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(6695): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(6376): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(6740): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(4804): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(252): compiling module 'efx_asyncreg_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(252): compiling module 'efx_asyncreg_3dd51eff6c434e5aaeb30d7677ebc6c4' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(5427): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(4008): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(4008): expression size ** truncated to fit in target size ** [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(4235): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(1234): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(1234): assignment and/or driver for '**' inside static function '**' is not preserved [VERI-2457]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(5929): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(6919): compiling module 'efx_fifo_top_3dd51eff6c434e5aaeb30d7677ebc6c4(SYNC_CLK=1,MODE="FWFT",DEPTH=16,DATA_WIDTH=8,OPTIONAL_FLAGS=0,PROGRAMMABLE_FULL="NONE",PROG_FULL_ASSERT=16,PROG_FULL_NEGATE=16,PROGRAMMABLE_EMPTY="NONE",PROG_EMPTY_ASSERT=0,PROG_EMPTY_NEGATE=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7708): compiling module 'efx_resetsync_3dd51eff6c434e5aaeb30d7677ebc6c4(ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(252): compiling module 'efx_asyncreg_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7239): compiling module 'efx_fifo_ram_3dd51eff6c434e5aaeb30d7677ebc6c4(WR_DEPTH=16,RD_DEPTH=16,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7276): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7764): compiling module 'efx_fifo_ctl_3dd51eff6c434e5aaeb30d7677ebc6c4(MODE="FWFT",WR_DEPTH=16,WADDR_WIDTH=4,RADDR_WIDTH=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=16,PROG_FULL_NEGATE=16,HANDSHAKE_FLAG=0,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(1157): port '**' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(1157): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(252): compiling module 'efx_asyncreg_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=2)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(252): compiling module 'efx_asyncreg_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=16)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(1157): expression size ** truncated to fit in target size ** [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(2473): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(2604): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(2604): expression size ** truncated to fit in target size ** [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(2762): compiling module '**' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(2762): expression size ** truncated to fit in target size ** [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(2841): compiling module '**' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(6919): compiling module 'efx_fifo_top_3dd51eff6c434e5aaeb30d7677ebc6c4(MODE="FWFT",DEPTH=1024,DATA_WIDTH=64,OPTIONAL_FLAGS=0,PROGRAMMABLE_FULL="NONE",PROG_FULL_ASSERT=1024,PROG_FULL_NEGATE=1024,PROG_EMPTY_ASSERT=1,PROG_EMPTY_NEGATE=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7239): compiling module 'efx_fifo_ram_3dd51eff6c434e5aaeb30d7677ebc6c4(WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=64,RDATA_WIDTH=64,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7276): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7764): compiling module 'efx_fifo_ctl_3dd51eff6c434e5aaeb30d7677ebc6c4(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=1024,PROG_FULL_NEGATE=1024,PROGRAMMABLE_EMPTY="STATIC_DUAL",PROG_EMPTY_ASSERT=1,PROG_EMPTY_NEGATE=1,HANDSHAKE_FLAG=0,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(8207): compiling module 'efx_fifo_bin2gray_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=11)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(252): compiling module 'efx_asyncreg_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=11,ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=11)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=10)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=9)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=8)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=7)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=6)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=4)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=3)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/csi_rx\csi_rx.sv(7555): compiling module 'efx_fifo_gray2bin_3dd51eff6c434e5aaeb30d7677ebc6c4(WIDTH=2)' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(922): actual bit length 4 differs from formal bit length 1 for port 'Rx_LP_D_P' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(923): actual bit length 4 differs from formal bit length 1 for port 'Rx_LP_D_N' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(933): actual bit length 4 differs from formal bit length 1 for port 'Rx_HS_enable_D' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(934): actual bit length 4 differs from formal bit length 1 for port 'LVDS_termen_D' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(935): actual bit length 4 differs from formal bit length 1 for port 'fifo_rd_enable' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(936): actual bit length 4 differs from formal bit length 1 for port 'fifo_rd_empty' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(939): actual bit length 32 differs from formal bit length 1 for port 'u_dly_enable_D' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(964): actual bit length 8 differs from formal bit length 6 for port 'datatype' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(989): actual bit length 8 differs from formal bit length 6 for port 'axi_awaddr' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(998): actual bit length 32 differs from formal bit length 1 for port 'axi_bready' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1000): actual bit length 8 differs from formal bit length 6 for port 'axi_araddr' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1004): actual bit length 32 differs from formal bit length 1 for port 'axi_rready' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1022): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1023): expression size 7 truncated to fit in target size 6 [VERI-1209]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\common_uese\Row_Line_Counter.v(4): compiling module 'Row_Line_Counter' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\common_uese\Row_Line_Counter.v(57): expression size 12 truncated to fit in target size 11 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\common_uese\Row_Line_Counter.v(77): expression size 12 truncated to fit in target size 11 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1081): expression size 12 truncated to fit in target size 11 [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(102): port 'a_wr_rst_i' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(49): compiling module 'afifo_w32r8_reshape' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(302): compiling module 'efx_fifo_top_98bf2245469a43c9ab528390c6b4db0d(FAMILY="TITANIUM",MODE="FWFT",DEPTH=4096,OPTIONAL_FLAGS=0,PROGRAMMABLE_FULL="NONE",PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROGRAMMABLE_EMPTY="NONE",PROG_EMPTY_ASSERT=0,PROG_EMPTY_NEGATE=0,ASYM_WIDTH_RATIO=2,ENDIANESS=1,OVERFLOW_PROTECT=0,UNDERFLOW_PROTECT=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(1362): compiling module 'efx_resetsync_98bf2245469a43c9ab528390c6b4db0d(ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(1407): compiling module 'efx_asyncreg_98bf2245469a43c9ab528390c6b4db0d(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(622): compiling module 'efx_fifo_ram_98bf2245469a43c9ab528390c6b4db0d(FAMILY="TITANIUM",WR_DEPTH=4096,RD_DEPTH=16384,WDATA_WIDTH=32,WADDR_WIDTH=12,RADDR_WIDTH=14,OUTPUT_REG=0,ENDIANESS=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(659): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(934): compiling module 'efx_fifo_ctl_98bf2245469a43c9ab528390c6b4db0d(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=4096,WADDR_WIDTH=12,RADDR_WIDTH=14,ASYM_WIDTH_RATIO=2,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,HANDSHAKE_FLAG=0)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(1222): expression size 32 truncated to fit in target size 13 [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(1223): expression size 32 truncated to fit in target size 15 [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(213): compiling module 'efx_fifo_bin2gray_98bf2245469a43c9ab528390c6b4db0d(WIDTH=15)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(1407): compiling module 'efx_asyncreg_98bf2245469a43c9ab528390c6b4db0d(WIDTH=15,ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=15)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=14)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=13)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=12)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=11)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=10)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=9)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=8)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=7)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=6)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=4)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=3)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(125): compiling module 'efx_fifo_gray2bin_98bf2245469a43c9ab528390c6b4db0d(WIDTH=2)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(213): compiling module 'efx_fifo_bin2gray_98bf2245469a43c9ab528390c6b4db0d(WIDTH=13)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(1407): compiling module 'efx_asyncreg_98bf2245469a43c9ab528390c6b4db0d(WIDTH=13,ACTIVE_LOW=0)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape/afifo_w32r8_reshape.sv(88): input port 'a_wr_rst_i' is not connected on this instance [VDB-1013]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1104): actual bit length 11 differs from formal bit length 15 for port 'rd_datacount_o' [VERI-1330]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\common_uese\delay_reg.v(31): compiling module 'delay_reg(delay_level=1280)' [VERI-1018]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\Sensor_Image_XYCrop.v(32): compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1194): expression size 64 truncated to fit in target size 8 [VERI-1209]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\VIP_RAW8_RGB888.v(31): compiling module 'VIP_RAW8_RGB888(IMG_HDISP=1280,IMG_VDISP=720)' [VERI-1018]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\VIP_Matrix_Generate_3X3_8Bit.v(35): compiling module 'VIP_Matrix_Generate_3X3_8Bit(IMG_HDISP=14'b010100000000,IMG_VDISP=14'b01011010000)' [VERI-1018]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v(2): compiling module 'Line_Shift_RAM_8Bit(DATA_DEPTH=14'b010100000000)' [VERI-1018]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v(64): extracting RAM for identifier 'r_ram' [VERI-2571]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v(2): compiling module 'Line_Shift_RAM_8Bit(DATA_DEPTH=14'b010100000000,DELAY_NUM=1)' [VERI-1018]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v(64): extracting RAM for identifier 'r_ram' [VERI-2571]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(2): compiling module 'axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=3686400,C_W_WIDTH=32,C_R_WIDTH=32)' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(91): expression size 32 truncated to fit in target size 16 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(113): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(114): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(196): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(238): expression size 2 truncated to fit in target size 1 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(257): expression size 23 truncated to fit in target size 22 [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(110): port 'a_wr_rst_i' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(49): compiling module 'W0_FIFO_32' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(310): compiling module 'efx_fifo_top_91316e9b91504a93af6a06eaf4aa1b46(FAMILY="TITANIUM",SYNC_STAGE=3,MODE="FWFT",DEPTH=2048,OPTIONAL_FLAGS=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=1536,PROG_FULL_NEGATE=1536,PROGRAMMABLE_EMPTY="STATIC_SINGLE",PROG_EMPTY_ASSERT=127,PROG_EMPTY_NEGATE=128,ASYM_WIDTH_RATIO=6)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(1370): compiling module 'efx_resetsync_91316e9b91504a93af6a06eaf4aa1b46(ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(1415): compiling module 'efx_asyncreg_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(630): compiling module 'efx_fifo_ram_91316e9b91504a93af6a06eaf4aa1b46(FAMILY="TITANIUM",WR_DEPTH=2048,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=11,OUTPUT_REG=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(667): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(942): compiling module 'efx_fifo_ctl_91316e9b91504a93af6a06eaf4aa1b46_renamed_due_excessive_length_1' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(1245): expression size 32 truncated to fit in target size 12 [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(1246): expression size 32 truncated to fit in target size 10 [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(221): compiling module 'efx_fifo_bin2gray_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=10)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(1415): compiling module 'efx_asyncreg_91316e9b91504a93af6a06eaf4aa1b46(ASYNC_STAGE=3,WIDTH=10,ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=10)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=9)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=8)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=7)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=6)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=4)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=3)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=2)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(221): compiling module 'efx_fifo_bin2gray_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=12)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(1415): compiling module 'efx_asyncreg_91316e9b91504a93af6a06eaf4aa1b46(ASYNC_STAGE=3,WIDTH=12,ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=12)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(133): compiling module 'efx_fifo_gray2bin_91316e9b91504a93af6a06eaf4aa1b46(WIDTH=11)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32/W0_FIFO_32.sv(92): input port 'a_wr_rst_i' is not connected on this instance [VDB-1013]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(116): port 'a_wr_rst_i' remains unconnected for this instance [VERI-1927]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(49): compiling module 'R0_FIFO_32' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(316): compiling module 'efx_fifo_top_e6e58b90888d4b9a93e63183124665fa(FAMILY="TITANIUM",SYNC_STAGE=3,MODE="FWFT",DATA_WIDTH=128,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=256,PROG_FULL_NEGATE=256,PROGRAMMABLE_EMPTY="NONE",PROG_EMPTY_ASSERT=2,PROG_EMPTY_NEGATE=3,ASYM_WIDTH_RATIO=2)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(1376): compiling module 'efx_resetsync_e6e58b90888d4b9a93e63183124665fa(ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(1421): compiling module 'efx_asyncreg_e6e58b90888d4b9a93e63183124665fa(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(636): compiling module 'efx_fifo_ram_e6e58b90888d4b9a93e63183124665fa(FAMILY="TITANIUM",RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=32,RADDR_WIDTH=11,OUTPUT_REG=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(673): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(948): compiling module 'efx_fifo_ctl_e6e58b90888d4b9a93e63183124665fa(SYNC_CLK=0,SYNC_STAGE=3,MODE="FWFT",RADDR_WIDTH=11,ASYM_WIDTH_RATIO=2,RAM_MUX_RATIO=4,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=256,PROG_FULL_NEGATE=256,PROG_EMPTY_ASSERT=2,PROG_EMPTY_NEGATE=3,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(1236): expression size 32 truncated to fit in target size 10 [VERI-1209]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(1237): expression size 32 truncated to fit in target size 12 [VERI-1209]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(227): compiling module 'efx_fifo_bin2gray_e6e58b90888d4b9a93e63183124665fa(WIDTH=12)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(1421): compiling module 'efx_asyncreg_e6e58b90888d4b9a93e63183124665fa(ASYNC_STAGE=3,WIDTH=12,ACTIVE_LOW=0)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=12)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=11)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=10)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=9)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=8)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=7)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=6)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=4)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=3)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(139): compiling module 'efx_fifo_gray2bin_e6e58b90888d4b9a93e63183124665fa(WIDTH=2)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(227): compiling module 'efx_fifo_bin2gray_e6e58b90888d4b9a93e63183124665fa(WIDTH=10)' [VERI-1018]
INFO     : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(1421): compiling module 'efx_asyncreg_e6e58b90888d4b9a93e63183124665fa(ASYNC_STAGE=3,WIDTH=10,ACTIVE_LOW=0)' [VERI-1018]
WARNING  : D:/engineering/fpga/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32/R0_FIFO_32.sv(95): input port 'a_wr_rst_i' is not connected on this instance [VDB-1013]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(464): expression size 17 truncated to fit in target size 16 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\axi\axi4_ctrl.v(574): expression size 23 truncated to fit in target size 22 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1284): actual bit length 32 differs from formal bit length 4 for port 'axi_bid' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1285): actual bit length 32 differs from formal bit length 2 for port 'axi_bresp' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1286): actual bit length 32 differs from formal bit length 1 for port 'axi_bvalid' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1296): actual bit length 32 differs from formal bit length 2 for port 'axi_rresp' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1311): actual bit length 8 differs from formal bit length 32 for port 'tp_o' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1313): expression size 8 truncated to fit in target size 4 [VERI-1209]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_driver.v(39): compiling module 'lcd_driver' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\lcd_driver.v(145): expression size 14 truncated to fit in target size 12 [VERI-1209]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\BoundCrop\FrameBoundCrop.v(6): compiling module 'FrameBoundCrop(SKIP_ROWS=4,SKIP_COLS=2,TOTAL_ROWS=720,TOTAL_COLS=1280)' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\BoundCrop\FrameBoundCrop.v(44): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\BoundCrop\FrameBoundCrop.v(45): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\BoundCrop\FrameBoundCrop.v(46): expression size 3 truncated to fit in target size 2 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\BoundCrop\FrameBoundCrop.v(53): expression size 13 truncated to fit in target size 12 [VERI-1209]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\isp\BoundCrop\FrameBoundCrop.v(61): expression size 13 truncated to fit in target size 12 [VERI-1209]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v(7): compiling module 'rgb2dvi(ENABLE_OSERDES=0)' [VERI-1018]
INFO     : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\tmds_channel.v(4): compiling module 'tmds_channel' [VERI-1018]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v(50): actual bit length 32 differs from formal bit length 4 for port 'data_island_data' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v(52): actual bit length 4 differs from formal bit length 3 for port 'mode' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v(58): actual bit length 32 differs from formal bit length 4 for port 'data_island_data' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v(60): actual bit length 4 differs from formal bit length 3 for port 'mode' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v(66): actual bit length 32 differs from formal bit length 4 for port 'data_island_data' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\src\hdmi_ip\rgb2dvi.v(68): actual bit length 4 differs from formal bit length 3 for port 'mode' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1387): actual bit length 32 differs from formal bit length 1 for port 'oe_i' [VERI-1330]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(415): net 'w_dev_index_o[7]' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(416): net 'w_dev_cmd_o[7]' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(417): net 'w_dev_wdata_o[31]' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(418): net 'w_dev_wvalid_o' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(422): net 'w_spi_ssn_o' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(423): net 'w_spi_data_o[3]' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(440): net 'w_lcd_b_o[7]' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1255): net 'lcd_request' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(675): net 'config_data' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(676): net 'config_data_valid' does not have a driver [VDB-1002]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(906): input port 'Rx_HS_D_4[7]' remains unconnected for this instance [VDB-1053]
WARNING  : D:\engineering\fpga\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1385): input port 'SerialClk' is not connected on this instance [VDB-1013]
INFO     : Elaboration took 0.433109 seconds.
INFO     : 	Elaboration took 0.40625 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 69.068 MB, end = 124.8 MB, delta = 55.732 MB
INFO     : 	Elaboration peak virtual memory usage = 124.8 MB
INFO     : Elaboration resident set memory usage: begin = 75.636 MB, end = 132.48 MB, delta = 56.844 MB
INFO     : 	Elaboration peak resident set memory usage = 132.48 MB
INFO     : ***** Ending Elaboration ... *****
ERROR    : Elaboration of module 'example_top' failed. Please check previous error messages. [EFX-0021]
INFO     : The entire flow of EFX_MAP took 1.8774 seconds.
INFO     : 	The entire flow of EFX_MAP took 1.4375 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_MAP virtual memory usage: begin = 18.036 MB, end = 124.8 MB, delta = 106.764 MB
INFO     : 	The entire flow of EFX_MAP peak virtual memory usage = 124.8 MB
INFO     : The entire flow of EFX_MAP resident set memory usage: begin = 16.712 MB, end = 132.484 MB, delta = 115.772 MB
INFO     : 	The entire flow of EFX_MAP peak resident set memory usage = 132.484 MB
