// Seed: 3022591298
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wire id_6,
    input wor id_7,
    output wire id_8,
    output tri0 id_9,
    input wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    output wor module_0,
    output tri0 id_14,
    input uwire id_15,
    input wand id_16,
    input wand id_17,
    output tri id_18,
    input tri0 id_19,
    input wire id_20,
    output wor id_21,
    input wor id_22,
    output tri1 id_23,
    input tri0 id_24,
    output supply1 id_25,
    input wand id_26,
    output tri1 id_27,
    output tri id_28,
    output uwire id_29,
    input wand id_30,
    input uwire id_31
);
  wand id_33 = id_4, id_34;
  logic [7:0] id_35;
  id_36(
      id_1, 1 / 1
  ); id_37(
      .id_0(id_18), .id_1(id_3#(.id_2(1)))
  );
  assign id_35[1] = 1'd0;
  tri1 id_38 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    output wand id_2
);
  module_0(
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0
  );
endmodule
