#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~6.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~6.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 2
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~61.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~61.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 3
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~62.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~62.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 4
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~63.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~63.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 5
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~1.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~1.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 6
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~2.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~2.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 7
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~3.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~3.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 8
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~4.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~4.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 9
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~5.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~5.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 10
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~60.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~60.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 11
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~7.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~7.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 12
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~8.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~8.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 13
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~9.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~9.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 14
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~10.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~10.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 15
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~11.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~11.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 16
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~12.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~12.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 17
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~13.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~13.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 18
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~45.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~45.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 19
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~59.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~59.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 20
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~58.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~58.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 21
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~57.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~57.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 22
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~56.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~56.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 23
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~55.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~55.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 24
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~54.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~54.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 25
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~53.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~53.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 26
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~0.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~0.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                          4.395

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.395
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.862


#Path 27
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~52.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~52.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 28
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~51.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~51.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 29
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~50.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~50.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 30
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~49.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~49.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 31
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~48.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~48.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 32
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~47.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~47.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 33
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~46.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~46.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 34
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~15.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~15.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 35
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~14.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~14.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 36
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~44.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~44.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 37
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~43.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~43.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 38
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~42.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~42.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 39
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~41.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~41.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 40
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~40.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~40.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 41
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~39.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~39.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 42
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~38.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~38.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 43
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~37.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~37.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 44
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~36.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~36.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 45
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~35.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~35.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 46
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~34.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~34.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 47
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~33.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~33.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 48
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~32.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~32.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 49
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~31.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~31.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 50
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~29.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~29.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 51
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~30.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~30.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 52
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~16.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~16.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 53
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~17.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~17.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 54
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~18.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~18.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 55
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~19.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~19.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 56
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~20.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~20.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 57
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~21.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~21.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 58
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~22.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~22.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 59
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~23.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~23.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 60
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~24.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~24.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 61
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~25.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~25.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 62
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~26.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~26.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 63
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~27.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~27.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 64
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~28.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~28.addr[6] (single_port_ram)                       4.229     4.395
data arrival time                                                                                                                           4.395

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.395
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.862


#Path 65
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~47.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~47.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 66
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~46.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~46.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 67
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~45.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~45.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 68
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~44.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~44.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 69
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~43.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~43.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 70
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~42.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~42.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 71
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~41.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~41.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 72
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~40.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~40.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 73
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~39.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~39.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 74
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~38.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~38.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 75
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~37.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~37.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 76
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~36.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~36.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 77
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~35.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~35.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 78
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~34.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~34.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 79
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~33.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~33.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 80
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~32.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~32.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 81
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~56.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~56.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 82
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~22.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~22.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 83
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~63.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~63.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 84
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~62.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~62.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 85
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~61.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~61.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 86
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~60.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~60.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 87
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~59.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~59.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 88
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~58.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~58.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 89
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~57.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~57.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 90
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~48.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~48.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 91
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~55.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~55.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 92
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~54.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~54.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 93
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~53.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~53.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 94
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~52.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~52.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 95
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~51.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~51.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 96
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~50.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~50.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 97
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~49.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~49.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 98
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~30.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~30.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                           4.393

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.509    -0.467
data required time                                                                                                                         -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.467
data arrival time                                                                                                                          -4.393
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.859


#Path 99
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~0.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~0.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                          4.393

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.393
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.859


#Path 100
Startpoint: matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~1.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^c_addr_muxed_10_13_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~1.addr[5] (single_port_ram)                       4.226     4.393
data arrival time                                                                                                                          4.393

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_13.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.393
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.859


#End of timing report
