// Seed: 1222872370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  assign module_1.id_0 = 0;
  inout wire id_5;
  output tri0 id_4;
  output tri0 id_3;
  output wire id_2;
  inout wand id_1;
  assign id_3 = -1 == -1;
  assign id_1 = 1;
  assign id_4 = -1;
  assign id_5 = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2
    , id_10,
    output supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri id_8
);
  logic id_11;
  ;
  and primCall (id_7, id_11, id_4, id_2, id_6);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10
  );
endmodule
