(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param16 = ((+({(8'h9c)} ? ((8'ha9) - (8'ha7)) : {(8'h9d)})) ? (-(^((8'hab) >= (8'h9f)))) : ({((8'ha2) ? (8'h9e) : (8'ha0))} >> ((&(8'hac)) ? {(8'hb0)} : ((8'haa) ? (8'haa) : (8'h9c))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire [(3'h6):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire15;
  wire signed [(4'h9):(1'h0)] wire14;
  wire [(3'h4):(1'h0)] wire13;
  wire [(4'h8):(1'h0)] wire12;
  wire signed [(3'h7):(1'h0)] wire9;
  wire signed [(3'h7):(1'h0)] wire8;
  wire signed [(4'hb):(1'h0)] wire7;
  wire signed [(3'h6):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  reg [(4'h8):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg10 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg4 = (1'h0);
  assign y = {wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg11,
                 reg10,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= wire3;
    end
  assign wire5 = $unsigned($signed($signed({(8'h9c)})));
  assign wire6 = (wire1[(3'h6):(1'h0)] - wire1[(3'h5):(2'h2)]);
  assign wire7 = (8'ha2);
  assign wire8 = wire6;
  assign wire9 = ((wire3 ?
                         ((-wire5) < $signed(wire1)) : (wire3 ?
                             wire5[(1'h1):(1'h0)] : ((8'ha0) & wire1))) ?
                     wire0 : (reg4 ?
                         $unsigned((wire2 <<< wire3)) : ((^~wire7) ?
                             $signed(wire2) : (wire7 ? wire2 : reg4))));
  always
    @(posedge clk) begin
      reg10 <= (!(((reg4 ? wire0 : (8'haf)) && (8'ha4)) >= ((wire0 ?
          (8'ha7) : (8'ha6)) ~^ (wire5 ? (8'had) : (8'hab)))));
      reg11 <= (~$unsigned({wire7}));
    end
  assign wire12 = $signed({($unsigned((8'ha8)) << wire2)});
  assign wire13 = wire6;
  assign wire14 = wire8[(3'h4):(2'h3)];
  assign wire15 = (wire3 ^~ $unsigned(wire1[(2'h2):(1'h1)]));
endmodule