counter_mod_m.v,verilog,xil_defaultlib,../../../../IP_CoreTest.srcs/sources_1/ip/counter_mod_m_0/counter_mod_m.v,
counter_mod_m_0.v,verilog,xil_defaultlib,../../../../IP_CoreTest.srcs/sources_1/ip/counter_mod_m_0/sim/counter_mod_m_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
