Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun 17 23:25:51 2023
| Host         : LAPTOP-QBGSF2DS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_controller_control_sets_placed.rpt
| Design       : traffic_controller
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              13 |            6 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------+------------------+------------------+----------------+--------------+
|  uno/clk_1Hz_reg      | sm/state_reg[2]_i_1_n_0 | db/AR[0]         |                1 |              1 |         1.00 |
|  clk_125MHz_IBUF_BUFG |                         |                  |                3 |              4 |         1.33 |
|  uno/clk_1Hz_reg      | sm/main_st[2]_i_1_n_0   |                  |                2 |              6 |         3.00 |
|  uno/clk_1Hz_reg      |                         | db/AR[0]         |                4 |              7 |         1.75 |
|  uno/clk_1Hz_reg      | sm/p_2_in               |                  |                4 |              7 |         1.75 |
|  clk_125MHz_IBUF_BUFG |                         | db/AR[0]         |                7 |             26 |         3.71 |
+-----------------------+-------------------------+------------------+------------------+----------------+--------------+


