# fpga-blink-led
LED blinking design in Verilog HDL developed and simulated using Vivado, demonstrating clock division and synchronous digital design concepts.
This project is implemented on Virtex-7 FPGA. 
