module DDS_tb; 

logic [31:0] 	word_interrupt,
				phase_inc_word; 
logic [11:0] 	channel0_data,
				channel1_data; 
logic [4:0] 	LFSR;
logic [2:0] 	channel0_select;
logic [1:0] 	channel1_select; 
logic clk; 
	
LFSR #(5) RBG
	(	
	clk, 
	LFSR
	); 
				
DDS DUT 
	(
	clk, 
	LFSR[1:0], 
	word_interrupt, 
	12'd1, 
	12'd2, 
	12'd4, 
	12'd3,
	channel0_select,
	channel1_select,
	phase_inc_word,
	channel0_data,
	channel1_data
	);
initial forever begin 
	clk = 1'b0; #5; 
	clk = 1'b1; #5; 
end
always_comb begin 
	if (LFSR[0] == 1'b1)	word_interrupt = 32'd430; 
	else					word_interrupt = 32'd86; 
end
initial begin 
	RBG.lfsr = 5'b0; 
	channel0_select = 3'b0;
	channel1_select = 2'b0; 
	#50;
	channel1_select = 2'b01; 
	#50;
	channel0_select = 3'b001; 
	#50;
	channel1_select = 2'b10; 
	#50;
	channel0_select = 3'b010; 
	#50;
	channel1_select = 2'b11; 
	#50;
	channel0_select = 3'b011; 
	#100;
	
	$stop; 
end 
endmodule 

