// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Edge_Block_crit_ed (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        src_rows_V_dout,
        src_rows_V_empty_n,
        src_rows_V_read,
        src_cols_V_dout,
        src_cols_V_empty_n,
        src_cols_V_read,
        threshold_dout,
        threshold_empty_n,
        threshold_read,
        src_x_rows_V_out_din,
        src_x_rows_V_out_full_n,
        src_x_rows_V_out_write,
        src_x_cols_V_out_din,
        src_x_cols_V_out_full_n,
        src_x_cols_V_out_write,
        src_y_rows_V_out_din,
        src_y_rows_V_out_full_n,
        src_y_rows_V_out_write,
        src_y_cols_V_out_din,
        src_y_cols_V_out_full_n,
        src_y_cols_V_out_write,
        dx0_rows_V_out_din,
        dx0_rows_V_out_full_n,
        dx0_rows_V_out_write,
        dx0_cols_V_out_din,
        dx0_cols_V_out_full_n,
        dx0_cols_V_out_write,
        dx1_rows_V_out_din,
        dx1_rows_V_out_full_n,
        dx1_rows_V_out_write,
        dx1_cols_V_out_din,
        dx1_cols_V_out_full_n,
        dx1_cols_V_out_write,
        dy0_rows_V_out_din,
        dy0_rows_V_out_full_n,
        dy0_rows_V_out_write,
        dy0_cols_V_out_din,
        dy0_cols_V_out_full_n,
        dy0_cols_V_out_write,
        dxy_rows_V_out_din,
        dxy_rows_V_out_full_n,
        dxy_rows_V_out_write,
        dxy_cols_V_out_din,
        dxy_cols_V_out_full_n,
        dxy_cols_V_out_write,
        threshold_out_din,
        threshold_out_full_n,
        threshold_out_write,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] src_rows_V_dout;
input   src_rows_V_empty_n;
output   src_rows_V_read;
input  [31:0] src_cols_V_dout;
input   src_cols_V_empty_n;
output   src_cols_V_read;
input  [31:0] threshold_dout;
input   threshold_empty_n;
output   threshold_read;
output  [31:0] src_x_rows_V_out_din;
input   src_x_rows_V_out_full_n;
output   src_x_rows_V_out_write;
output  [31:0] src_x_cols_V_out_din;
input   src_x_cols_V_out_full_n;
output   src_x_cols_V_out_write;
output  [31:0] src_y_rows_V_out_din;
input   src_y_rows_V_out_full_n;
output   src_y_rows_V_out_write;
output  [31:0] src_y_cols_V_out_din;
input   src_y_cols_V_out_full_n;
output   src_y_cols_V_out_write;
output  [31:0] dx0_rows_V_out_din;
input   dx0_rows_V_out_full_n;
output   dx0_rows_V_out_write;
output  [31:0] dx0_cols_V_out_din;
input   dx0_cols_V_out_full_n;
output   dx0_cols_V_out_write;
output  [31:0] dx1_rows_V_out_din;
input   dx1_rows_V_out_full_n;
output   dx1_rows_V_out_write;
output  [31:0] dx1_cols_V_out_din;
input   dx1_cols_V_out_full_n;
output   dx1_cols_V_out_write;
output  [31:0] dy0_rows_V_out_din;
input   dy0_rows_V_out_full_n;
output   dy0_rows_V_out_write;
output  [31:0] dy0_cols_V_out_din;
input   dy0_cols_V_out_full_n;
output   dy0_cols_V_out_write;
output  [31:0] dxy_rows_V_out_din;
input   dxy_rows_V_out_full_n;
output   dxy_rows_V_out_write;
output  [31:0] dxy_cols_V_out_din;
input   dxy_cols_V_out_full_n;
output   dxy_cols_V_out_write;
output  [31:0] threshold_out_din;
input   threshold_out_full_n;
output   threshold_out_write;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg start_write;
reg src_rows_V_read;
reg src_cols_V_read;
reg threshold_read;
reg src_x_rows_V_out_write;
reg src_x_cols_V_out_write;
reg src_y_rows_V_out_write;
reg src_y_cols_V_out_write;
reg dx0_rows_V_out_write;
reg dx0_cols_V_out_write;
reg dx1_rows_V_out_write;
reg dx1_cols_V_out_write;
reg dy0_rows_V_out_write;
reg dy0_cols_V_out_write;
reg dxy_rows_V_out_write;
reg dxy_cols_V_out_write;
reg threshold_out_write;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    src_rows_V_blk_n;
reg    src_cols_V_blk_n;
reg    threshold_blk_n;
reg    src_x_rows_V_out_blk_n;
reg    src_x_cols_V_out_blk_n;
reg    src_y_rows_V_out_blk_n;
reg    src_y_cols_V_out_blk_n;
reg    dx0_rows_V_out_blk_n;
reg    dx0_cols_V_out_blk_n;
reg    dx1_rows_V_out_blk_n;
reg    dx1_cols_V_out_blk_n;
reg    dy0_rows_V_out_blk_n;
reg    dy0_cols_V_out_blk_n;
reg    dxy_rows_V_out_blk_n;
reg    dxy_cols_V_out_blk_n;
reg    threshold_out_blk_n;
reg    ap_block_state1;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_0_preg <= src_rows_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_1_preg <= src_cols_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_0 = src_rows_V_dout;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_1 = src_cols_V_dout;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dx0_cols_V_out_blk_n = dx0_cols_V_out_full_n;
    end else begin
        dx0_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dx0_cols_V_out_write = 1'b1;
    end else begin
        dx0_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dx0_rows_V_out_blk_n = dx0_rows_V_out_full_n;
    end else begin
        dx0_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dx0_rows_V_out_write = 1'b1;
    end else begin
        dx0_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dx1_cols_V_out_blk_n = dx1_cols_V_out_full_n;
    end else begin
        dx1_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dx1_cols_V_out_write = 1'b1;
    end else begin
        dx1_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dx1_rows_V_out_blk_n = dx1_rows_V_out_full_n;
    end else begin
        dx1_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dx1_rows_V_out_write = 1'b1;
    end else begin
        dx1_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dxy_cols_V_out_blk_n = dxy_cols_V_out_full_n;
    end else begin
        dxy_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dxy_cols_V_out_write = 1'b1;
    end else begin
        dxy_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dxy_rows_V_out_blk_n = dxy_rows_V_out_full_n;
    end else begin
        dxy_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dxy_rows_V_out_write = 1'b1;
    end else begin
        dxy_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dy0_cols_V_out_blk_n = dy0_cols_V_out_full_n;
    end else begin
        dy0_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dy0_cols_V_out_write = 1'b1;
    end else begin
        dy0_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dy0_rows_V_out_blk_n = dy0_rows_V_out_full_n;
    end else begin
        dy0_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dy0_rows_V_out_write = 1'b1;
    end else begin
        dy0_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        src_cols_V_blk_n = src_cols_V_empty_n;
    end else begin
        src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_V_read = 1'b1;
    end else begin
        src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        src_rows_V_blk_n = src_rows_V_empty_n;
    end else begin
        src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_rows_V_read = 1'b1;
    end else begin
        src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        src_x_cols_V_out_blk_n = src_x_cols_V_out_full_n;
    end else begin
        src_x_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_x_cols_V_out_write = 1'b1;
    end else begin
        src_x_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        src_x_rows_V_out_blk_n = src_x_rows_V_out_full_n;
    end else begin
        src_x_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_x_rows_V_out_write = 1'b1;
    end else begin
        src_x_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        src_y_cols_V_out_blk_n = src_y_cols_V_out_full_n;
    end else begin
        src_y_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_y_cols_V_out_write = 1'b1;
    end else begin
        src_y_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        src_y_rows_V_out_blk_n = src_y_rows_V_out_full_n;
    end else begin
        src_y_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_y_rows_V_out_write = 1'b1;
    end else begin
        src_y_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        threshold_blk_n = threshold_empty_n;
    end else begin
        threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        threshold_out_blk_n = threshold_out_full_n;
    end else begin
        threshold_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_out_write = 1'b1;
    end else begin
        threshold_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_read = 1'b1;
    end else begin
        threshold_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((threshold_out_full_n == 1'b0) | (dxy_cols_V_out_full_n == 1'b0) | (dxy_rows_V_out_full_n == 1'b0) | (dy0_cols_V_out_full_n == 1'b0) | (dy0_rows_V_out_full_n == 1'b0) | (dx1_cols_V_out_full_n == 1'b0) | (dx1_rows_V_out_full_n == 1'b0) | (dx0_cols_V_out_full_n == 1'b0) | (real_start == 1'b0) | (dx0_rows_V_out_full_n == 1'b0) | (src_y_cols_V_out_full_n == 1'b0) | (src_y_rows_V_out_full_n == 1'b0) | (src_x_cols_V_out_full_n == 1'b0) | (src_x_rows_V_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign dx0_cols_V_out_din = src_cols_V_dout;

assign dx0_rows_V_out_din = src_rows_V_dout;

assign dx1_cols_V_out_din = src_cols_V_dout;

assign dx1_rows_V_out_din = src_rows_V_dout;

assign dxy_cols_V_out_din = src_cols_V_dout;

assign dxy_rows_V_out_din = src_rows_V_dout;

assign dy0_cols_V_out_din = src_cols_V_dout;

assign dy0_rows_V_out_din = src_rows_V_dout;

assign src_x_cols_V_out_din = src_cols_V_dout;

assign src_x_rows_V_out_din = src_rows_V_dout;

assign src_y_cols_V_out_din = src_cols_V_dout;

assign src_y_rows_V_out_din = src_rows_V_dout;

assign start_out = real_start;

assign threshold_out_din = threshold_dout;

endmodule //Edge_Block_crit_ed
