{
	"author": ["Daniel Thiele", "Philip Axer", "Rolf Ernst"],
	"booktitle": "Proceedings of the 52nd Annual Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2015",
	"dblpkey": "conf/dac/ThieleAE15",
	"doi": "10.1145/2744769.2744854",
	"isbn": "978-1-4503-3520-1",
	"pages": "41:1-41:6",
	"publisher": "ACM",
	"stemmed": ["improv", "formal", "time", "analysi", "of", "switch", "ethernet", "by", "exploit", "fifo", "schedul"],
	"tag": ["analysis", "scheduling"],
	"title": "Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2015
}