#computer_organisation 
![[Read-After-Write(RAW) Hazard.png]]
* x is only ready at t=5 since there's where the first [[Computer Organisation/Instruction Set Architecture (ISA)/Instruction]] finishes

> [!note]
> - Can be countered with simple [[Pipeline Stall]]
> - Or more complex [[Operand Forwarding]]