INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xproj/project_4.4/project_4.4.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xproj/project_4.4/project_4.4.srcs/sim_1/new/source_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xproj/project_4.4/project_4.4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
