// Seed: 3271389981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_16 = 1, id_17;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    input  wor id_1
);
  uwire id_3, id_4 = 1, id_5;
  uwire id_6 = 1'b0 + id_4;
  wire  id_7;
  uwire id_8, id_9;
  wire id_10, id_11, id_12, id_13;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5,
      id_11,
      id_12,
      id_7,
      id_12,
      id_10,
      id_8,
      id_5,
      id_10,
      id_6,
      id_8,
      id_8
  );
  wire id_14;
  assign id_4 = 1;
  wire id_15, id_16;
endmodule
