Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Jan 17 00:00:49 2017
| Host         : GILAMONSTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.731        0.000                      0                   64        0.156        0.000                      0                   64        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         7.845        0.000                       0                     1  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         33.731        0.000                      0                   64        0.156        0.000                      0                   64       19.500        0.000                       0                    40  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.731ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.414ns (23.127%)  route 4.700ns (76.873%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/Q
                         net (fo=14, routed)          1.171     3.361    system_i/vga_color_test_0/U0/xaddr[3]
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.513 f  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=5, routed)           1.129     4.642    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.332     4.974 r  system_i/vga_color_test_0/U0/rgb[14]_i_2/O
                         net (fo=5, routed)           1.028     6.002    system_i/vga_color_test_0/U0/rgb[14]_i_2_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146     6.148 r  system_i/vga_color_test_0/U0/rgb[5]_i_3/O
                         net (fo=2, routed)           1.031     7.179    system_i/vga_color_test_0/U0/rgb[5]_i_3_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.328     7.507 r  system_i/vga_color_test_0/U0/rgb[4]_i_1/O
                         net (fo=2, routed)           0.341     7.848    system_i/vga_color_test_0/U0/rgb[4]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]/C
                         clock pessimism              0.152    41.707    
                         clock uncertainty           -0.098    41.609    
    SLICE_X42Y69         FDSE (Setup_fdse_C_D)       -0.031    41.578    system_i/vga_color_test_0/U0/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         41.578    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 33.731    

Slack (MET) :             33.732ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.414ns (23.127%)  route 4.700ns (76.873%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/Q
                         net (fo=14, routed)          1.171     3.361    system_i/vga_color_test_0/U0/xaddr[3]
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.513 f  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=5, routed)           1.129     4.642    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.332     4.974 r  system_i/vga_color_test_0/U0/rgb[14]_i_2/O
                         net (fo=5, routed)           1.028     6.002    system_i/vga_color_test_0/U0/rgb[14]_i_2_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146     6.148 r  system_i/vga_color_test_0/U0/rgb[5]_i_3/O
                         net (fo=2, routed)           1.031     7.179    system_i/vga_color_test_0/U0/rgb[5]_i_3_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.328     7.507 r  system_i/vga_color_test_0/U0/rgb[4]_i_1/O
                         net (fo=2, routed)           0.341     7.848    system_i/vga_color_test_0/U0/rgb[4]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]_lopt_replica/C
                         clock pessimism              0.152    41.707    
                         clock uncertainty           -0.098    41.609    
    SLICE_X42Y69         FDSE (Setup_fdse_C_D)       -0.030    41.579    system_i/vga_color_test_0/U0/rgb_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.579    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 33.732    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.188ns (21.819%)  route 4.257ns (78.181%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 f  system_i/vga_sync_0/U0/h_count_reg_reg[3]/Q
                         net (fo=14, routed)          1.171     3.361    system_i/vga_color_test_0/U0/xaddr[3]
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.513 r  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=5, routed)           0.865     4.378    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332     4.710 r  system_i/vga_color_test_0/U0/rgb[22]_i_6/O
                         net (fo=2, routed)           1.253     5.963    system_i/vga_color_test_0/U0/rgb[22]_i_6_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.087 r  system_i/vga_color_test_0/U0/rgb[22]_i_2/O
                         net (fo=2, routed)           0.968     7.055    system_i/vga_color_test_0/U0/rgb[22]_i_2_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.179 r  system_i/vga_color_test_0/U0/rgb[22]_i_1/O
                         net (fo=1, routed)           0.000     7.179    system_i/vga_color_test_0/U0/rgb[22]_i_1_n_0
    SLICE_X41Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X41Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[22]/C
                         clock pessimism              0.152    41.707    
                         clock uncertainty           -0.098    41.609    
    SLICE_X41Y69         FDSE (Setup_fdse_C_D)        0.029    41.638    system_i/vga_color_test_0/U0/rgb_reg[22]
  -------------------------------------------------------------------
                         required time                         41.638    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.543ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 1.414ns (26.119%)  route 4.000ns (73.881%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/Q
                         net (fo=14, routed)          1.171     3.361    system_i/vga_color_test_0/U0/xaddr[3]
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.513 f  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=5, routed)           1.129     4.642    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.332     4.974 r  system_i/vga_color_test_0/U0/rgb[14]_i_2/O
                         net (fo=5, routed)           1.028     6.002    system_i/vga_color_test_0/U0/rgb[14]_i_2_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146     6.148 r  system_i/vga_color_test_0/U0/rgb[5]_i_3/O
                         net (fo=2, routed)           0.671     6.820    system_i/vga_color_test_0/U0/rgb[5]_i_3_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.328     7.148 r  system_i/vga_color_test_0/U0/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000     7.148    system_i/vga_color_test_0/U0/rgb[5]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/C
                         clock pessimism              0.152    41.707    
                         clock uncertainty           -0.098    41.609    
    SLICE_X42Y69         FDSE (Setup_fdse_C_D)        0.081    41.690    system_i/vga_color_test_0/U0/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         41.690    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                 34.543    

Slack (MET) :             34.668ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.151ns (22.468%)  route 3.972ns (77.532%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     2.212 f  system_i/vga_sync_0/U0/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.884     3.096    system_i/vga_color_test_0/U0/yaddr[0]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.301     3.397 f  system_i/vga_color_test_0/U0/rgb[23]_i_15/O
                         net (fo=2, routed)           0.782     4.179    system_i/vga_color_test_0/U0/rgb[23]_i_15_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.303 f  system_i/vga_color_test_0/U0/rgb[15]_i_4/O
                         net (fo=11, routed)          0.947     5.250    system_i/vga_color_test_0/U0/rgb[15]_i_4_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.124     5.374 f  system_i/vga_color_test_0/U0/rgb[23]_i_7/O
                         net (fo=2, routed)           0.818     6.192    system_i/vga_color_test_0/U0/rgb[23]_i_7_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.316 r  system_i/vga_color_test_0/U0/rgb[21]_i_1/O
                         net (fo=3, routed)           0.541     6.857    system_i/vga_color_test_0/U0/rgb[21]_i_1_n_0
    SLICE_X41Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X41Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica/C
                         clock pessimism              0.114    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X41Y69         FDSE (Setup_fdse_C_D)       -0.047    41.524    system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.524    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 34.668    

Slack (MET) :             34.701ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.151ns (22.691%)  route 3.921ns (77.309%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.558 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     2.212 f  system_i/vga_sync_0/U0/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.884     3.096    system_i/vga_color_test_0/U0/yaddr[0]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.301     3.397 f  system_i/vga_color_test_0/U0/rgb[23]_i_15/O
                         net (fo=2, routed)           0.782     4.179    system_i/vga_color_test_0/U0/rgb[23]_i_15_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.303 f  system_i/vga_color_test_0/U0/rgb[15]_i_4/O
                         net (fo=11, routed)          0.947     5.250    system_i/vga_color_test_0/U0/rgb[15]_i_4_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.124     5.374 f  system_i/vga_color_test_0/U0/rgb[23]_i_7/O
                         net (fo=2, routed)           0.818     6.192    system_i/vga_color_test_0/U0/rgb[23]_i_7_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.316 r  system_i/vga_color_test_0/U0/rgb[21]_i_1/O
                         net (fo=3, routed)           0.491     6.806    system_i/vga_color_test_0/U0/rgb[21]_i_1_n_0
    SLICE_X40Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    41.558    system_i/vga_color_test_0/U0/clk_25
    SLICE_X40Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/C
                         clock pessimism              0.114    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X40Y67         FDSE (Setup_fdse_C_D)       -0.067    41.507    system_i/vga_color_test_0/U0/rgb_reg[21]
  -------------------------------------------------------------------
                         required time                         41.507    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 34.701    

Slack (MET) :             34.708ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.188ns (22.857%)  route 4.009ns (77.143%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 f  system_i/vga_sync_0/U0/h_count_reg_reg[3]/Q
                         net (fo=14, routed)          1.171     3.361    system_i/vga_color_test_0/U0/xaddr[3]
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.513 r  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=5, routed)           0.865     4.378    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332     4.710 r  system_i/vga_color_test_0/U0/rgb[22]_i_6/O
                         net (fo=2, routed)           1.253     5.963    system_i/vga_color_test_0/U0/rgb[22]_i_6_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.087 r  system_i/vga_color_test_0/U0/rgb[22]_i_2/O
                         net (fo=2, routed)           0.721     6.807    system_i/vga_color_test_0/U0/rgb[22]_i_2_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  system_i/vga_color_test_0/U0/rgb[14]_i_1/O
                         net (fo=1, routed)           0.000     6.931    system_i/vga_color_test_0/U0/rgb[14]_i_1_n_0
    SLICE_X43Y68         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.556    41.556    system_i/vga_color_test_0/U0/clk_25
    SLICE_X43Y68         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[14]/C
                         clock pessimism              0.152    41.708    
                         clock uncertainty           -0.098    41.610    
    SLICE_X43Y68         FDSE (Setup_fdse_C_D)        0.029    41.639    system_i/vga_color_test_0/U0/rgb_reg[14]
  -------------------------------------------------------------------
                         required time                         41.639    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                 34.708    

Slack (MET) :             34.736ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.405ns (27.184%)  route 3.763ns (72.816%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/Q
                         net (fo=14, routed)          1.171     3.361    system_i/vga_color_test_0/U0/xaddr[3]
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.513 f  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=5, routed)           1.129     4.642    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.332     4.974 r  system_i/vga_color_test_0/U0/rgb[14]_i_2/O
                         net (fo=5, routed)           0.653     5.627    system_i/vga_color_test_0/U0/rgb[14]_i_2_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.117     5.744 r  system_i/vga_color_test_0/U0/rgb[7]_i_4/O
                         net (fo=2, routed)           0.810     6.554    system_i/vga_color_test_0/U0/rgb[7]_i_4_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I3_O)        0.348     6.902 r  system_i/vga_color_test_0/U0/rgb[7]_i_2/O
                         net (fo=1, routed)           0.000     6.902    system_i/vga_color_test_0/U0/rgb[7]_i_2_n_0
    SLICE_X43Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X43Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[7]/C
                         clock pessimism              0.152    41.707    
                         clock uncertainty           -0.098    41.609    
    SLICE_X43Y69         FDSE (Setup_fdse_C_D)        0.029    41.638    system_i/vga_color_test_0/U0/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         41.638    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 34.736    

Slack (MET) :             34.842ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 1.151ns (23.330%)  route 3.783ns (76.670%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     2.212 f  system_i/vga_sync_0/U0/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.884     3.096    system_i/vga_color_test_0/U0/yaddr[0]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.301     3.397 f  system_i/vga_color_test_0/U0/rgb[23]_i_15/O
                         net (fo=2, routed)           0.782     4.179    system_i/vga_color_test_0/U0/rgb[23]_i_15_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.303 f  system_i/vga_color_test_0/U0/rgb[15]_i_4/O
                         net (fo=11, routed)          0.947     5.250    system_i/vga_color_test_0/U0/rgb[15]_i_4_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.124     5.374 f  system_i/vga_color_test_0/U0/rgb[23]_i_7/O
                         net (fo=2, routed)           0.818     6.192    system_i/vga_color_test_0/U0/rgb[23]_i_7_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.316 r  system_i/vga_color_test_0/U0/rgb[21]_i_1/O
                         net (fo=3, routed)           0.352     6.668    system_i/vga_color_test_0/U0/rgb[21]_i_1_n_0
    SLICE_X41Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X41Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica_2/C
                         clock pessimism              0.114    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X41Y69         FDSE (Setup_fdse_C_D)       -0.062    41.509    system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 34.842    

Slack (MET) :             35.015ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.064ns (22.028%)  route 3.766ns (77.972%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.734     1.734    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/Q
                         net (fo=14, routed)          1.171     3.361    system_i/vga_color_test_0/U0/xaddr[3]
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.513 f  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=5, routed)           1.129     4.642    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.332     4.974 r  system_i/vga_color_test_0/U0/rgb[14]_i_2/O
                         net (fo=5, routed)           0.728     5.702    system_i/vga_color_test_0/U0/rgb[14]_i_2_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.826 r  system_i/vga_color_test_0/U0/rgb[13]_i_1/O
                         net (fo=4, routed)           0.738     6.564    system_i/vga_color_test_0/U0/rgb[13]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.556    41.556    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y68         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[13]/C
                         clock pessimism              0.152    41.708    
                         clock uncertainty           -0.098    41.610    
    SLICE_X42Y68         FDSE (Setup_fdse_C_D)       -0.031    41.579    system_i/vga_color_test_0/U0/rgb_reg[13]
  -------------------------------------------------------------------
                         required time                         41.579    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 35.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_sync_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.583     0.583    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  system_i/vga_sync_0/U0/v_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.103     0.826    system_i/vga_sync_0/U0/yaddr[9]
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  system_i/vga_sync_0/U0/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.871    system_i/vga_sync_0/U0/v_sync_next
    SLICE_X38Y66         FDPE                                         r  system_i/vga_sync_0/U0/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851     0.851    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y66         FDPE                                         r  system_i/vga_sync_0/U0/v_sync_reg_reg/C
                         clock pessimism             -0.255     0.596    
    SLICE_X38Y66         FDPE (Hold_fdpe_C_D)         0.120     0.716    system_i/vga_sync_0/U0/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.130%)  route 0.148ns (43.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.584     0.584    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.148     0.872    system_i/vga_sync_0/U0/yaddr[1]
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.048     0.920 r  system_i/vga_sync_0/U0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.920    system_i/vga_sync_0/U0/p_0_in[3]
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.852     0.852    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.131     0.728    system_i/vga_sync_0/U0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.584     0.584    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.148     0.872    system_i/vga_sync_0/U0/yaddr[1]
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.917 r  system_i/vga_sync_0/U0/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.917    system_i/vga_sync_0/U0/p_0_in[2]
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.852     0.852    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.121     0.718    system_i/vga_sync_0/U0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.823%)  route 0.132ns (41.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585     0.585    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.132     0.858    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.048     0.906 r  system_i/vga_sync_0/U0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.906    system_i/vga_sync_0/U0/h_count_next[2]
    SLICE_X40Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853     0.853    system_i/vga_sync_0/U0/clk_25
    SLICE_X40Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.107     0.705    system_i/vga_sync_0/U0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585     0.585    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.132     0.858    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X40Y66         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  system_i/vga_sync_0/U0/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.903    system_i/vga_sync_0/U0/h_count_next[1]
    SLICE_X40Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853     0.853    system_i/vga_sync_0/U0/clk_25
    SLICE_X40Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[1]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.091     0.689    system_i/vga_sync_0/U0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.584     0.584    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.128     0.712 r  system_i/vga_sync_0/U0/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.083     0.795    system_i/vga_sync_0/U0/yaddr[0]
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.099     0.894 r  system_i/vga_sync_0/U0/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.894    system_i/vga_sync_0/U0/p_0_in[1]
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.852     0.852    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.091     0.675    system_i/vga_sync_0/U0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.189ns (47.755%)  route 0.207ns (52.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585     0.585    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.207     0.932    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.048     0.980 r  system_i/vga_sync_0/U0/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.980    system_i/vga_sync_0/U0/h_count_next[4]
    SLICE_X38Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.850     0.850    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[4]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.133     0.749    system_i/vga_sync_0/U0/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.584     0.584    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.148     0.896    system_i/vga_sync_0/U0/yaddr[5]
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.941 r  system_i/vga_sync_0/U0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.941    system_i/vga_sync_0/U0/p_0_in[5]
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.852     0.852    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.121     0.705    system_i/vga_sync_0/U0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.470%)  route 0.204ns (52.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.583     0.583    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  system_i/vga_sync_0/U0/v_count_reg_reg[6]/Q
                         net (fo=11, routed)          0.204     0.927    system_i/vga_sync_0/U0/yaddr[6]
    SLICE_X39Y66         LUT5 (Prop_lut5_I3_O)        0.043     0.970 r  system_i/vga_sync_0/U0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.970    system_i/vga_sync_0/U0/p_0_in[8]
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851     0.851    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[8]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X39Y66         FDCE (Hold_fdce_C_D)         0.107     0.690    system_i/vga_sync_0/U0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585     0.585    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.192     0.917    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X41Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.962 r  system_i/vga_sync_0/U0/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.962    system_i/vga_sync_0/U0/h_count_next[0]
    SLICE_X41Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853     0.853    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X41Y66         FDCE (Hold_fdce_C_D)         0.091     0.676    system_i/vga_sync_0/U0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica_2/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[22]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[23]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[4]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     system_i/vga_sync_0/U0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     system_i/vga_sync_0/U0/h_count_reg_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     system_i/vga_sync_0/U0/h_sync_reg_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     system_i/vga_color_test_0/U0/rgb_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     system_i/vga_color_test_0/U0/rgb_reg[13]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     system_i/vga_color_test_0/U0/rgb_reg[13]_lopt_replica_2/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     system_i/vga_color_test_0/U0/rgb_reg[13]_lopt_replica_3/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[21]_lopt_replica_2/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[22]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y69     system_i/vga_color_test_0/U0/rgb_reg[23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X43Y69     system_i/vga_color_test_0/U0/rgb_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y65     system_i/vga_sync_0/U0/v_count_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



