$version Generated by VerilatedVcd $end
$date Tue Jul 30 18:51:36 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % enable $end
  $var wire 32 & number [31:0] $end
  $var wire  1 $ rst_n $end
  $scope module random_module $end
   $var wire  1 # clk $end
   $var wire  1 % enable $end
   $var wire 32 & number [31:0] $end
   $var wire 32 ' rand_num [31:0] $end
   $var wire  1 $ rst_n $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
#1
1$
#3
1#
1%
b01111001011101100111001111000100 &
b01111001011101100111001111000100 '
#5
0#
#7
1#
b00001011000111100101110110011100 &
b00001011000111100101110110011100 '
#9
0#
#11
1#
b10011110111111011101010100000010 &
b10011110111111011101010100000010 '
#13
0#
#15
1#
b01001000110000101110000011100100 &
b01001000110000101110000011100100 '
#17
0#
#19
1#
b10010010000101111000001101111000 &
b10010010000101111000001101111000 '
#21
0#
