# Single_Cycle_MipsProcessor
A Verilog implementation of a single-cycle MIPS processor with datapath, control unit, and testbench.
