<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>Verilog</title>
<meta name="generator" content="Org Mode" />
<style type="text/css">
  #content { max-width: 60em; margin: auto; }
  .title  { text-align: center;
             margin-bottom: .2em; }
  .subtitle { text-align: center;
              font-size: medium;
              font-weight: bold;
              margin-top:0; }
  .todo   { font-family: monospace; color: red; }
  .done   { font-family: monospace; color: green; }
  .priority { font-family: monospace; color: orange; }
  .tag    { background-color: #eee; font-family: monospace;
            padding: 2px; font-size: 80%; font-weight: normal; }
  .timestamp { color: #bebebe; }
  .timestamp-kwd { color: #5f9ea0; }
  .org-right  { margin-left: auto; margin-right: 0px;  text-align: right; }
  .org-left   { margin-left: 0px;  margin-right: auto; text-align: left; }
  .org-center { margin-left: auto; margin-right: auto; text-align: center; }
  .underline { text-decoration: underline; }
  #postamble p, #preamble p { font-size: 90%; margin: .2em; }
  p.verse { margin-left: 3%; }
  pre {
    border: 1px solid #e6e6e6;
    border-radius: 3px;
    background-color: #f2f2f2;
    padding: 8pt;
    font-family: monospace;
    overflow: auto;
    margin: 1.2em;
  }
  pre.src {
    position: relative;
    overflow: auto;
  }
  pre.src:before {
    display: none;
    position: absolute;
    top: -8px;
    right: 12px;
    padding: 3px;
    color: #555;
    background-color: #f2f2f299;
  }
  pre.src:hover:before { display: inline; margin-top: 14px;}
  /* Languages per Org manual */
  pre.src-asymptote:before { content: 'Asymptote'; }
  pre.src-awk:before { content: 'Awk'; }
  pre.src-authinfo::before { content: 'Authinfo'; }
  pre.src-C:before { content: 'C'; }
  /* pre.src-C++ doesn't work in CSS */
  pre.src-clojure:before { content: 'Clojure'; }
  pre.src-css:before { content: 'CSS'; }
  pre.src-D:before { content: 'D'; }
  pre.src-ditaa:before { content: 'ditaa'; }
  pre.src-dot:before { content: 'Graphviz'; }
  pre.src-calc:before { content: 'Emacs Calc'; }
  pre.src-emacs-lisp:before { content: 'Emacs Lisp'; }
  pre.src-fortran:before { content: 'Fortran'; }
  pre.src-gnuplot:before { content: 'gnuplot'; }
  pre.src-haskell:before { content: 'Haskell'; }
  pre.src-hledger:before { content: 'hledger'; }
  pre.src-java:before { content: 'Java'; }
  pre.src-js:before { content: 'Javascript'; }
  pre.src-latex:before { content: 'LaTeX'; }
  pre.src-ledger:before { content: 'Ledger'; }
  pre.src-lisp:before { content: 'Lisp'; }
  pre.src-lilypond:before { content: 'Lilypond'; }
  pre.src-lua:before { content: 'Lua'; }
  pre.src-matlab:before { content: 'MATLAB'; }
  pre.src-mscgen:before { content: 'Mscgen'; }
  pre.src-ocaml:before { content: 'Objective Caml'; }
  pre.src-octave:before { content: 'Octave'; }
  pre.src-org:before { content: 'Org mode'; }
  pre.src-oz:before { content: 'OZ'; }
  pre.src-plantuml:before { content: 'Plantuml'; }
  pre.src-processing:before { content: 'Processing.js'; }
  pre.src-python:before { content: 'Python'; }
  pre.src-R:before { content: 'R'; }
  pre.src-ruby:before { content: 'Ruby'; }
  pre.src-sass:before { content: 'Sass'; }
  pre.src-scheme:before { content: 'Scheme'; }
  pre.src-screen:before { content: 'Gnu Screen'; }
  pre.src-sed:before { content: 'Sed'; }
  pre.src-sh:before { content: 'shell'; }
  pre.src-sql:before { content: 'SQL'; }
  pre.src-sqlite:before { content: 'SQLite'; }
  /* additional languages in org.el's org-babel-load-languages alist */
  pre.src-forth:before { content: 'Forth'; }
  pre.src-io:before { content: 'IO'; }
  pre.src-J:before { content: 'J'; }
  pre.src-makefile:before { content: 'Makefile'; }
  pre.src-maxima:before { content: 'Maxima'; }
  pre.src-perl:before { content: 'Perl'; }
  pre.src-picolisp:before { content: 'Pico Lisp'; }
  pre.src-scala:before { content: 'Scala'; }
  pre.src-shell:before { content: 'Shell Script'; }
  pre.src-ebnf2ps:before { content: 'ebfn2ps'; }
  /* additional language identifiers per "defun org-babel-execute"
       in ob-*.el */
  pre.src-cpp:before  { content: 'C++'; }
  pre.src-abc:before  { content: 'ABC'; }
  pre.src-coq:before  { content: 'Coq'; }
  pre.src-groovy:before  { content: 'Groovy'; }
  /* additional language identifiers from org-babel-shell-names in
     ob-shell.el: ob-shell is the only babel language using a lambda to put
     the execution function name together. */
  pre.src-bash:before  { content: 'bash'; }
  pre.src-csh:before  { content: 'csh'; }
  pre.src-ash:before  { content: 'ash'; }
  pre.src-dash:before  { content: 'dash'; }
  pre.src-ksh:before  { content: 'ksh'; }
  pre.src-mksh:before  { content: 'mksh'; }
  pre.src-posh:before  { content: 'posh'; }
  /* Additional Emacs modes also supported by the LaTeX listings package */
  pre.src-ada:before { content: 'Ada'; }
  pre.src-asm:before { content: 'Assembler'; }
  pre.src-caml:before { content: 'Caml'; }
  pre.src-delphi:before { content: 'Delphi'; }
  pre.src-html:before { content: 'HTML'; }
  pre.src-idl:before { content: 'IDL'; }
  pre.src-mercury:before { content: 'Mercury'; }
  pre.src-metapost:before { content: 'MetaPost'; }
  pre.src-modula-2:before { content: 'Modula-2'; }
  pre.src-pascal:before { content: 'Pascal'; }
  pre.src-ps:before { content: 'PostScript'; }
  pre.src-prolog:before { content: 'Prolog'; }
  pre.src-simula:before { content: 'Simula'; }
  pre.src-tcl:before { content: 'tcl'; }
  pre.src-tex:before { content: 'TeX'; }
  pre.src-plain-tex:before { content: 'Plain TeX'; }
  pre.src-verilog:before { content: 'Verilog'; }
  pre.src-vhdl:before { content: 'VHDL'; }
  pre.src-xml:before { content: 'XML'; }
  pre.src-nxml:before { content: 'XML'; }
  /* add a generic configuration mode; LaTeX export needs an additional
     (add-to-list 'org-latex-listings-langs '(conf " ")) in .emacs */
  pre.src-conf:before { content: 'Configuration File'; }

  table { border-collapse:collapse; }
  caption.t-above { caption-side: top; }
  caption.t-bottom { caption-side: bottom; }
  td, th { vertical-align:top;  }
  th.org-right  { text-align: center;  }
  th.org-left   { text-align: center;   }
  th.org-center { text-align: center; }
  td.org-right  { text-align: right;  }
  td.org-left   { text-align: left;   }
  td.org-center { text-align: center; }
  dt { font-weight: bold; }
  .footpara { display: inline; }
  .footdef  { margin-bottom: 1em; }
  .figure { padding: 1em; }
  .figure p { text-align: center; }
  .equation-container {
    display: table;
    text-align: center;
    width: 100%;
  }
  .equation {
    vertical-align: middle;
  }
  .equation-label {
    display: table-cell;
    text-align: right;
    vertical-align: middle;
  }
  .inlinetask {
    padding: 10px;
    border: 2px solid gray;
    margin: 10px;
    background: #ffffcc;
  }
  #org-div-home-and-up
   { text-align: right; font-size: 70%; white-space: nowrap; }
  textarea { overflow-x: auto; }
  .linenr { font-size: smaller }
  .code-highlighted { background-color: #ffff00; }
  .org-info-js_info-navigation { border-style: none; }
  #org-info-js_console-label
    { font-size: 10px; font-weight: bold; white-space: nowrap; }
  .org-info-js_search-highlight
    { background-color: #ffff00; color: #000000; font-weight: bold; }
  .org-svg { }
</style>
<title>andersch.dev</title>
<link rel="icon" type="image/x-icon" href="/favicon.ico">
<link rel="stylesheet" href="/style.css">
<link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Ubuntu:regular,bold&subset=Latin"><script type="text/javascript" src="/script.js" defer></script>
</head>
<body>
<header id="top" class="status">
<header>
<h1 class="title" id="title"><a href="/">andersch.dev</a></h1>

<div class="icons">
  	<a id="icon-github" href="https://github.com/dandersch" ><span>dandersch</span><img src="/icons/github.svg"></a>
  	<a id="icon-feed"   href="https://andersch.dev/feed.xml" target="_blank"><img src="/icons/rss.svg"><span></span></a>
  	<a id="icon-mail"   href="mailto:contact [at} andersch {dot) dev"  ><img src="/icons/mail.svg"><span>contact [at} andersch {dot) dev</span></a>
</div>
<div>
	<nav class="nav">
		<a class="nav-link" href="/article">article</a>
		<a class="nav-link" href="/project">project</a>
		<a class="nav-link" href="/other">other</a>
		<a class="nav-link" href="/notes">wiki</a>
	</nav>
</div>
</header>
</header>
<main id="content" class="content">
<h1 class="title">Verilog</h1>
<p>
Verilog is a <a href="hdl.html#ID-a40a948b-e3ef-498d-8320-471c7230473c">hardware description language (HDL)</a>. It is is primarily used for
designing FPGAs and ASICs and has a syntax similar to the C programming
language. It includes constructs for defining modules, data types, and control
structures.
</p>

<p>
SystemVerilog is an extension that adds more features for verification and
design.
</p>
<div id="outline-container-org8dabe29" class="outline-2">
<h2 id="org8dabe29"><a href="#org8dabe29">Data Types</a></h2>
<div class="outline-text-2" id="text-org8dabe29">
<ul class="org-ul">
<li>Wire:    Connections between components.</li>
<li>Reg:     Storage elements (like flip-flops).</li>
<li>Integer: Whole numbers</li>
<li>Real:    Floating-point numbers.</li>
</ul>
</div>
</div>
<div id="outline-container-org7b12ce2" class="outline-2">
<h2 id="org7b12ce2"><a href="#org7b12ce2">Hello World</a></h2>
<div class="outline-text-2" id="text-org7b12ce2">
<div class="org-src-container">
<pre class="src src-verilog"><span class="org-comment-delimiter">// </span><span class="org-comment">define a module with three ports (1 output, 2 input)</span>
<span class="org-keyword">module</span> <span class="org-function-name">hello_world</span> (
    <span class="org-type">output</span> <span class="org-type">reg</span> <span class="org-variable-name">led</span>,     <span class="org-comment-delimiter">// </span><span class="org-comment">Output signal (e.g., LED)</span>
    <span class="org-type">input</span> <span class="org-variable-name">clk</span>,          <span class="org-comment-delimiter">// </span><span class="org-comment">clock input</span>
    <span class="org-type">input</span> <span class="org-variable-name">reset</span>         <span class="org-comment-delimiter">// </span><span class="org-comment">reset input</span>
);

    <span class="org-keyword">initial</span> <span class="org-type">begin</span> <span class="org-comment-delimiter">// </span><span class="org-comment">set initial state</span>
        led = 0;
    <span class="org-type">end</span>

    <span class="org-comment-delimiter">// </span><span class="org-comment">Always block to toggle the LED on clock edges</span>
    <span class="org-keyword">always</span> <span class="org-type">@</span>(<span class="org-keyword">posedge</span> clk <span class="org-type">or</span> <span class="org-keyword">posedge</span> reset) <span class="org-type">begin</span>
        <span class="org-keyword">if</span> (reset) <span class="org-type">begin</span>
            led &lt;= 0;    <span class="org-comment-delimiter">// </span><span class="org-comment">Reset LED to off</span>
        <span class="org-type">end</span> <span class="org-keyword">else</span> <span class="org-type">begin</span>
            led &lt;= ~led; <span class="org-comment-delimiter">// </span><span class="org-comment">Toggle LED state</span>
        <span class="org-type">end</span>
    <span class="org-type">end</span>

<span class="org-keyword">endmodule</span>
</pre>
</div>
</div>
</div>
<div id="outline-container-org0a31a80" class="outline-2">
<h2 id="org0a31a80"><a href="#org0a31a80">Abstraction Levels</a></h2>
<div class="outline-text-2" id="text-org0a31a80">
</div>
<div id="outline-container-org7845d0d" class="outline-3">
<h3 id="org7845d0d"><a href="#org7845d0d">Gate Level</a></h3>
<div class="outline-text-3" id="text-org7845d0d">
<p>
2-to-1 Multiplexer
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span class="org-keyword">module</span> <span class="org-function-name">multiplex_gatelevel</span>(A,B,X,out1);
    <span class="org-type">input</span> <span class="org-variable-name">A</span>, <span class="org-variable-name">B</span>, <span class="org-variable-name">X</span>;
    <span class="org-type">output</span> <span class="org-variable-name">out1</span>;

    <span class="org-type">wire</span> <span class="org-variable-name">not_x</span>;
    <span class="org-type">wire</span> <span class="org-variable-name">out_and1</span>, <span class="org-variable-name">out_and2</span>;

    <span class="org-type">not</span> <span class="org-function-name">not1</span>(not_X, X);

    <span class="org-type">and</span> <span class="org-function-name">and1</span>(out_and1, not_X, A);
    <span class="org-type">and</span> <span class="org-function-name">and2</span>(out_and2, X, B);

    <span class="org-type">or</span> <span class="org-function-name">or1</span>(out1, out_and1, out_and2);
<span class="org-keyword">endmodule</span>
</pre>
</div>
</div>
</div>
<div id="outline-container-orga13a0e7" class="outline-3">
<h3 id="orga13a0e7"><a href="#orga13a0e7">Dataflow Level</a></h3>
<div class="outline-text-3" id="text-orga13a0e7">
<p>
2-to-1 Multiplexer
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span class="org-keyword">module</span> <span class="org-function-name">multiplex_datalevel</span>(A,B,X,out1);
    <span class="org-type">input</span> <span class="org-variable-name">A</span>, <span class="org-variable-name">B</span>, <span class="org-variable-name">X</span>;
    <span class="org-type">output</span> <span class="org-variable-name">out1</span>;

    <span class="org-keyword">assign</span> out1 = ((~X&amp;A)&amp;A)|(B&amp;X);
<span class="org-keyword">endmodule</span>
</pre>
</div>
</div>
</div>
<div id="outline-container-org7a6de99" class="outline-3">
<h3 id="org7a6de99"><a href="#org7a6de99">Behavioural Level</a></h3>
<div class="outline-text-3" id="text-org7a6de99">
<p>
2-to-1 Multiplexer
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span class="org-keyword">module</span> <span class="org-function-name">multiplex_behavior</span>(A,B,X,out1);
    <span class="org-type">input</span> <span class="org-variable-name">A</span>, <span class="org-variable-name">B</span>, <span class="org-variable-name">X</span>;
    <span class="org-type">output</span> <span class="org-type">reg</span> <span class="org-variable-name">out1</span>;

    <span class="org-keyword">always</span><span class="org-type">@</span>(*) <span class="org-type">begin</span>
        <span class="org-keyword">if</span> (X == 0)
            out1 = A;
        <span class="org-keyword">else</span>
            outl = B;
    <span class="org-type">end</span>

<span class="org-keyword">endmodule</span>
</pre>
</div>
</div>
</div>
</div>
<div id="outline-container-org4cabcab" class="outline-2">
<h2 id="org4cabcab"><a href="#org4cabcab">Software</a></h2>
<div class="outline-text-2" id="text-org4cabcab">
<p>
ModelSim
</p>
<ul class="org-ul">
<li>Windows, Linux</li>
<li>Commercial</li>
<li>Target Hardware: FPGAs, ASICs</li>
<li>Supported HDLs:  Verilog, VHDL</li>
<li>Features:
<ul class="org-ul">
<li>Provides a GUI and supports mixed-language simulation</li>
<li>Waveform viewing, debugging capabilities</li>
</ul></li>
</ul>

<p>
Vivado Design Suite
</p>
<ul class="org-ul">
<li>Windows, Linux</li>
<li>Commercial</li>
<li>Target Hardware: FPGAs (Xilinx)</li>
<li>Supported HDLs:  Verilog, VHDL</li>
<li>Features:
<ul class="org-ul">
<li>Design suite for FPGA development</li>
<li>Integrated design environment with debugging tools</li>
</ul></li>
</ul>

<p>
Quartus Prime
</p>
<ul class="org-ul">
<li>Windows, Linux</li>
<li>Commercial (Free Lite edition)</li>
<li>Target Hardware: FPGAs (Intel)</li>
<li>Supported HDLs:  Verilog, VHDL</li>
<li>Features:
<ul class="org-ul">
<li>Synthesis, simulation, and programming tools for Intel FPGAs</li>
</ul></li>
</ul>

<p>
Icarus Verilog
</p>
<ul class="org-ul">
<li>Windows, Linux, macOS</li>
<li>Free and Open-source</li>
<li>Target Hardware: FPGAs, ASICs, General</li>
<li>Supported HDLs:  Verilog</li>
<li>Features:
<ul class="org-ul">
<li>Verilog simulation tool used for educational purposes and small projects.</li>
<li>Command-line interface and integration with GTKWave for waveform viewing.</li>
</ul></li>
</ul>

<p>
Synopsys VCS
</p>
<ul class="org-ul">
<li>Windows, Linux</li>
<li>Commercial</li>
<li>Target Hardware: ASICs</li>
<li>Supported HDLs:  Verilog, SystemVerilog</li>
<li>Features:
<ul class="org-ul">
<li>Verilog simulator that is part of the Synopsys suite of EDA tools</li>
<li>High-performance simulation with debugging capabilities</li>
</ul></li>
</ul>

<p>
Verilator
</p>
<ul class="org-ul">
<li>Windows, Linux, macOS</li>
<li>Free and Open-Source</li>
<li>Target Hardware: FPGA, ASIC, General</li>
<li>Supported HDLs:  Verilog</li>
<li>Features:
<ul class="org-ul">
<li>Converts Verilog code into C++ or SystemC for simulation.</li>
<li>High-performance simulation and integration with other C++ tools</li>
</ul></li>
</ul>
</div>
</div>
</main>
</body>
</html>
