{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604369420658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604369420663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 21:10:20 2020 " "Processing started: Mon Nov 02 21:10:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604369420663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369420663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369420663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604369421056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_seg-logica1 " "Found design unit 1: counter_mod_seg-logica1" {  } { { "counter_mod_seg.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429294 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_seg " "Found entity 1: counter_mod_seg" {  } { { "counter_mod_seg.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369429294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_min-logica2 " "Found design unit 1: counter_mod_min-logica2" {  } { { "counter_mod_min.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_min.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429297 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_min " "Found entity 1: counter_mod_min" {  } { { "counter_mod_min.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369429297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/divisor_freq.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429301 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/divisor_freq.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369429301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369429303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-logica " "Found design unit 1: reloj-logica" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429306 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604369429306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369429306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj " "Elaborating entity \"reloj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604369429333 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 reloj.vhd(55) " "VHDL Process Statement warning at reloj.vhd(55): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604369429335 "|reloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 reloj.vhd(63) " "VHDL Process Statement warning at reloj.vhd(63): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604369429335 "|reloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 reloj.vhd(76) " "VHDL Process Statement warning at reloj.vhd(76): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604369429335 "|reloj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_seg counter_mod_seg:contadorseg " "Elaborating entity \"counter_mod_seg\" for hierarchy \"counter_mod_seg:contadorseg\"" {  } { { "reloj.vhd" "contadorseg" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604369429336 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_seg counter_mod_seg.vhd(48) " "VHDL Process Statement warning at counter_mod_seg.vhd(48): inferring latch(es) for signal or variable \"max_seg\", which holds its previous value in one or more paths through the process" {  } { { "counter_mod_seg.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_seg.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604369429337 "|reloj|counter_mod_seg:contadorseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_seg counter_mod_seg.vhd(48) " "Inferred latch for \"max_seg\" at counter_mod_seg.vhd(48)" {  } { { "counter_mod_seg.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_seg.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369429337 "|reloj|counter_mod_seg:contadorseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_min counter_mod_min:contadormin " "Elaborating entity \"counter_mod_min\" for hierarchy \"counter_mod_min:contadormin\"" {  } { { "reloj.vhd" "contadormin" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604369429369 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_min counter_mod_min.vhd(48) " "VHDL Process Statement warning at counter_mod_min.vhd(48): inferring latch(es) for signal or variable \"max_min\", which holds its previous value in one or more paths through the process" {  } { { "counter_mod_min.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_min.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604369429369 "|reloj|counter_mod_min:contadormin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_min counter_mod_min.vhd(48) " "Inferred latch for \"max_min\" at counter_mod_min.vhd(48)" {  } { { "counter_mod_min.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/counter_mod_min.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369429370 "|reloj|counter_mod_min:contadormin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq divisor_freq:divisorfre " "Elaborating entity \"divisor_freq\" for hierarchy \"divisor_freq:divisorfre\"" {  } { { "reloj.vhd" "divisorfre" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604369429381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "max_value VCC " "Pin \"max_value\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|max_value"} { "Warning" "WMLS_MLS_STUCK_PIN" "segundos_decenas\[2\] VCC " "Pin \"segundos_decenas\[2\]\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|segundos_decenas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutos_decenas\[7\] GND " "Pin \"minutos_decenas\[7\]\" is stuck at GND" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|minutos_decenas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutos_decenas\[6\] VCC " "Pin \"minutos_decenas\[6\]\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|minutos_decenas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutos_decenas\[5\] VCC " "Pin \"minutos_decenas\[5\]\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|minutos_decenas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutos_decenas\[4\] VCC " "Pin \"minutos_decenas\[4\]\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|minutos_decenas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutos_decenas\[3\] VCC " "Pin \"minutos_decenas\[3\]\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|minutos_decenas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutos_decenas\[2\] VCC " "Pin \"minutos_decenas\[2\]\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|minutos_decenas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutos_decenas\[1\] VCC " "Pin \"minutos_decenas\[1\]\" is stuck at VCC" {  } { { "reloj.vhd" "" { Text "C:/Users/ANDREA/Desktop/LAB06/EX1/reloj.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604369429734 "|reloj|minutos_decenas[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604369429734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604369429785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604369430082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604369430082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604369430111 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604369430111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604369430111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604369430111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604369430128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 21:10:30 2020 " "Processing ended: Mon Nov 02 21:10:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604369430128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604369430128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604369430128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604369430128 ""}
