# Ignore everything outside software/
code/* linguist-generated
code/.qsys_edit/** linguist-generated
code/base_sys/** linguist-generated
code/db/** linguist-generated
code/incremental_db/** linguist-generated
code/output_files/** linguist-generated
code/software/base_sys_eval_bsp/** linguist-generated

# (Optional) Force SystemVerilog language tagging
*.sv linguist-language=SystemVerilog
*.v  linguist-language=SystemVerilog
