// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "12/05/2019 22:34:16"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	start,
	ps2_clock,
	ps2_data,
	debug_data_in,
	debug_addr,
	leds,
	lcd_data,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	seg6,
	seg7,
	seg8,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	CLOCK_50,
	SW,
	free_play_mode,
	learn_song_mode,
	CLOCK_27,
	KEY,
	AUD_ADCDAT,
	AUD_BCLK,
	AUD_ADCLRCK,
	AUD_DACLRCK,
	I2C_SDAT,
	AUD_XCK,
	AUD_DACDAT,
	I2C_SCLK);
input 	start;
output 	ps2_clock;
output 	ps2_data;
output 	[31:0] debug_data_in;
output 	[11:0] debug_addr;
output 	[7:0] leds;
output 	[7:0] lcd_data;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[6:0] seg6;
output 	[6:0] seg7;
output 	[6:0] seg8;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
input 	CLOCK_50;
input 	[6:0] SW;
input 	free_play_mode;
input 	learn_song_mode;
input 	CLOCK_27;
input 	[3:0] KEY;
input 	AUD_ADCDAT;
output 	AUD_BCLK;
output 	AUD_ADCLRCK;
output 	AUD_DACLRCK;
output 	I2C_SDAT;
output 	AUD_XCK;
output 	AUD_DACDAT;
output 	I2C_SCLK;

// Design Ports Information
// start	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[12]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[14]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[16]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[17]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[18]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[19]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[20]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[21]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[22]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[23]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[24]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[25]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[26]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[27]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[28]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[29]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[30]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[31]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[0]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[1]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[3]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[4]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[5]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[7]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[8]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[9]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[10]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_27	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// free_play_mode	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// learn_song_mode	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \p1|altpll_component|_clk0 ;
wire \p1|altpll_component|_clk1 ;
wire \p1|altpll_component|pll~CLK3 ;
wire \p1|altpll_component|pll~CLK4 ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK1 ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK2 ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK3 ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK4 ;
wire \start~input_o ;
wire \CLOCK_27~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \ps2_clock~input_o ;
wire \ps2_data~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \avc|mI2C_CLK_DIV[0]~16_combout ;
wire \KEY[0]~input_o ;
wire \avc|mI2C_CLK_DIV[0]~17 ;
wire \avc|mI2C_CLK_DIV[1]~18_combout ;
wire \avc|mI2C_CLK_DIV[1]~19 ;
wire \avc|mI2C_CLK_DIV[2]~20_combout ;
wire \avc|mI2C_CLK_DIV[2]~21 ;
wire \avc|mI2C_CLK_DIV[3]~22_combout ;
wire \avc|mI2C_CLK_DIV[3]~23 ;
wire \avc|mI2C_CLK_DIV[4]~24_combout ;
wire \avc|mI2C_CLK_DIV[4]~25 ;
wire \avc|mI2C_CLK_DIV[5]~26_combout ;
wire \avc|mI2C_CLK_DIV[5]~27 ;
wire \avc|mI2C_CLK_DIV[6]~28_combout ;
wire \avc|mI2C_CLK_DIV[6]~29 ;
wire \avc|mI2C_CLK_DIV[7]~30_combout ;
wire \avc|mI2C_CLK_DIV[7]~31 ;
wire \avc|mI2C_CLK_DIV[8]~32_combout ;
wire \avc|LessThan0~1_combout ;
wire \avc|LessThan0~2_combout ;
wire \avc|mI2C_CLK_DIV[8]~33 ;
wire \avc|mI2C_CLK_DIV[9]~34_combout ;
wire \avc|mI2C_CLK_DIV[9]~35 ;
wire \avc|mI2C_CLK_DIV[10]~36_combout ;
wire \avc|mI2C_CLK_DIV[10]~37 ;
wire \avc|mI2C_CLK_DIV[11]~38_combout ;
wire \avc|mI2C_CLK_DIV[11]~39 ;
wire \avc|mI2C_CLK_DIV[12]~40_combout ;
wire \avc|mI2C_CLK_DIV[12]~41 ;
wire \avc|mI2C_CLK_DIV[13]~42_combout ;
wire \avc|mI2C_CLK_DIV[13]~43 ;
wire \avc|mI2C_CLK_DIV[14]~44_combout ;
wire \avc|mI2C_CLK_DIV[14]~45 ;
wire \avc|mI2C_CLK_DIV[15]~46_combout ;
wire \avc|LessThan0~0_combout ;
wire \avc|LessThan0~3_combout ;
wire \avc|LessThan0~4_combout ;
wire \avc|mI2C_CTRL_CLK~0_combout ;
wire \avc|mI2C_CTRL_CLK~feeder_combout ;
wire \avc|mI2C_CTRL_CLK~q ;
wire \avc|mI2C_CTRL_CLK~clkctrl_outclk ;
wire \avc|u0|SD_COUNTER[0]~6_combout ;
wire \avc|u0|SD_COUNTER[0]~7 ;
wire \avc|u0|SD_COUNTER[1]~10_combout ;
wire \avc|u0|SD_COUNTER[5]~8_combout ;
wire \avc|u0|SD_COUNTER[5]~9_combout ;
wire \avc|u0|SD_COUNTER[1]~11 ;
wire \avc|u0|SD_COUNTER[2]~12_combout ;
wire \avc|u0|SD_COUNTER[2]~13 ;
wire \avc|u0|SD_COUNTER[3]~14_combout ;
wire \avc|u0|SD_COUNTER[3]~15 ;
wire \avc|u0|SD_COUNTER[4]~16_combout ;
wire \avc|u0|SD_COUNTER[4]~17 ;
wire \avc|u0|SD_COUNTER[5]~18_combout ;
wire \avc|u0|Selector1~0_combout ;
wire \avc|u0|END~0_combout ;
wire \avc|u0|END~1_combout ;
wire \avc|u0|END~q ;
wire \avc|u0|ACK3~0_combout ;
wire \avc|u0|ACK3~1_combout ;
wire \I2C_SDAT~input_o ;
wire \avc|u0|ACK3~2_combout ;
wire \avc|u0|ACK3~q ;
wire \avc|u0|ACK1~0_combout ;
wire \avc|u0|Selector4~0_combout ;
wire \avc|u0|ACK1~1_combout ;
wire \avc|u0|ACK1~q ;
wire \avc|u0|ACK2~0_combout ;
wire \avc|u0|ACK2~1_combout ;
wire \avc|u0|ACK2~2_combout ;
wire \avc|u0|ACK2~q ;
wire \avc|mSetup_ST~12_combout ;
wire \avc|Selector1~0_combout ;
wire \avc|LessThan1~2_combout ;
wire \avc|LUT_INDEX[4]~12 ;
wire \avc|LUT_INDEX[5]~13_combout ;
wire \avc|LUT_INDEX[5]~15_combout ;
wire \avc|LUT_INDEX[0]~16_combout ;
wire \avc|LUT_INDEX[0]~feeder_combout ;
wire \avc|LUT_INDEX[1]~5_combout ;
wire \avc|LUT_INDEX[1]~6 ;
wire \avc|LUT_INDEX[2]~7_combout ;
wire \avc|LUT_INDEX[2]~8 ;
wire \avc|LUT_INDEX[3]~9_combout ;
wire \avc|LUT_INDEX[3]~10 ;
wire \avc|LUT_INDEX[4]~11_combout ;
wire \avc|LessThan1~0_combout ;
wire \avc|LessThan1~1_combout ;
wire \avc|mSetup_ST.0000~q ;
wire \avc|Selector2~0_combout ;
wire \avc|mSetup_ST.0001~q ;
wire \avc|mSetup_ST~13_combout ;
wire \avc|mSetup_ST.0010~q ;
wire \avc|Selector0~0_combout ;
wire \avc|mI2C_GO~q ;
wire \avc|u0|Mux0~1_combout ;
wire \avc|LessThan2~0_combout ;
wire \avc|LessThan2~1_combout ;
wire \avc|mI2C_DATA[22]~0_combout ;
wire \avc|u0|SD[22]~0_combout ;
wire \avc|u0|SD[22]~1_combout ;
wire \avc|Mux14~3_combout ;
wire \avc|Mux14~0_combout ;
wire \avc|Mux14~1_combout ;
wire \avc|Mux14~2_combout ;
wire \avc|Mux14~4_combout ;
wire \avc|Mux1~0_combout ;
wire \avc|Mux1~1_combout ;
wire \avc|Mux1~1clkctrl_outclk ;
wire \avc|mI2C_DATA[13]~feeder_combout ;
wire \avc|Mux16~0_combout ;
wire \avc|Mux16~1_combout ;
wire \avc|Mux16~2_combout ;
wire \avc|u0|SD[15]~feeder_combout ;
wire \avc|mI2C_DATA[22]~1_combout ;
wire \avc|mI2C_DATA[22]~feeder_combout ;
wire \avc|u0|Mux0~11_combout ;
wire \avc|u0|Mux0~12_combout ;
wire \avc|u0|Mux0~13_combout ;
wire \avc|u0|Mux0~0_combout ;
wire \avc|u0|Mux0~14_combout ;
wire \avc|Mux15~0_combout ;
wire \avc|Mux15~1_combout ;
wire \avc|Mux15~2_combout ;
wire \avc|mI2C_DATA[14]~feeder_combout ;
wire \avc|u0|Mux0~15_combout ;
wire \avc|Mux0~0_combout ;
wire \avc|Mux0~3_combout ;
wire \avc|Mux0~2_combout ;
wire \avc|Mux0~4_combout ;
wire \avc|Mux0~1_combout ;
wire \avc|Mux0~5_combout ;
wire \avc|mI2C_DATA[12]~feeder_combout ;
wire \avc|u0|Mux0~16_combout ;
wire \avc|u0|Mux0~17_combout ;
wire \avc|Mux7~2_combout ;
wire \avc|Mux7~3_combout ;
wire \avc|Mux7~4_combout ;
wire \avc|Mux7~6_combout ;
wire \avc|Mux7~5_combout ;
wire \avc|Mux8~3_combout ;
wire \avc|Mux8~1_combout ;
wire \avc|Mux8~0_combout ;
wire \avc|Mux8~2_combout ;
wire \avc|Mux8~4_combout ;
wire \avc|mI2C_DATA[5]~feeder_combout ;
wire \avc|u0|Mux0~8_combout ;
wire \avc|u0|Mux0~9_combout ;
wire \avc|Mux5~1_combout ;
wire \avc|Mux5~2_combout ;
wire \avc|Mux5~3_combout ;
wire \avc|Mux5~0_combout ;
wire \avc|Mux5~4_combout ;
wire \avc|Mux5~5_combout ;
wire \avc|u0|SD[8]~feeder_combout ;
wire \avc|Mux12~4_combout ;
wire \avc|Mux12~0_combout ;
wire \avc|Mux12~1_combout ;
wire \avc|Mux12~2_combout ;
wire \avc|Mux12~3_combout ;
wire \avc|Mux12~5_combout ;
wire \avc|Mux3~0_combout ;
wire \avc|Mux11~1_combout ;
wire \avc|Mux11~2_combout ;
wire \avc|Mux11~3_combout ;
wire \avc|Mux11~0_combout ;
wire \avc|Mux11~4_combout ;
wire \avc|mI2C_DATA[2]~feeder_combout ;
wire \avc|u0|SD[2]~feeder_combout ;
wire \avc|Mux4~1_combout ;
wire \avc|Mux4~2_combout ;
wire \avc|Mux4~3_combout ;
wire \avc|Mux4~4_combout ;
wire \avc|Mux4~0_combout ;
wire \avc|Mux4~5_combout ;
wire \avc|u0|Mux0~2_combout ;
wire \avc|u0|Mux0~3_combout ;
wire \avc|Mux6~0_combout ;
wire \avc|Mux6~2_combout ;
wire \avc|Mux6~1_combout ;
wire \avc|Mux6~3_combout ;
wire \avc|mI2C_DATA[7]~feeder_combout ;
wire \avc|u0|SD[7]~feeder_combout ;
wire \avc|Mux13~1_combout ;
wire \avc|Mux13~0_combout ;
wire \avc|Mux13~2_combout ;
wire \avc|Mux13~3_combout ;
wire \avc|Mux13~4_combout ;
wire \avc|mI2C_DATA[0]~feeder_combout ;
wire \avc|u0|Mux0~4_combout ;
wire \avc|Mux3~4_combout ;
wire \avc|Mux3~1_combout ;
wire \avc|Mux3~2_combout ;
wire \avc|Mux3~3_combout ;
wire \avc|Mux3~5_combout ;
wire \avc|u0|SD[10]~feeder_combout ;
wire \avc|Mux10~3_combout ;
wire \avc|Mux10~4_combout ;
wire \avc|Mux10~2_combout ;
wire \avc|Mux10~6_combout ;
wire \avc|Mux10~5_combout ;
wire \avc|mI2C_DATA[3]~feeder_combout ;
wire \avc|Mux9~1_combout ;
wire \avc|Mux9~2_combout ;
wire \avc|Mux9~3_combout ;
wire \avc|Mux9~0_combout ;
wire \avc|Mux9~4_combout ;
wire \avc|u0|SD[4]~feeder_combout ;
wire \avc|Mux2~2_combout ;
wire \avc|Mux2~0_combout ;
wire \avc|Mux2~1_combout ;
wire \avc|Mux2~3_combout ;
wire \avc|Mux2~4_combout ;
wire \avc|mI2C_DATA[11]~feeder_combout ;
wire \avc|u0|Mux0~5_combout ;
wire \avc|u0|Mux0~6_combout ;
wire \avc|u0|Mux0~7_combout ;
wire \avc|u0|Mux0~10_combout ;
wire \avc|u0|Mux0~18_combout ;
wire \avc|u0|Mux0~19_combout ;
wire \avc|u0|SDO~q ;
wire \myprocessor|PC|r0|q~0_combout ;
wire \myprocessor|PC|r0|q~q ;
wire \myprocessor|PC|r1|q~1_combout ;
wire \myprocessor|PC|r1|q~q ;
wire \myprocessor|PC|r1|q~2 ;
wire \myprocessor|PC|r2|q~1_combout ;
wire \myprocessor|PC|r2|q~q ;
wire \myprocessor|PC|r2|q~2 ;
wire \myprocessor|PC|r3|q~1_combout ;
wire \myprocessor|PC|r3|q~q ;
wire \myprocessor|PC|r3|q~2 ;
wire \myprocessor|PC|r4|q~1_combout ;
wire \myprocessor|PC|r4|q~q ;
wire \myprocessor|PC|r4|q~2 ;
wire \myprocessor|PC|r5|q~1_combout ;
wire \myprocessor|PC|r5|q~q ;
wire \myprocessor|PC|r5|q~2 ;
wire \myprocessor|PC|r6|q~1_combout ;
wire \myprocessor|PC|r6|q~q ;
wire \myprocessor|PC|r6|q~2 ;
wire \myprocessor|PC|r7|q~1_combout ;
wire \myprocessor|PC|r7|q~q ;
wire \myprocessor|PC|r7|q~2 ;
wire \myprocessor|PC|r8|q~1_combout ;
wire \myprocessor|PC|r8|q~q ;
wire \myprocessor|PC|r8|q~2 ;
wire \myprocessor|PC|r9|q~1_combout ;
wire \myprocessor|PC|r9|q~q ;
wire \myprocessor|PC|r9|q~2 ;
wire \myprocessor|PC|r10|q~1_combout ;
wire \myprocessor|PC|r10|q~q ;
wire \myprocessor|PC|r10|q~2 ;
wire \myprocessor|PC|r11|q~1_combout ;
wire \myprocessor|PC|r11|q~q ;
wire \mylcd|index[0]~6_combout ;
wire \mylcd|delay[0]~18_combout ;
wire \mylcd|index[1]~9 ;
wire \mylcd|index[2]~11_combout ;
wire \mylcd|index[2]~12 ;
wire \mylcd|index[3]~13_combout ;
wire \mylcd|index[3]~14 ;
wire \mylcd|index[4]~15_combout ;
wire \mylcd|index[4]~16 ;
wire \mylcd|index[5]~17_combout ;
wire \mylcd|LessThan3~0_combout ;
wire \mylcd|LessThan3~1_combout ;
wire \mylcd|delay[17]~22_combout ;
wire \mylcd|delay[0]~19 ;
wire \mylcd|delay[1]~20_combout ;
wire \mylcd|delay[1]~21 ;
wire \mylcd|delay[2]~23_combout ;
wire \mylcd|delay[2]~24 ;
wire \mylcd|delay[3]~25_combout ;
wire \mylcd|delay[3]~26 ;
wire \mylcd|delay[4]~27_combout ;
wire \mylcd|delay[4]~28 ;
wire \mylcd|delay[5]~29_combout ;
wire \mylcd|delay[5]~30 ;
wire \mylcd|delay[6]~31_combout ;
wire \mylcd|delay[6]~32 ;
wire \mylcd|delay[7]~33_combout ;
wire \mylcd|delay[7]~34 ;
wire \mylcd|delay[8]~35_combout ;
wire \mylcd|delay[8]~36 ;
wire \mylcd|delay[9]~37_combout ;
wire \mylcd|delay[9]~38 ;
wire \mylcd|delay[10]~39_combout ;
wire \mylcd|delay[10]~40 ;
wire \mylcd|delay[11]~41_combout ;
wire \mylcd|delay[11]~42 ;
wire \mylcd|delay[12]~43_combout ;
wire \mylcd|LessThan4~3_combout ;
wire \mylcd|delay[12]~44 ;
wire \mylcd|delay[13]~45_combout ;
wire \mylcd|delay[13]~46 ;
wire \mylcd|delay[14]~47_combout ;
wire \mylcd|delay[14]~48 ;
wire \mylcd|delay[15]~49_combout ;
wire \mylcd|delay[15]~50 ;
wire \mylcd|delay[16]~51_combout ;
wire \mylcd|LessThan4~4_combout ;
wire \mylcd|LessThan4~0_combout ;
wire \mylcd|LessThan4~1_combout ;
wire \mylcd|LessThan4~2_combout ;
wire \mylcd|delay[16]~52 ;
wire \mylcd|delay[17]~53_combout ;
wire \mylcd|LessThan4~5_combout ;
wire \mylcd|Selector38~0_combout ;
wire \mylcd|Add5~10_combout ;
wire \mylcd|Add5~0_combout ;
wire \mylcd|Selector40~0_combout ;
wire \mylcd|Selector0~0_combout ;
wire \mylcd|cstart~q ;
wire \mylcd|prestart~feeder_combout ;
wire \mylcd|prestart~q ;
wire \mylcd|mstart~1_combout ;
wire \mylcd|mstart~q ;
wire \mylcd|Add5~1 ;
wire \mylcd|Add5~2_combout ;
wire \mylcd|Selector39~0_combout ;
wire \mylcd|Add5~3 ;
wire \mylcd|Add5~4_combout ;
wire \mylcd|Selector38~1_combout ;
wire \mylcd|Add5~5 ;
wire \mylcd|Add5~6_combout ;
wire \mylcd|Selector37~0_combout ;
wire \mylcd|Add5~7 ;
wire \mylcd|Add5~8_combout ;
wire \mylcd|Selector36~0_combout ;
wire \mylcd|Selector34~0_combout ;
wire \mylcd|state2[1]~0_combout ;
wire \mylcd|mstart~0_combout ;
wire \mylcd|cdone~0_combout ;
wire \mylcd|cdone~q ;
wire \mylcd|Selector32~0_combout ;
wire \mylcd|Selector31~0_combout ;
wire \mylcd|index~10_combout ;
wire \mylcd|index[0]~7 ;
wire \mylcd|index[1]~8_combout ;
wire \mylcd|Equal2~0_combout ;
wire \mylcd|Equal4~0_combout ;
wire \mylcd|lcd_data[0]~0_combout ;
wire \mylcd|Equal3~0_combout ;
wire \mylcd|Equal5~0_combout ;
wire \mylcd|curbuf[3]~0_combout ;
wire \mylcd|Equal2~1_combout ;
wire \mylcd|lcd_data[4]~feeder_combout ;
wire \mylcd|Equal6~0_combout ;
wire \mylcd|Equal7~0_combout ;
wire \mylcd|curbuf[7]~1_combout ;
wire \mylcd|lcd_en~0_combout ;
wire \mylcd|lcd_en~q ;
wire \mylcd|curbuf[8]~2_combout ;
wire \mylcd|lcd_rs~q ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~feeder_combout ;
wire \r0|oRESET~q ;
wire \p1|altpll_component|pll~FBOUT ;
wire \p1|altpll_component|_clk2 ;
wire \p1|altpll_component|_clk2~clkctrl_outclk ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|oVS~q ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|oBLANK_n~q ;
wire \vga_ins|ADDR[0]~19_combout ;
wire \vga_ins|always0~0_combout ;
wire \vga_ins|ADDR[0]~20 ;
wire \vga_ins|ADDR[1]~21_combout ;
wire \vga_ins|ADDR[1]~22 ;
wire \vga_ins|ADDR[2]~23_combout ;
wire \vga_ins|ADDR[2]~24 ;
wire \vga_ins|ADDR[3]~25_combout ;
wire \vga_ins|ADDR[3]~26 ;
wire \vga_ins|ADDR[4]~27_combout ;
wire \vga_ins|ADDR[4]~28 ;
wire \vga_ins|ADDR[5]~29_combout ;
wire \vga_ins|ADDR[5]~30 ;
wire \vga_ins|ADDR[6]~31_combout ;
wire \vga_ins|ADDR[6]~32 ;
wire \vga_ins|ADDR[7]~33_combout ;
wire \vga_ins|ADDR[7]~34 ;
wire \vga_ins|ADDR[8]~35_combout ;
wire \vga_ins|ADDR[8]~36 ;
wire \vga_ins|ADDR[9]~37_combout ;
wire \vga_ins|ADDR[9]~38 ;
wire \vga_ins|ADDR[10]~39_combout ;
wire \vga_ins|ADDR[10]~40 ;
wire \vga_ins|ADDR[11]~41_combout ;
wire \vga_ins|ADDR[11]~42 ;
wire \vga_ins|ADDR[12]~43_combout ;
wire \vga_ins|ADDR[12]~44 ;
wire \vga_ins|ADDR[13]~45_combout ;
wire \vga_ins|ADDR[13]~46 ;
wire \vga_ins|ADDR[14]~47_combout ;
wire \vga_ins|ADDR[14]~48 ;
wire \vga_ins|ADDR[15]~49_combout ;
wire \vga_ins|ADDR[15]~50 ;
wire \vga_ins|ADDR[16]~51_combout ;
wire \vga_ins|ADDR[16]~52 ;
wire \vga_ins|ADDR[17]~53_combout ;
wire \vga_ins|ADDR[17]~54 ;
wire \vga_ins|ADDR[18]~55_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ;
wire \vga_ins|Add2~0_combout ;
wire \vga_ins|LessThan0~0_combout ;
wire \vga_ins|LessThan2~0_combout ;
wire \vga_ins|LessThan2~1_combout ;
wire \vga_ins|LessThan2~2_combout ;
wire \vga_ins|LessThan4~1_combout ;
wire \vga_ins|in_d~2_combout ;
wire \vga_ins|LessThan3~0_combout ;
wire \vga_ins|in_d~3_combout ;
wire \vga_ins|LessThan0~1_combout ;
wire \vga_ins|in_d~0_combout ;
wire \vga_ins|in_d~4_combout ;
wire \vga_ins|LessThan4~0_combout ;
wire \vga_ins|LessThan0~2_combout ;
wire \vga_ins|in_d~5_combout ;
wire \vga_ins|in_d~1_combout ;
wire \vga_ins|in_d~6_combout ;
wire \vga_ins|in_d~7_combout ;
wire \vga_ins|Add2~1 ;
wire \vga_ins|Add2~2_combout ;
wire \SW[5]~input_o ;
wire \vga_ins|Add1~0_combout ;
wire \vga_ins|Add2~3 ;
wire \vga_ins|Add2~4_combout ;
wire \vga_ins|Add1~1_combout ;
wire \vga_ins|Add2~5 ;
wire \vga_ins|Add2~6_combout ;
wire \vga_ins|pressed_d~0_combout ;
wire \vga_ins|pressed_d~combout ;
wire \SW[6]~input_o ;
wire \vga_ins|pressed_c~5_combout ;
wire \vga_ins|pressed_c~6_combout ;
wire \vga_ins|pressed_c~4_combout ;
wire \vga_ins|b_data[1]~1_combout ;
wire \SW[0]~input_o ;
wire \vga_ins|pressed_e~3_combout ;
wire \vga_ins|pressed_a~9_combout ;
wire \vga_ins|LessThan14~1_combout ;
wire \vga_ins|in_b~0_combout ;
wire \vga_ins|pressed_a~5_combout ;
wire \vga_ins|in_b~1_combout ;
wire \vga_ins|pressed_b~combout ;
wire \vga_ins|pressed_a~4_combout ;
wire \vga_ins|pressed_f~3_combout ;
wire \vga_ins|in_g~0_combout ;
wire \vga_ins|LessThan6~0_combout ;
wire \vga_ins|pressed_f~6_combout ;
wire \vga_ins|pressed_f~4_combout ;
wire \SW[3]~input_o ;
wire \vga_ins|pressed_f~2_combout ;
wire \vga_ins|pressed_f~5_combout ;
wire \vga_ins|in_a~0_combout ;
wire \vga_ins|LessThan14~0_combout ;
wire \vga_ins|in_g~3_combout ;
wire \vga_ins|in_g~4_combout ;
wire \vga_ins|in_g~1_combout ;
wire \vga_ins|in_g~2_combout ;
wire \vga_ins|in_g~5_combout ;
wire \SW[2]~input_o ;
wire \vga_ins|pressed_g~combout ;
wire \vga_ins|pressed_e~0_combout ;
wire \vga_ins|pressed_e~1_combout ;
wire \vga_ins|pressed_e~2_combout ;
wire \vga_ins|pressed_e~4_combout ;
wire \vga_ins|pressed_e~5_combout ;
wire \vga_ins|pressed_e~6_combout ;
wire \SW[4]~input_o ;
wire \vga_ins|pressed_e~7_combout ;
wire \vga_ins|b_data[1]~0_combout ;
wire \vga_ins|pressed_a~7_combout ;
wire \SW[1]~input_o ;
wire \vga_ins|LessThan2~3_combout ;
wire \vga_ins|in_a~1_combout ;
wire \vga_ins|in_a~2_combout ;
wire \vga_ins|in_a~3_combout ;
wire \vga_ins|in_a~4_combout ;
wire \vga_ins|in_a~5_combout ;
wire \vga_ins|pressed_a~6_combout ;
wire \vga_ins|pressed_a~8_combout ;
wire \vga_ins|b_data[1]~2_combout ;
wire \vga_ins|b_data[6]~3_combout ;
wire \free_play_mode~input_o ;
wire \learn_song_mode~input_o ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a112 ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ;
wire \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ;
wire \vga_ins|select_display_image_init|selected[0]~0_combout ;
wire \vga_ins|r_data[0]~0_combout ;
wire \vga_ins|select_display_image_init|selected[1]~1_combout ;
wire \vga_ins|r_data[1]~1_combout ;
wire \vga_ins|select_display_image_init|selected[2]~2_combout ;
wire \vga_ins|r_data[2]~2_combout ;
wire \vga_ins|select_display_image_init|selected[3]~3_combout ;
wire \vga_ins|r_data[3]~3_combout ;
wire \vga_ins|select_display_image_init|selected[4]~4_combout ;
wire \vga_ins|r_data[4]~4_combout ;
wire \vga_ins|r_data[5]~5_combout ;
wire \vga_ins|r_data[5]~6_combout ;
wire \vga_ins|select_display_image_init|selected[5]~5_combout ;
wire \vga_ins|r_data[5]~7_combout ;
wire \vga_ins|select_display_image_init|selected[6]~6_combout ;
wire \vga_ins|r_data[6]~8_combout ;
wire \vga_ins|select_display_image_init|selected[7]~7_combout ;
wire \vga_ins|r_data[7]~9_combout ;
wire \vga_ins|select_display_image_init|selected[8]~8_combout ;
wire \vga_ins|g_data[0]~0_combout ;
wire \vga_ins|select_display_image_init|selected[9]~9_combout ;
wire \vga_ins|g_data[1]~1_combout ;
wire \vga_ins|select_display_image_init|selected[10]~10_combout ;
wire \vga_ins|g_data[2]~2_combout ;
wire \vga_ins|select_display_image_init|selected[11]~11_combout ;
wire \vga_ins|g_data[3]~3_combout ;
wire \vga_ins|select_display_image_init|selected[12]~12_combout ;
wire \vga_ins|g_data[4]~4_combout ;
wire \vga_ins|select_display_image_init|selected[13]~13_combout ;
wire \vga_ins|g_data[5]~5_combout ;
wire \vga_ins|select_display_image_init|selected[14]~14_combout ;
wire \vga_ins|g_data[6]~6_combout ;
wire \vga_ins|select_display_image_init|selected[15]~15_combout ;
wire \vga_ins|g_data[7]~7_combout ;
wire \vga_ins|select_display_image_init|selected[16]~16_combout ;
wire \vga_ins|b_data[0]~4_combout ;
wire \vga_ins|select_display_image_init|selected[17]~17_combout ;
wire \vga_ins|b_data[1]~5_combout ;
wire \vga_ins|select_display_image_init|selected[18]~18_combout ;
wire \vga_ins|b_data[2]~6_combout ;
wire \vga_ins|select_display_image_init|selected[19]~19_combout ;
wire \vga_ins|b_data[3]~7_combout ;
wire \vga_ins|select_display_image_init|selected[20]~20_combout ;
wire \vga_ins|b_data[4]~8_combout ;
wire \vga_ins|b_data[5]~9_combout ;
wire \vga_ins|select_display_image_init|selected[21]~21_combout ;
wire \vga_ins|b_data[5]~10_combout ;
wire \vga_ins|b_data[6]~11_combout ;
wire \vga_ins|b_data[6]~12_combout ;
wire \vga_ins|select_display_image_init|selected[22]~22_combout ;
wire \vga_ins|b_data[6]~13_combout ;
wire \vga_ins|select_display_image_init|selected[23]~23_combout ;
wire \vga_ins|b_data[7]~14_combout ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~FBOUT ;
wire \Audio_Controller|Audio_Clock|altpll_component|_clk0 ;
wire \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk ;
wire \AUD_DACLRCK~input_o ;
wire \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \AUD_ADCLRCK~input_o ;
wire \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ;
wire \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~feeder_combout ;
wire \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \Audio_Controller|done_adc_channel_sync~0_combout ;
wire \Audio_Controller|done_adc_channel_sync~q ;
wire \Audio_Controller|Audio_In_Deserializer|comb~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|comb~3_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|comb~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|comb~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout ;
wire \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout ;
wire \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout ;
wire \Audio_Controller|always0~0_combout ;
wire \Audio_Controller|audio_in_available~q ;
wire \Audio_Controller|Audio_Out_Serializer|comb~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13 ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13 ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout ;
wire \Audio_Controller|always1~0_combout ;
wire \Audio_Controller|audio_out_allowed~q ;
wire \Audio_Controller|Audio_Out_Serializer|comb~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio_Controller|done_dac_channel_sync~0_combout ;
wire \Audio_Controller|done_dac_channel_sync~q ;
wire \Audio_Controller|Audio_Out_Serializer|always4~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ;
wire \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \cnt6[0]~32_combout ;
wire \cnt6[0]~33 ;
wire \cnt6[1]~34_combout ;
wire \cnt6[1]~35 ;
wire \cnt6[2]~36_combout ;
wire \cnt6[2]~37 ;
wire \cnt6[3]~38_combout ;
wire \cnt6[3]~39 ;
wire \cnt6[4]~40_combout ;
wire \cnt6[4]~41 ;
wire \cnt6[5]~42_combout ;
wire \cnt6[5]~43 ;
wire \cnt6[6]~44_combout ;
wire \cnt6[6]~45 ;
wire \cnt6[7]~46_combout ;
wire \cnt6[7]~47 ;
wire \cnt6[8]~48_combout ;
wire \cnt6[8]~49 ;
wire \cnt6[9]~50_combout ;
wire \cnt6[9]~51 ;
wire \cnt6[10]~52_combout ;
wire \LessThan6~6_combout ;
wire \cnt6[10]~53 ;
wire \cnt6[11]~54_combout ;
wire \cnt6[11]~55 ;
wire \cnt6[12]~56_combout ;
wire \cnt6[12]~57 ;
wire \cnt6[13]~58_combout ;
wire \LessThan6~5_combout ;
wire \LessThan6~7_combout ;
wire \LessThan6~8_combout ;
wire \cnt6[13]~59 ;
wire \cnt6[14]~60_combout ;
wire \cnt6[14]~61 ;
wire \cnt6[15]~62_combout ;
wire \cnt6[15]~63 ;
wire \cnt6[16]~64_combout ;
wire \cnt6[16]~65 ;
wire \cnt6[17]~66_combout ;
wire \cnt6[17]~67 ;
wire \cnt6[18]~68_combout ;
wire \cnt6[18]~69 ;
wire \cnt6[19]~70_combout ;
wire \cnt6[19]~71 ;
wire \cnt6[20]~72_combout ;
wire \cnt6[20]~73 ;
wire \cnt6[21]~74_combout ;
wire \cnt6[21]~75 ;
wire \cnt6[22]~76_combout ;
wire \cnt6[22]~77 ;
wire \cnt6[23]~78_combout ;
wire \LessThan6~1_combout ;
wire \cnt6[23]~79 ;
wire \cnt6[24]~80_combout ;
wire \cnt6[24]~81 ;
wire \cnt6[25]~82_combout ;
wire \cnt6[25]~83 ;
wire \cnt6[26]~84_combout ;
wire \cnt6[26]~85 ;
wire \cnt6[27]~86_combout ;
wire \LessThan6~2_combout ;
wire \LessThan6~0_combout ;
wire \cnt6[27]~87 ;
wire \cnt6[28]~88_combout ;
wire \cnt6[28]~89 ;
wire \cnt6[29]~90_combout ;
wire \cnt6[29]~91 ;
wire \cnt6[30]~92_combout ;
wire \cnt6[30]~93 ;
wire \cnt6[31]~94_combout ;
wire \LessThan6~3_combout ;
wire \LessThan6~4_combout ;
wire \LessThan6~9_combout ;
wire \add6~3_combout ;
wire \cnt4[0]~32_combout ;
wire \LessThan4~5_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~3_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~4_combout ;
wire \LessThan4~7_combout ;
wire \cnt4[0]~33 ;
wire \cnt4[1]~34_combout ;
wire \cnt4[1]~35 ;
wire \cnt4[2]~36_combout ;
wire \cnt4[2]~37 ;
wire \cnt4[3]~38_combout ;
wire \cnt4[3]~39 ;
wire \cnt4[4]~40_combout ;
wire \cnt4[4]~41 ;
wire \cnt4[5]~42_combout ;
wire \cnt4[5]~43 ;
wire \cnt4[6]~44_combout ;
wire \cnt4[6]~45 ;
wire \cnt4[7]~46_combout ;
wire \cnt4[7]~47 ;
wire \cnt4[8]~48_combout ;
wire \cnt4[8]~49 ;
wire \cnt4[9]~50_combout ;
wire \cnt4[9]~51 ;
wire \cnt4[10]~52_combout ;
wire \cnt4[10]~53 ;
wire \cnt4[11]~54_combout ;
wire \cnt4[11]~55 ;
wire \cnt4[12]~56_combout ;
wire \cnt4[12]~57 ;
wire \cnt4[13]~58_combout ;
wire \cnt4[13]~59 ;
wire \cnt4[14]~60_combout ;
wire \cnt4[14]~61 ;
wire \cnt4[15]~62_combout ;
wire \cnt4[15]~63 ;
wire \cnt4[16]~64_combout ;
wire \cnt4[16]~65 ;
wire \cnt4[17]~66_combout ;
wire \cnt4[17]~67 ;
wire \cnt4[18]~68_combout ;
wire \cnt4[18]~69 ;
wire \cnt4[19]~70_combout ;
wire \cnt4[19]~71 ;
wire \cnt4[20]~72_combout ;
wire \cnt4[20]~73 ;
wire \cnt4[21]~74_combout ;
wire \cnt4[21]~75 ;
wire \cnt4[22]~76_combout ;
wire \cnt4[22]~77 ;
wire \cnt4[23]~78_combout ;
wire \cnt4[23]~79 ;
wire \cnt4[24]~80_combout ;
wire \cnt4[24]~81 ;
wire \cnt4[25]~82_combout ;
wire \cnt4[25]~83 ;
wire \cnt4[26]~84_combout ;
wire \cnt4[26]~85 ;
wire \cnt4[27]~86_combout ;
wire \cnt4[27]~87 ;
wire \cnt4[28]~88_combout ;
wire \cnt4[28]~89 ;
wire \cnt4[29]~90_combout ;
wire \cnt4[29]~91 ;
wire \cnt4[30]~92_combout ;
wire \cnt4[30]~93 ;
wire \cnt4[31]~94_combout ;
wire \LessThan4~6_combout ;
wire \add4~3_combout ;
wire \cnt5[0]~32_combout ;
wire \cnt5[0]~33 ;
wire \cnt5[1]~34_combout ;
wire \cnt5[1]~35 ;
wire \cnt5[2]~36_combout ;
wire \cnt5[2]~37 ;
wire \cnt5[3]~38_combout ;
wire \cnt5[3]~39 ;
wire \cnt5[4]~40_combout ;
wire \cnt5[4]~41 ;
wire \cnt5[5]~42_combout ;
wire \cnt5[5]~43 ;
wire \cnt5[6]~44_combout ;
wire \cnt5[6]~45 ;
wire \cnt5[7]~46_combout ;
wire \cnt5[7]~47 ;
wire \cnt5[8]~48_combout ;
wire \cnt5[8]~49 ;
wire \cnt5[9]~50_combout ;
wire \cnt5[9]~51 ;
wire \cnt5[10]~52_combout ;
wire \cnt5[10]~53 ;
wire \cnt5[11]~54_combout ;
wire \cnt5[11]~55 ;
wire \cnt5[12]~56_combout ;
wire \cnt5[12]~57 ;
wire \cnt5[13]~58_combout ;
wire \cnt5[13]~59 ;
wire \cnt5[14]~60_combout ;
wire \cnt5[14]~61 ;
wire \cnt5[15]~62_combout ;
wire \cnt5[15]~63 ;
wire \cnt5[16]~64_combout ;
wire \cnt5[16]~65 ;
wire \cnt5[17]~66_combout ;
wire \cnt5[17]~67 ;
wire \cnt5[18]~68_combout ;
wire \cnt5[18]~69 ;
wire \cnt5[19]~70_combout ;
wire \cnt5[19]~71 ;
wire \cnt5[20]~72_combout ;
wire \cnt5[20]~73 ;
wire \cnt5[21]~74_combout ;
wire \cnt5[21]~75 ;
wire \cnt5[22]~76_combout ;
wire \cnt5[22]~77 ;
wire \cnt5[23]~78_combout ;
wire \cnt5[23]~79 ;
wire \cnt5[24]~80_combout ;
wire \cnt5[24]~81 ;
wire \cnt5[25]~82_combout ;
wire \cnt5[25]~83 ;
wire \cnt5[26]~84_combout ;
wire \cnt5[26]~85 ;
wire \cnt5[27]~86_combout ;
wire \LessThan5~2_combout ;
wire \LessThan5~1_combout ;
wire \cnt5[27]~87 ;
wire \cnt5[28]~88_combout ;
wire \cnt5[28]~89 ;
wire \cnt5[29]~90_combout ;
wire \cnt5[29]~91 ;
wire \cnt5[30]~92_combout ;
wire \cnt5[30]~93 ;
wire \cnt5[31]~94_combout ;
wire \LessThan5~3_combout ;
wire \LessThan5~0_combout ;
wire \LessThan5~4_combout ;
wire \LessThan5~7_combout ;
wire \LessThan5~6_combout ;
wire \LessThan5~8_combout ;
wire \LessThan5~5_combout ;
wire \LessThan5~9_combout ;
wire \add5~3_combout ;
wire \Add18~0_combout ;
wire \cnt0[0]~32_combout ;
wire \cnt0[0]~33 ;
wire \cnt0[1]~34_combout ;
wire \cnt0[1]~35 ;
wire \cnt0[2]~36_combout ;
wire \cnt0[2]~37 ;
wire \cnt0[3]~38_combout ;
wire \cnt0[3]~39 ;
wire \cnt0[4]~40_combout ;
wire \cnt0[4]~41 ;
wire \cnt0[5]~42_combout ;
wire \cnt0[5]~43 ;
wire \cnt0[6]~44_combout ;
wire \cnt0[6]~45 ;
wire \cnt0[7]~46_combout ;
wire \cnt0[7]~47 ;
wire \cnt0[8]~48_combout ;
wire \cnt0[8]~49 ;
wire \cnt0[9]~50_combout ;
wire \cnt0[9]~51 ;
wire \cnt0[10]~52_combout ;
wire \cnt0[10]~53 ;
wire \cnt0[11]~54_combout ;
wire \cnt0[11]~55 ;
wire \cnt0[12]~56_combout ;
wire \cnt0[12]~57 ;
wire \cnt0[13]~58_combout ;
wire \cnt0[13]~59 ;
wire \cnt0[14]~60_combout ;
wire \cnt0[14]~61 ;
wire \cnt0[15]~62_combout ;
wire \cnt0[15]~63 ;
wire \cnt0[16]~64_combout ;
wire \cnt0[16]~65 ;
wire \cnt0[17]~66_combout ;
wire \cnt0[17]~67 ;
wire \cnt0[18]~68_combout ;
wire \cnt0[18]~69 ;
wire \cnt0[19]~70_combout ;
wire \cnt0[19]~71 ;
wire \cnt0[20]~72_combout ;
wire \LessThan0~3_combout ;
wire \cnt0[20]~73 ;
wire \cnt0[21]~74_combout ;
wire \cnt0[21]~75 ;
wire \cnt0[22]~76_combout ;
wire \cnt0[22]~77 ;
wire \cnt0[23]~78_combout ;
wire \cnt0[23]~79 ;
wire \cnt0[24]~80_combout ;
wire \cnt0[24]~81 ;
wire \cnt0[25]~82_combout ;
wire \cnt0[25]~83 ;
wire \cnt0[26]~84_combout ;
wire \cnt0[26]~85 ;
wire \cnt0[27]~86_combout ;
wire \cnt0[27]~87 ;
wire \cnt0[28]~88_combout ;
wire \cnt0[28]~89 ;
wire \cnt0[29]~90_combout ;
wire \cnt0[29]~91 ;
wire \cnt0[30]~92_combout ;
wire \LessThan0~5_combout ;
wire \cnt0[30]~93 ;
wire \cnt0[31]~94_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~7_combout ;
wire \add0~3_combout ;
wire \cnt1[0]~32_combout ;
wire \cnt1[0]~33 ;
wire \cnt1[1]~34_combout ;
wire \cnt1[1]~35 ;
wire \cnt1[2]~36_combout ;
wire \cnt1[2]~37 ;
wire \cnt1[3]~38_combout ;
wire \cnt1[3]~39 ;
wire \cnt1[4]~40_combout ;
wire \cnt1[4]~41 ;
wire \cnt1[5]~42_combout ;
wire \cnt1[5]~43 ;
wire \cnt1[6]~44_combout ;
wire \cnt1[6]~45 ;
wire \cnt1[7]~46_combout ;
wire \cnt1[7]~47 ;
wire \cnt1[8]~48_combout ;
wire \cnt1[8]~49 ;
wire \cnt1[9]~50_combout ;
wire \cnt1[9]~51 ;
wire \cnt1[10]~52_combout ;
wire \cnt1[10]~53 ;
wire \cnt1[11]~54_combout ;
wire \cnt1[11]~55 ;
wire \cnt1[12]~56_combout ;
wire \cnt1[12]~57 ;
wire \cnt1[13]~58_combout ;
wire \cnt1[13]~59 ;
wire \cnt1[14]~60_combout ;
wire \cnt1[14]~61 ;
wire \cnt1[15]~62_combout ;
wire \cnt1[15]~63 ;
wire \cnt1[16]~64_combout ;
wire \cnt1[16]~65 ;
wire \cnt1[17]~66_combout ;
wire \cnt1[17]~67 ;
wire \cnt1[18]~68_combout ;
wire \cnt1[18]~69 ;
wire \cnt1[19]~70_combout ;
wire \cnt1[19]~71 ;
wire \cnt1[20]~72_combout ;
wire \cnt1[20]~73 ;
wire \cnt1[21]~74_combout ;
wire \cnt1[21]~75 ;
wire \cnt1[22]~76_combout ;
wire \cnt1[22]~77 ;
wire \cnt1[23]~78_combout ;
wire \cnt1[23]~79 ;
wire \cnt1[24]~80_combout ;
wire \cnt1[24]~81 ;
wire \cnt1[25]~82_combout ;
wire \cnt1[25]~83 ;
wire \cnt1[26]~84_combout ;
wire \cnt1[26]~85 ;
wire \cnt1[27]~86_combout ;
wire \cnt1[27]~87 ;
wire \cnt1[28]~88_combout ;
wire \cnt1[28]~89 ;
wire \cnt1[29]~90_combout ;
wire \cnt1[29]~91 ;
wire \cnt1[30]~92_combout ;
wire \cnt1[30]~93 ;
wire \cnt1[31]~94_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~8_combout ;
wire \add1~3_combout ;
wire \Add15~0_combout ;
wire \cnt3[0]~32_combout ;
wire \cnt3[0]~33 ;
wire \cnt3[1]~34_combout ;
wire \cnt3[1]~35 ;
wire \cnt3[2]~36_combout ;
wire \cnt3[2]~37 ;
wire \cnt3[3]~38_combout ;
wire \cnt3[3]~39 ;
wire \cnt3[4]~40_combout ;
wire \cnt3[4]~41 ;
wire \cnt3[5]~42_combout ;
wire \cnt3[5]~43 ;
wire \cnt3[6]~44_combout ;
wire \cnt3[6]~45 ;
wire \cnt3[7]~46_combout ;
wire \cnt3[7]~47 ;
wire \cnt3[8]~48_combout ;
wire \cnt3[8]~49 ;
wire \cnt3[9]~50_combout ;
wire \cnt3[9]~51 ;
wire \cnt3[10]~52_combout ;
wire \cnt3[10]~53 ;
wire \cnt3[11]~54_combout ;
wire \cnt3[11]~55 ;
wire \cnt3[12]~56_combout ;
wire \cnt3[12]~57 ;
wire \cnt3[13]~58_combout ;
wire \cnt3[13]~59 ;
wire \cnt3[14]~60_combout ;
wire \cnt3[14]~61 ;
wire \cnt3[15]~62_combout ;
wire \cnt3[15]~63 ;
wire \cnt3[16]~64_combout ;
wire \cnt3[16]~65 ;
wire \cnt3[17]~66_combout ;
wire \cnt3[17]~67 ;
wire \cnt3[18]~68_combout ;
wire \cnt3[18]~69 ;
wire \cnt3[19]~70_combout ;
wire \cnt3[19]~71 ;
wire \cnt3[20]~72_combout ;
wire \cnt3[20]~73 ;
wire \cnt3[21]~74_combout ;
wire \cnt3[21]~75 ;
wire \cnt3[22]~76_combout ;
wire \cnt3[22]~77 ;
wire \cnt3[23]~78_combout ;
wire \cnt3[23]~79 ;
wire \cnt3[24]~80_combout ;
wire \cnt3[24]~81 ;
wire \cnt3[25]~82_combout ;
wire \cnt3[25]~83 ;
wire \cnt3[26]~84_combout ;
wire \cnt3[26]~85 ;
wire \cnt3[27]~86_combout ;
wire \cnt3[27]~87 ;
wire \cnt3[28]~88_combout ;
wire \LessThan3~3_combout ;
wire \cnt3[28]~89 ;
wire \cnt3[29]~90_combout ;
wire \cnt3[29]~91 ;
wire \cnt3[30]~92_combout ;
wire \cnt3[30]~93 ;
wire \cnt3[31]~94_combout ;
wire \LessThan3~4_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~6_combout ;
wire \LessThan3~7_combout ;
wire \LessThan3~8_combout ;
wire \LessThan3~5_combout ;
wire \LessThan3~9_combout ;
wire \LessThan3~10_combout ;
wire \add3~3_combout ;
wire \cnt2[0]~32_combout ;
wire \cnt2[0]~33 ;
wire \cnt2[1]~34_combout ;
wire \cnt2[1]~35 ;
wire \cnt2[2]~36_combout ;
wire \cnt2[2]~37 ;
wire \cnt2[3]~38_combout ;
wire \cnt2[3]~39 ;
wire \cnt2[4]~40_combout ;
wire \cnt2[4]~41 ;
wire \cnt2[5]~42_combout ;
wire \cnt2[5]~43 ;
wire \cnt2[6]~44_combout ;
wire \cnt2[6]~45 ;
wire \cnt2[7]~46_combout ;
wire \cnt2[7]~47 ;
wire \cnt2[8]~48_combout ;
wire \cnt2[8]~49 ;
wire \cnt2[9]~50_combout ;
wire \cnt2[9]~51 ;
wire \cnt2[10]~52_combout ;
wire \cnt2[10]~53 ;
wire \cnt2[11]~54_combout ;
wire \cnt2[11]~55 ;
wire \cnt2[12]~56_combout ;
wire \cnt2[12]~57 ;
wire \cnt2[13]~58_combout ;
wire \cnt2[13]~59 ;
wire \cnt2[14]~60_combout ;
wire \cnt2[14]~61 ;
wire \cnt2[15]~62_combout ;
wire \cnt2[15]~63 ;
wire \cnt2[16]~64_combout ;
wire \cnt2[16]~65 ;
wire \cnt2[17]~66_combout ;
wire \cnt2[17]~67 ;
wire \cnt2[18]~68_combout ;
wire \cnt2[18]~69 ;
wire \cnt2[19]~70_combout ;
wire \cnt2[19]~71 ;
wire \cnt2[20]~72_combout ;
wire \cnt2[20]~73 ;
wire \cnt2[21]~74_combout ;
wire \cnt2[21]~75 ;
wire \cnt2[22]~76_combout ;
wire \cnt2[22]~77 ;
wire \cnt2[23]~78_combout ;
wire \cnt2[23]~79 ;
wire \cnt2[24]~80_combout ;
wire \cnt2[24]~81 ;
wire \cnt2[25]~82_combout ;
wire \cnt2[25]~83 ;
wire \cnt2[26]~84_combout ;
wire \cnt2[26]~85 ;
wire \cnt2[27]~86_combout ;
wire \cnt2[27]~87 ;
wire \cnt2[28]~88_combout ;
wire \LessThan2~6_combout ;
wire \cnt2[28]~89 ;
wire \cnt2[29]~90_combout ;
wire \cnt2[29]~91 ;
wire \cnt2[30]~92_combout ;
wire \cnt2[30]~93 ;
wire \cnt2[31]~94_combout ;
wire \LessThan2~7_combout ;
wire \LessThan2~5_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~8_combout ;
wire \add2~3_combout ;
wire \Add16~0_combout ;
wire \Add17~0_combout ;
wire \Add19~0_combout ;
wire \Add20~0_combout ;
wire \add5~2_combout ;
wire \add5[13]~1_combout ;
wire \add5~0_combout ;
wire \add4~2_combout ;
wire \add4[13]~1_combout ;
wire \add4~0_combout ;
wire \Add18~1 ;
wire \Add18~2_combout ;
wire \add1~2_combout ;
wire \add1[10]~1_combout ;
wire \add1~0_combout ;
wire \add0~2_combout ;
wire \add0[10]~1_combout ;
wire \add0~0_combout ;
wire \Add15~1 ;
wire \Add15~2_combout ;
wire \add2~2_combout ;
wire \add2[13]~1_combout ;
wire \add2~0_combout ;
wire \add3~2_combout ;
wire \add3[13]~1_combout ;
wire \add3~0_combout ;
wire \Add16~1 ;
wire \Add16~2_combout ;
wire \Add17~1 ;
wire \Add17~2_combout ;
wire \Add19~1 ;
wire \Add19~2_combout ;
wire \add6~2_combout ;
wire \add6[10]~1_combout ;
wire \add6~0_combout ;
wire \Add20~1 ;
wire \Add20~2_combout ;
wire \Add18~3 ;
wire \Add18~4_combout ;
wire \Add15~3 ;
wire \Add15~4_combout ;
wire \Add16~3 ;
wire \Add16~4_combout ;
wire \Add17~3 ;
wire \Add17~4_combout ;
wire \Add19~3 ;
wire \Add19~4_combout ;
wire \Add20~3 ;
wire \Add20~4_combout ;
wire \Add18~5 ;
wire \Add18~6_combout ;
wire \Add15~5 ;
wire \Add15~6_combout ;
wire \Add16~5 ;
wire \Add16~6_combout ;
wire \Add17~5 ;
wire \Add17~6_combout ;
wire \Add19~5 ;
wire \Add19~6_combout ;
wire \Add20~5 ;
wire \Add20~6_combout ;
wire \Add18~7 ;
wire \Add18~8_combout ;
wire \Add15~7 ;
wire \Add15~8_combout ;
wire \Add16~7 ;
wire \Add16~8_combout ;
wire \Add17~7 ;
wire \Add17~8_combout ;
wire \Add19~7 ;
wire \Add19~8_combout ;
wire \Add20~7 ;
wire \Add20~8_combout ;
wire \Add16~9 ;
wire \Add16~10_combout ;
wire \Add15~9 ;
wire \Add15~10_combout ;
wire \Add17~9 ;
wire \Add17~10_combout ;
wire \Add18~9 ;
wire \Add18~10_combout ;
wire \Add19~9 ;
wire \Add19~10_combout ;
wire \Add20~9 ;
wire \Add20~10_combout ;
wire \Add18~11 ;
wire \Add18~12_combout ;
wire \Add16~11 ;
wire \Add16~12_combout ;
wire \Add15~11 ;
wire \Add15~12_combout ;
wire \Add17~11 ;
wire \Add17~12_combout ;
wire \Add19~11 ;
wire \Add19~12_combout ;
wire \Add20~11 ;
wire \Add20~12_combout ;
wire \Add18~13 ;
wire \Add18~14_combout ;
wire \Add15~13 ;
wire \Add15~14_combout ;
wire \Add16~13 ;
wire \Add16~14_combout ;
wire \Add17~13 ;
wire \Add17~14_combout ;
wire \Add19~13 ;
wire \Add19~14_combout ;
wire \Add20~13 ;
wire \Add20~14_combout ;
wire \Add16~15 ;
wire \Add16~16_combout ;
wire \Add15~15 ;
wire \Add15~16_combout ;
wire \Add17~15 ;
wire \Add17~16_combout ;
wire \Add18~15 ;
wire \Add18~16_combout ;
wire \Add19~15 ;
wire \Add19~16_combout ;
wire \Add20~15 ;
wire \Add20~16_combout ;
wire \Add18~17 ;
wire \Add18~18_combout ;
wire \Add15~17 ;
wire \Add15~18_combout ;
wire \Add16~17 ;
wire \Add16~18_combout ;
wire \Add17~17 ;
wire \Add17~18_combout ;
wire \Add19~17 ;
wire \Add19~18_combout ;
wire \Add20~17 ;
wire \Add20~18_combout ;
wire \Add16~19 ;
wire \Add16~20_combout ;
wire \Add15~19 ;
wire \Add15~20_combout ;
wire \Add17~19 ;
wire \Add17~20_combout ;
wire \Add18~19 ;
wire \Add18~20_combout ;
wire \Add19~19 ;
wire \Add19~20_combout ;
wire \Add20~19 ;
wire \Add20~20_combout ;
wire \Add18~21 ;
wire \Add18~22_combout ;
wire \Add15~21 ;
wire \Add15~22_combout ;
wire \Add16~21 ;
wire \Add16~22_combout ;
wire \Add17~21 ;
wire \Add17~22_combout ;
wire \Add19~21 ;
wire \Add19~22_combout ;
wire \Add20~21 ;
wire \Add20~22_combout ;
wire \Add16~23 ;
wire \Add16~24_combout ;
wire \Add15~23 ;
wire \Add15~24_combout ;
wire \Add17~23 ;
wire \Add17~24_combout ;
wire \Add18~23 ;
wire \Add18~24_combout ;
wire \Add19~23 ;
wire \Add19~24_combout ;
wire \Add20~23 ;
wire \Add20~24_combout ;
wire \Add15~25 ;
wire \Add15~26_combout ;
wire \Add16~25 ;
wire \Add16~26_combout ;
wire \Add17~25 ;
wire \Add17~26_combout ;
wire \Add18~25 ;
wire \Add18~26_combout ;
wire \Add19~25 ;
wire \Add19~26_combout ;
wire \Add20~25 ;
wire \Add20~26_combout ;
wire \Add16~27 ;
wire \Add16~28_combout ;
wire \Add15~27 ;
wire \Add15~28_combout ;
wire \Add17~27 ;
wire \Add17~28_combout ;
wire \Add18~27 ;
wire \Add18~28_combout ;
wire \Add19~27 ;
wire \Add19~28_combout ;
wire \Add20~27 ;
wire \Add20~28_combout ;
wire \Add18~29 ;
wire \Add18~30_combout ;
wire \Add15~29 ;
wire \Add15~30_combout ;
wire \Add16~29 ;
wire \Add16~30_combout ;
wire \Add17~29 ;
wire \Add17~30_combout ;
wire \Add19~29 ;
wire \Add19~30_combout ;
wire \Add20~29 ;
wire \Add20~30_combout ;
wire \Add18~31 ;
wire \Add18~32_combout ;
wire \Add15~31 ;
wire \Add15~32_combout ;
wire \Add16~31 ;
wire \Add16~32_combout ;
wire \Add17~31 ;
wire \Add17~32_combout ;
wire \Add19~31 ;
wire \Add19~32_combout ;
wire \Add20~31 ;
wire \Add20~32_combout ;
wire \Add18~33 ;
wire \Add18~34_combout ;
wire \Add15~33 ;
wire \Add15~34_combout ;
wire \Add16~33 ;
wire \Add16~34_combout ;
wire \Add17~33 ;
wire \Add17~34_combout ;
wire \Add19~33 ;
wire \Add19~34_combout ;
wire \Add20~33 ;
wire \Add20~34_combout ;
wire \Add18~35 ;
wire \Add18~36_combout ;
wire \Add15~35 ;
wire \Add15~36_combout ;
wire \Add16~35 ;
wire \Add16~36_combout ;
wire \Add17~35 ;
wire \Add17~36_combout ;
wire \Add19~35 ;
wire \Add19~36_combout ;
wire \Add20~35 ;
wire \Add20~36_combout ;
wire \Add18~37 ;
wire \Add18~38_combout ;
wire \Add15~37 ;
wire \Add15~38_combout ;
wire \Add16~37 ;
wire \Add16~38_combout ;
wire \Add17~37 ;
wire \Add17~38_combout ;
wire \Add19~37 ;
wire \Add19~38_combout ;
wire \Add20~37 ;
wire \Add20~38_combout ;
wire \Add15~39 ;
wire \Add15~40_combout ;
wire \Add16~39 ;
wire \Add16~40_combout ;
wire \Add17~39 ;
wire \Add17~40_combout ;
wire \Add18~39 ;
wire \Add18~40_combout ;
wire \Add19~39 ;
wire \Add19~40_combout ;
wire \Add20~39 ;
wire \Add20~40_combout ;
wire \Add16~41 ;
wire \Add16~42_combout ;
wire \Add17~41 ;
wire \Add17~42_combout ;
wire \Add19~41 ;
wire \Add19~42_combout ;
wire \Add20~41 ;
wire \Add20~42_combout ;
wire \Add19~43 ;
wire \Add19~44_combout ;
wire \Add20~43 ;
wire \Add20~44_combout ;
wire \Add19~45 ;
wire \Add19~46_combout ;
wire \Add20~45 ;
wire \Add20~46_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \AUD_BCLK~input_o ;
wire \Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ;
wire \Audio_Controller|Bit_Clock_Edges|last_test_clk~q ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ;
wire \avc|u0|SCLK~0_combout ;
wire \avc|u0|SCLK~1_combout ;
wire \avc|u0|SCLK~2_combout ;
wire \avc|u0|SCLK~3_combout ;
wire \avc|u0|SCLK~q ;
wire \avc|u0|I2C_SCLK~0_combout ;
wire \avc|u0|I2C_SCLK~1_combout ;
wire \avc|u0|I2C_SCLK~2_combout ;
wire [5:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [23:0] \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a ;
wire [18:0] \vga_ins|ADDR ;
wire [32:1] \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg ;
wire [31:0] cnt2;
wire [5:0] \avc|u0|SD_COUNTER ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w ;
wire [5:0] \mylcd|index ;
wire [31:0] cnt6;
wire [23:0] \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \avc|mI2C_CLK_DIV ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w ;
wire [17:0] \mylcd|delay ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w ;
wire [7:0] \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [19:0] \r0|Cont ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w ;
wire [5:0] \avc|LUT_INDEX ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [31:0] add5;
wire [31:0] add4;
wire [31:0] add3;
wire [31:0] add2;
wire [31:0] add1;
wire [31:0] add0;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [6:0] \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [31:0] add6;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [31:0] cnt4;
wire [31:0] cnt5;
wire [31:0] cnt3;
wire [31:0] cnt0;
wire [31:0] cnt1;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w ;
wire [31:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [31:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \mylcd|lcd_data ;
wire [23:0] \vga_ins|bgr_data ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w ;
wire [5:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \mylcd|state1 ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [31:0] \mylcd|state2 ;
wire [4:0] \mylcd|count ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w ;
wire [15:0] \avc|LUT_DATA ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w ;
wire [23:0] \avc|u0|SD ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w ;
wire [3:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [7:0] \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space ;
wire [7:0] \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space ;
wire [23:0] \avc|mI2C_DATA ;

wire [4:0] \p1|altpll_component|pll_CLK_bus ;
wire [4:0] \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus ;
wire [35:0] \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [35:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \p1|altpll_component|_clk0  = \p1|altpll_component|pll_CLK_bus [0];
assign \p1|altpll_component|_clk1  = \p1|altpll_component|pll_CLK_bus [1];
assign \p1|altpll_component|_clk2  = \p1|altpll_component|pll_CLK_bus [2];
assign \p1|altpll_component|pll~CLK3  = \p1|altpll_component|pll_CLK_bus [3];
assign \p1|altpll_component|pll~CLK4  = \p1|altpll_component|pll_CLK_bus [4];

assign \Audio_Controller|Audio_Clock|altpll_component|_clk0  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [0];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK1  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [1];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK2  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [2];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK3  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [3];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK4  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [4];

assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [0] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [1] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [2] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [3] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [4] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [5] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [6] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [7] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [8] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [9] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [10] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [11] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [12] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [13] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [14] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [15] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [16] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [17] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [18] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [19] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [20] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [21] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [22] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [23] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [0] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [1] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [2] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [3] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [4] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [5] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [6] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [7] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [8] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [9] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [10] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [11] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [12] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [13] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [14] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [15] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [16] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [17] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [18] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [19] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [20] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [21] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [22] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [23] = \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a112  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];

assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \debug_data_in[0]~output (
	.i(\myprocessor|PC|r0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[0]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[0]~output .bus_hold = "false";
defparam \debug_data_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \debug_data_in[1]~output (
	.i(\myprocessor|PC|r1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[1]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[1]~output .bus_hold = "false";
defparam \debug_data_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \debug_data_in[2]~output (
	.i(\myprocessor|PC|r2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[2]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[2]~output .bus_hold = "false";
defparam \debug_data_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \debug_data_in[3]~output (
	.i(\myprocessor|PC|r3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[3]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[3]~output .bus_hold = "false";
defparam \debug_data_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \debug_data_in[4]~output (
	.i(\myprocessor|PC|r4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[4]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[4]~output .bus_hold = "false";
defparam \debug_data_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \debug_data_in[5]~output (
	.i(\myprocessor|PC|r5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[5]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[5]~output .bus_hold = "false";
defparam \debug_data_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \debug_data_in[6]~output (
	.i(\myprocessor|PC|r6|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[6]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[6]~output .bus_hold = "false";
defparam \debug_data_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \debug_data_in[7]~output (
	.i(\myprocessor|PC|r7|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[7]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[7]~output .bus_hold = "false";
defparam \debug_data_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \debug_data_in[8]~output (
	.i(\myprocessor|PC|r8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[8]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[8]~output .bus_hold = "false";
defparam \debug_data_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \debug_data_in[9]~output (
	.i(\myprocessor|PC|r9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[9]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[9]~output .bus_hold = "false";
defparam \debug_data_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \debug_data_in[10]~output (
	.i(\myprocessor|PC|r10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[10]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[10]~output .bus_hold = "false";
defparam \debug_data_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \debug_data_in[11]~output (
	.i(\myprocessor|PC|r11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[11]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[11]~output .bus_hold = "false";
defparam \debug_data_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \debug_data_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[12]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[12]~output .bus_hold = "false";
defparam \debug_data_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \debug_data_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[13]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[13]~output .bus_hold = "false";
defparam \debug_data_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \debug_data_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[14]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[14]~output .bus_hold = "false";
defparam \debug_data_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \debug_data_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[15]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[15]~output .bus_hold = "false";
defparam \debug_data_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \debug_data_in[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[16]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[16]~output .bus_hold = "false";
defparam \debug_data_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \debug_data_in[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[17]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[17]~output .bus_hold = "false";
defparam \debug_data_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \debug_data_in[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[18]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[18]~output .bus_hold = "false";
defparam \debug_data_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \debug_data_in[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[19]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[19]~output .bus_hold = "false";
defparam \debug_data_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \debug_data_in[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[20]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[20]~output .bus_hold = "false";
defparam \debug_data_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \debug_data_in[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[21]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[21]~output .bus_hold = "false";
defparam \debug_data_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \debug_data_in[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[22]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[22]~output .bus_hold = "false";
defparam \debug_data_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \debug_data_in[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[23]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[23]~output .bus_hold = "false";
defparam \debug_data_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \debug_data_in[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[24]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[24]~output .bus_hold = "false";
defparam \debug_data_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \debug_data_in[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[25]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[25]~output .bus_hold = "false";
defparam \debug_data_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \debug_data_in[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[26]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[26]~output .bus_hold = "false";
defparam \debug_data_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \debug_data_in[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[27]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[27]~output .bus_hold = "false";
defparam \debug_data_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \debug_data_in[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[28]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[28]~output .bus_hold = "false";
defparam \debug_data_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \debug_data_in[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[29]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[29]~output .bus_hold = "false";
defparam \debug_data_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \debug_data_in[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[30]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[30]~output .bus_hold = "false";
defparam \debug_data_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \debug_data_in[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[31]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[31]~output .bus_hold = "false";
defparam \debug_data_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \debug_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[0]),
	.obar());
// synopsys translate_off
defparam \debug_addr[0]~output .bus_hold = "false";
defparam \debug_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \debug_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[1]),
	.obar());
// synopsys translate_off
defparam \debug_addr[1]~output .bus_hold = "false";
defparam \debug_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \debug_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[2]),
	.obar());
// synopsys translate_off
defparam \debug_addr[2]~output .bus_hold = "false";
defparam \debug_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \debug_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[3]),
	.obar());
// synopsys translate_off
defparam \debug_addr[3]~output .bus_hold = "false";
defparam \debug_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \debug_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[4]),
	.obar());
// synopsys translate_off
defparam \debug_addr[4]~output .bus_hold = "false";
defparam \debug_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \debug_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[5]),
	.obar());
// synopsys translate_off
defparam \debug_addr[5]~output .bus_hold = "false";
defparam \debug_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \debug_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[6]),
	.obar());
// synopsys translate_off
defparam \debug_addr[6]~output .bus_hold = "false";
defparam \debug_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \debug_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[7]),
	.obar());
// synopsys translate_off
defparam \debug_addr[7]~output .bus_hold = "false";
defparam \debug_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \debug_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[8]),
	.obar());
// synopsys translate_off
defparam \debug_addr[8]~output .bus_hold = "false";
defparam \debug_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \debug_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[9]),
	.obar());
// synopsys translate_off
defparam \debug_addr[9]~output .bus_hold = "false";
defparam \debug_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \debug_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[10]),
	.obar());
// synopsys translate_off
defparam \debug_addr[10]~output .bus_hold = "false";
defparam \debug_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \debug_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[11]),
	.obar());
// synopsys translate_off
defparam \debug_addr[11]~output .bus_hold = "false";
defparam \debug_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\mylcd|lcd_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[0]),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\mylcd|lcd_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[1]),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\mylcd|lcd_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[2]),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\mylcd|lcd_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[3]),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\mylcd|lcd_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[4]),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\mylcd|lcd_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[5]),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\mylcd|lcd_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[6]),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\mylcd|lcd_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[7]),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rw),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(\mylcd|lcd_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_en),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(\mylcd|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rs),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_on),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blon),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \seg1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \seg1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \seg1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \seg1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \seg1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \seg1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \seg1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \seg2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \seg2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \seg2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \seg2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \seg2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \seg2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \seg2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \seg3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \seg3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \seg3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \seg3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \seg3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \seg3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \seg3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \seg4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[0]),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \seg4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[1]),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \seg4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[2]),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \seg4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[3]),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \seg4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[4]),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \seg4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[5]),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \seg4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[6]),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \seg5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[0]),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \seg5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[1]),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \seg5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[2]),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \seg5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[3]),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \seg5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[4]),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \seg5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[5]),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \seg5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[6]),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \seg6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[0]),
	.obar());
// synopsys translate_off
defparam \seg6[0]~output .bus_hold = "false";
defparam \seg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \seg6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[1]),
	.obar());
// synopsys translate_off
defparam \seg6[1]~output .bus_hold = "false";
defparam \seg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \seg6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[2]),
	.obar());
// synopsys translate_off
defparam \seg6[2]~output .bus_hold = "false";
defparam \seg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \seg6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[3]),
	.obar());
// synopsys translate_off
defparam \seg6[3]~output .bus_hold = "false";
defparam \seg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \seg6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[4]),
	.obar());
// synopsys translate_off
defparam \seg6[4]~output .bus_hold = "false";
defparam \seg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \seg6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[5]),
	.obar());
// synopsys translate_off
defparam \seg6[5]~output .bus_hold = "false";
defparam \seg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \seg6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[6]),
	.obar());
// synopsys translate_off
defparam \seg6[6]~output .bus_hold = "false";
defparam \seg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \seg7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[0]),
	.obar());
// synopsys translate_off
defparam \seg7[0]~output .bus_hold = "false";
defparam \seg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \seg7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[1]),
	.obar());
// synopsys translate_off
defparam \seg7[1]~output .bus_hold = "false";
defparam \seg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \seg7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[2]),
	.obar());
// synopsys translate_off
defparam \seg7[2]~output .bus_hold = "false";
defparam \seg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \seg7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[3]),
	.obar());
// synopsys translate_off
defparam \seg7[3]~output .bus_hold = "false";
defparam \seg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \seg7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[4]),
	.obar());
// synopsys translate_off
defparam \seg7[4]~output .bus_hold = "false";
defparam \seg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \seg7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[5]),
	.obar());
// synopsys translate_off
defparam \seg7[5]~output .bus_hold = "false";
defparam \seg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \seg7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[6]),
	.obar());
// synopsys translate_off
defparam \seg7[6]~output .bus_hold = "false";
defparam \seg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \seg8[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[0]),
	.obar());
// synopsys translate_off
defparam \seg8[0]~output .bus_hold = "false";
defparam \seg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \seg8[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[1]),
	.obar());
// synopsys translate_off
defparam \seg8[1]~output .bus_hold = "false";
defparam \seg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \seg8[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[2]),
	.obar());
// synopsys translate_off
defparam \seg8[2]~output .bus_hold = "false";
defparam \seg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \seg8[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[3]),
	.obar());
// synopsys translate_off
defparam \seg8[3]~output .bus_hold = "false";
defparam \seg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \seg8[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[4]),
	.obar());
// synopsys translate_off
defparam \seg8[4]~output .bus_hold = "false";
defparam \seg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \seg8[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[5]),
	.obar());
// synopsys translate_off
defparam \seg8[5]~output .bus_hold = "false";
defparam \seg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \seg8[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[6]),
	.obar());
// synopsys translate_off
defparam \seg8[6]~output .bus_hold = "false";
defparam \seg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|r_data[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|r_data[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|r_data[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|r_data[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|r_data[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|r_data[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|r_data[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|r_data[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|g_data[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|g_data[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|g_data[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|g_data[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|g_data[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_ins|g_data[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|g_data[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|g_data[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|b_data[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|b_data[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|b_data[2]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|b_data[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|b_data[4]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_ins|b_data[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_ins|b_data[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|b_data[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(\Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(\avc|u0|I2C_SCLK~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ps2_clock~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clock),
	.obar());
// synopsys translate_off
defparam \ps2_clock~output .bus_hold = "false";
defparam \ps2_clock~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \ps2_data~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data),
	.obar());
// synopsys translate_off
defparam \ps2_data~output .bus_hold = "false";
defparam \ps2_data~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(!\avc|u0|SDO~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N0
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[0]~16 (
// Equation(s):
// \avc|mI2C_CLK_DIV[0]~16_combout  = \avc|mI2C_CLK_DIV [0] $ (VCC)
// \avc|mI2C_CLK_DIV[0]~17  = CARRY(\avc|mI2C_CLK_DIV [0])

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\avc|mI2C_CLK_DIV[0]~16_combout ),
	.cout(\avc|mI2C_CLK_DIV[0]~17 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[0]~16 .lut_mask = 16'h33CC;
defparam \avc|mI2C_CLK_DIV[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y68_N1
dffeas \avc|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[0]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N2
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[1]~18 (
// Equation(s):
// \avc|mI2C_CLK_DIV[1]~18_combout  = (\avc|mI2C_CLK_DIV [1] & (!\avc|mI2C_CLK_DIV[0]~17 )) # (!\avc|mI2C_CLK_DIV [1] & ((\avc|mI2C_CLK_DIV[0]~17 ) # (GND)))
// \avc|mI2C_CLK_DIV[1]~19  = CARRY((!\avc|mI2C_CLK_DIV[0]~17 ) # (!\avc|mI2C_CLK_DIV [1]))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[0]~17 ),
	.combout(\avc|mI2C_CLK_DIV[1]~18_combout ),
	.cout(\avc|mI2C_CLK_DIV[1]~19 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[1]~18 .lut_mask = 16'h3C3F;
defparam \avc|mI2C_CLK_DIV[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N3
dffeas \avc|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[1]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N4
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[2]~20 (
// Equation(s):
// \avc|mI2C_CLK_DIV[2]~20_combout  = (\avc|mI2C_CLK_DIV [2] & (\avc|mI2C_CLK_DIV[1]~19  $ (GND))) # (!\avc|mI2C_CLK_DIV [2] & (!\avc|mI2C_CLK_DIV[1]~19  & VCC))
// \avc|mI2C_CLK_DIV[2]~21  = CARRY((\avc|mI2C_CLK_DIV [2] & !\avc|mI2C_CLK_DIV[1]~19 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[1]~19 ),
	.combout(\avc|mI2C_CLK_DIV[2]~20_combout ),
	.cout(\avc|mI2C_CLK_DIV[2]~21 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[2]~20 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N5
dffeas \avc|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[2]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N6
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[3]~22 (
// Equation(s):
// \avc|mI2C_CLK_DIV[3]~22_combout  = (\avc|mI2C_CLK_DIV [3] & (!\avc|mI2C_CLK_DIV[2]~21 )) # (!\avc|mI2C_CLK_DIV [3] & ((\avc|mI2C_CLK_DIV[2]~21 ) # (GND)))
// \avc|mI2C_CLK_DIV[3]~23  = CARRY((!\avc|mI2C_CLK_DIV[2]~21 ) # (!\avc|mI2C_CLK_DIV [3]))

	.dataa(\avc|mI2C_CLK_DIV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[2]~21 ),
	.combout(\avc|mI2C_CLK_DIV[3]~22_combout ),
	.cout(\avc|mI2C_CLK_DIV[3]~23 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[3]~22 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N7
dffeas \avc|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[3]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N8
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[4]~24 (
// Equation(s):
// \avc|mI2C_CLK_DIV[4]~24_combout  = (\avc|mI2C_CLK_DIV [4] & (\avc|mI2C_CLK_DIV[3]~23  $ (GND))) # (!\avc|mI2C_CLK_DIV [4] & (!\avc|mI2C_CLK_DIV[3]~23  & VCC))
// \avc|mI2C_CLK_DIV[4]~25  = CARRY((\avc|mI2C_CLK_DIV [4] & !\avc|mI2C_CLK_DIV[3]~23 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[3]~23 ),
	.combout(\avc|mI2C_CLK_DIV[4]~24_combout ),
	.cout(\avc|mI2C_CLK_DIV[4]~25 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[4]~24 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N9
dffeas \avc|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[4]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N10
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[5]~26 (
// Equation(s):
// \avc|mI2C_CLK_DIV[5]~26_combout  = (\avc|mI2C_CLK_DIV [5] & (!\avc|mI2C_CLK_DIV[4]~25 )) # (!\avc|mI2C_CLK_DIV [5] & ((\avc|mI2C_CLK_DIV[4]~25 ) # (GND)))
// \avc|mI2C_CLK_DIV[5]~27  = CARRY((!\avc|mI2C_CLK_DIV[4]~25 ) # (!\avc|mI2C_CLK_DIV [5]))

	.dataa(\avc|mI2C_CLK_DIV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[4]~25 ),
	.combout(\avc|mI2C_CLK_DIV[5]~26_combout ),
	.cout(\avc|mI2C_CLK_DIV[5]~27 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[5]~26 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N11
dffeas \avc|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[5]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N12
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[6]~28 (
// Equation(s):
// \avc|mI2C_CLK_DIV[6]~28_combout  = (\avc|mI2C_CLK_DIV [6] & (\avc|mI2C_CLK_DIV[5]~27  $ (GND))) # (!\avc|mI2C_CLK_DIV [6] & (!\avc|mI2C_CLK_DIV[5]~27  & VCC))
// \avc|mI2C_CLK_DIV[6]~29  = CARRY((\avc|mI2C_CLK_DIV [6] & !\avc|mI2C_CLK_DIV[5]~27 ))

	.dataa(\avc|mI2C_CLK_DIV [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[5]~27 ),
	.combout(\avc|mI2C_CLK_DIV[6]~28_combout ),
	.cout(\avc|mI2C_CLK_DIV[6]~29 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[6]~28 .lut_mask = 16'hA50A;
defparam \avc|mI2C_CLK_DIV[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N13
dffeas \avc|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[6]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N14
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[7]~30 (
// Equation(s):
// \avc|mI2C_CLK_DIV[7]~30_combout  = (\avc|mI2C_CLK_DIV [7] & (!\avc|mI2C_CLK_DIV[6]~29 )) # (!\avc|mI2C_CLK_DIV [7] & ((\avc|mI2C_CLK_DIV[6]~29 ) # (GND)))
// \avc|mI2C_CLK_DIV[7]~31  = CARRY((!\avc|mI2C_CLK_DIV[6]~29 ) # (!\avc|mI2C_CLK_DIV [7]))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[6]~29 ),
	.combout(\avc|mI2C_CLK_DIV[7]~30_combout ),
	.cout(\avc|mI2C_CLK_DIV[7]~31 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[7]~30 .lut_mask = 16'h3C3F;
defparam \avc|mI2C_CLK_DIV[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N15
dffeas \avc|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[7]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N16
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[8]~32 (
// Equation(s):
// \avc|mI2C_CLK_DIV[8]~32_combout  = (\avc|mI2C_CLK_DIV [8] & (\avc|mI2C_CLK_DIV[7]~31  $ (GND))) # (!\avc|mI2C_CLK_DIV [8] & (!\avc|mI2C_CLK_DIV[7]~31  & VCC))
// \avc|mI2C_CLK_DIV[8]~33  = CARRY((\avc|mI2C_CLK_DIV [8] & !\avc|mI2C_CLK_DIV[7]~31 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[7]~31 ),
	.combout(\avc|mI2C_CLK_DIV[8]~32_combout ),
	.cout(\avc|mI2C_CLK_DIV[8]~33 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[8]~32 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N17
dffeas \avc|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[8]~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N10
cycloneive_lcell_comb \avc|LessThan0~1 (
// Equation(s):
// \avc|LessThan0~1_combout  = (!\avc|mI2C_CLK_DIV [5] & (!\avc|mI2C_CLK_DIV [3] & (!\avc|mI2C_CLK_DIV [2] & !\avc|mI2C_CLK_DIV [4])))

	.dataa(\avc|mI2C_CLK_DIV [5]),
	.datab(\avc|mI2C_CLK_DIV [3]),
	.datac(\avc|mI2C_CLK_DIV [2]),
	.datad(\avc|mI2C_CLK_DIV [4]),
	.cin(gnd),
	.combout(\avc|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~1 .lut_mask = 16'h0001;
defparam \avc|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N12
cycloneive_lcell_comb \avc|LessThan0~2 (
// Equation(s):
// \avc|LessThan0~2_combout  = (((\avc|LessThan0~1_combout ) # (!\avc|mI2C_CLK_DIV [8])) # (!\avc|mI2C_CLK_DIV [7])) # (!\avc|mI2C_CLK_DIV [6])

	.dataa(\avc|mI2C_CLK_DIV [6]),
	.datab(\avc|mI2C_CLK_DIV [7]),
	.datac(\avc|mI2C_CLK_DIV [8]),
	.datad(\avc|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\avc|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~2 .lut_mask = 16'hFF7F;
defparam \avc|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N18
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[9]~34 (
// Equation(s):
// \avc|mI2C_CLK_DIV[9]~34_combout  = (\avc|mI2C_CLK_DIV [9] & (!\avc|mI2C_CLK_DIV[8]~33 )) # (!\avc|mI2C_CLK_DIV [9] & ((\avc|mI2C_CLK_DIV[8]~33 ) # (GND)))
// \avc|mI2C_CLK_DIV[9]~35  = CARRY((!\avc|mI2C_CLK_DIV[8]~33 ) # (!\avc|mI2C_CLK_DIV [9]))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[8]~33 ),
	.combout(\avc|mI2C_CLK_DIV[9]~34_combout ),
	.cout(\avc|mI2C_CLK_DIV[9]~35 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[9]~34 .lut_mask = 16'h3C3F;
defparam \avc|mI2C_CLK_DIV[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N19
dffeas \avc|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[9]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N20
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[10]~36 (
// Equation(s):
// \avc|mI2C_CLK_DIV[10]~36_combout  = (\avc|mI2C_CLK_DIV [10] & (\avc|mI2C_CLK_DIV[9]~35  $ (GND))) # (!\avc|mI2C_CLK_DIV [10] & (!\avc|mI2C_CLK_DIV[9]~35  & VCC))
// \avc|mI2C_CLK_DIV[10]~37  = CARRY((\avc|mI2C_CLK_DIV [10] & !\avc|mI2C_CLK_DIV[9]~35 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[9]~35 ),
	.combout(\avc|mI2C_CLK_DIV[10]~36_combout ),
	.cout(\avc|mI2C_CLK_DIV[10]~37 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[10]~36 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N21
dffeas \avc|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[10]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N22
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[11]~38 (
// Equation(s):
// \avc|mI2C_CLK_DIV[11]~38_combout  = (\avc|mI2C_CLK_DIV [11] & (!\avc|mI2C_CLK_DIV[10]~37 )) # (!\avc|mI2C_CLK_DIV [11] & ((\avc|mI2C_CLK_DIV[10]~37 ) # (GND)))
// \avc|mI2C_CLK_DIV[11]~39  = CARRY((!\avc|mI2C_CLK_DIV[10]~37 ) # (!\avc|mI2C_CLK_DIV [11]))

	.dataa(\avc|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[10]~37 ),
	.combout(\avc|mI2C_CLK_DIV[11]~38_combout ),
	.cout(\avc|mI2C_CLK_DIV[11]~39 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[11]~38 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N23
dffeas \avc|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[11]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N24
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[12]~40 (
// Equation(s):
// \avc|mI2C_CLK_DIV[12]~40_combout  = (\avc|mI2C_CLK_DIV [12] & (\avc|mI2C_CLK_DIV[11]~39  $ (GND))) # (!\avc|mI2C_CLK_DIV [12] & (!\avc|mI2C_CLK_DIV[11]~39  & VCC))
// \avc|mI2C_CLK_DIV[12]~41  = CARRY((\avc|mI2C_CLK_DIV [12] & !\avc|mI2C_CLK_DIV[11]~39 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[11]~39 ),
	.combout(\avc|mI2C_CLK_DIV[12]~40_combout ),
	.cout(\avc|mI2C_CLK_DIV[12]~41 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[12]~40 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N25
dffeas \avc|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[12]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N26
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[13]~42 (
// Equation(s):
// \avc|mI2C_CLK_DIV[13]~42_combout  = (\avc|mI2C_CLK_DIV [13] & (!\avc|mI2C_CLK_DIV[12]~41 )) # (!\avc|mI2C_CLK_DIV [13] & ((\avc|mI2C_CLK_DIV[12]~41 ) # (GND)))
// \avc|mI2C_CLK_DIV[13]~43  = CARRY((!\avc|mI2C_CLK_DIV[12]~41 ) # (!\avc|mI2C_CLK_DIV [13]))

	.dataa(\avc|mI2C_CLK_DIV [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[12]~41 ),
	.combout(\avc|mI2C_CLK_DIV[13]~42_combout ),
	.cout(\avc|mI2C_CLK_DIV[13]~43 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[13]~42 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N27
dffeas \avc|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[13]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N28
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[14]~44 (
// Equation(s):
// \avc|mI2C_CLK_DIV[14]~44_combout  = (\avc|mI2C_CLK_DIV [14] & (\avc|mI2C_CLK_DIV[13]~43  $ (GND))) # (!\avc|mI2C_CLK_DIV [14] & (!\avc|mI2C_CLK_DIV[13]~43  & VCC))
// \avc|mI2C_CLK_DIV[14]~45  = CARRY((\avc|mI2C_CLK_DIV [14] & !\avc|mI2C_CLK_DIV[13]~43 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[13]~43 ),
	.combout(\avc|mI2C_CLK_DIV[14]~44_combout ),
	.cout(\avc|mI2C_CLK_DIV[14]~45 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[14]~44 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N29
dffeas \avc|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[14]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N30
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[15]~46 (
// Equation(s):
// \avc|mI2C_CLK_DIV[15]~46_combout  = \avc|mI2C_CLK_DIV [15] $ (\avc|mI2C_CLK_DIV[14]~45 )

	.dataa(\avc|mI2C_CLK_DIV [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\avc|mI2C_CLK_DIV[14]~45 ),
	.combout(\avc|mI2C_CLK_DIV[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[15]~46 .lut_mask = 16'h5A5A;
defparam \avc|mI2C_CLK_DIV[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y68_N31
dffeas \avc|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[15]~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N8
cycloneive_lcell_comb \avc|LessThan0~0 (
// Equation(s):
// \avc|LessThan0~0_combout  = (!\avc|mI2C_CLK_DIV [12] & (!\avc|mI2C_CLK_DIV [15] & (!\avc|mI2C_CLK_DIV [13] & !\avc|mI2C_CLK_DIV [14])))

	.dataa(\avc|mI2C_CLK_DIV [12]),
	.datab(\avc|mI2C_CLK_DIV [15]),
	.datac(\avc|mI2C_CLK_DIV [13]),
	.datad(\avc|mI2C_CLK_DIV [14]),
	.cin(gnd),
	.combout(\avc|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~0 .lut_mask = 16'h0001;
defparam \avc|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N18
cycloneive_lcell_comb \avc|LessThan0~3 (
// Equation(s):
// \avc|LessThan0~3_combout  = (!\avc|mI2C_CLK_DIV [10] & !\avc|mI2C_CLK_DIV [9])

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(\avc|mI2C_CLK_DIV [9]),
	.cin(gnd),
	.combout(\avc|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~3 .lut_mask = 16'h0033;
defparam \avc|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N24
cycloneive_lcell_comb \avc|LessThan0~4 (
// Equation(s):
// \avc|LessThan0~4_combout  = ((\avc|mI2C_CLK_DIV [11] & ((!\avc|LessThan0~3_combout ) # (!\avc|LessThan0~2_combout )))) # (!\avc|LessThan0~0_combout )

	.dataa(\avc|LessThan0~2_combout ),
	.datab(\avc|mI2C_CLK_DIV [11]),
	.datac(\avc|LessThan0~0_combout ),
	.datad(\avc|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\avc|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~4 .lut_mask = 16'h4FCF;
defparam \avc|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N12
cycloneive_lcell_comb \avc|mI2C_CTRL_CLK~0 (
// Equation(s):
// \avc|mI2C_CTRL_CLK~0_combout  = \avc|mI2C_CTRL_CLK~q  $ (\avc|LessThan0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|mI2C_CTRL_CLK~q ),
	.datad(\avc|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\avc|mI2C_CTRL_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK~0 .lut_mask = 16'h0FF0;
defparam \avc|mI2C_CTRL_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N0
cycloneive_lcell_comb \avc|mI2C_CTRL_CLK~feeder (
// Equation(s):
// \avc|mI2C_CTRL_CLK~feeder_combout  = \avc|mI2C_CTRL_CLK~0_combout 

	.dataa(\avc|mI2C_CTRL_CLK~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_CTRL_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK~feeder .lut_mask = 16'hAAAA;
defparam \avc|mI2C_CTRL_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N1
dffeas \avc|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CTRL_CLK~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \avc|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \avc|mI2C_CTRL_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\avc|mI2C_CTRL_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK~clkctrl .clock_type = "global clock";
defparam \avc|mI2C_CTRL_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N12
cycloneive_lcell_comb \avc|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \avc|u0|SD_COUNTER[0]~6_combout  = !\avc|u0|SD_COUNTER [0]
// \avc|u0|SD_COUNTER[0]~7  = CARRY(!\avc|u0|SD_COUNTER [0])

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|u0|SD_COUNTER[0]~6_combout ),
	.cout(\avc|u0|SD_COUNTER[0]~7 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[0]~6 .lut_mask = 16'h5555;
defparam \avc|u0|SD_COUNTER[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N14
cycloneive_lcell_comb \avc|u0|SD_COUNTER[1]~10 (
// Equation(s):
// \avc|u0|SD_COUNTER[1]~10_combout  = (\avc|u0|SD_COUNTER [1] & ((GND) # (!\avc|u0|SD_COUNTER[0]~7 ))) # (!\avc|u0|SD_COUNTER [1] & (\avc|u0|SD_COUNTER[0]~7  $ (GND)))
// \avc|u0|SD_COUNTER[1]~11  = CARRY((\avc|u0|SD_COUNTER [1]) # (!\avc|u0|SD_COUNTER[0]~7 ))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[0]~7 ),
	.combout(\avc|u0|SD_COUNTER[1]~10_combout ),
	.cout(\avc|u0|SD_COUNTER[1]~11 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[1]~10 .lut_mask = 16'h3CCF;
defparam \avc|u0|SD_COUNTER[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N10
cycloneive_lcell_comb \avc|u0|SD_COUNTER[5]~8 (
// Equation(s):
// \avc|u0|SD_COUNTER[5]~8_combout  = (\avc|mI2C_GO~q  & (!\avc|u0|SD_COUNTER [2] & (!\avc|u0|SD_COUNTER [1] & !\avc|u0|SD_COUNTER [3])))

	.dataa(\avc|mI2C_GO~q ),
	.datab(\avc|u0|SD_COUNTER [2]),
	.datac(\avc|u0|SD_COUNTER [1]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|SD_COUNTER[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[5]~8 .lut_mask = 16'h0002;
defparam \avc|u0|SD_COUNTER[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N28
cycloneive_lcell_comb \avc|u0|SD_COUNTER[5]~9 (
// Equation(s):
// \avc|u0|SD_COUNTER[5]~9_combout  = (\avc|u0|SD_COUNTER [0]) # ((\avc|u0|SD_COUNTER [4]) # ((\avc|u0|SD_COUNTER [5]) # (!\avc|u0|SD_COUNTER[5]~8_combout )))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|SD_COUNTER [5]),
	.datad(\avc|u0|SD_COUNTER[5]~8_combout ),
	.cin(gnd),
	.combout(\avc|u0|SD_COUNTER[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[5]~9 .lut_mask = 16'hFEFF;
defparam \avc|u0|SD_COUNTER[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N15
dffeas \avc|u0|SD_COUNTER[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[1]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\avc|mI2C_GO~q ),
	.ena(\avc|u0|SD_COUNTER[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N16
cycloneive_lcell_comb \avc|u0|SD_COUNTER[2]~12 (
// Equation(s):
// \avc|u0|SD_COUNTER[2]~12_combout  = (\avc|u0|SD_COUNTER [2] & (\avc|u0|SD_COUNTER[1]~11  & VCC)) # (!\avc|u0|SD_COUNTER [2] & (!\avc|u0|SD_COUNTER[1]~11 ))
// \avc|u0|SD_COUNTER[2]~13  = CARRY((!\avc|u0|SD_COUNTER [2] & !\avc|u0|SD_COUNTER[1]~11 ))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[1]~11 ),
	.combout(\avc|u0|SD_COUNTER[2]~12_combout ),
	.cout(\avc|u0|SD_COUNTER[2]~13 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[2]~12 .lut_mask = 16'hC303;
defparam \avc|u0|SD_COUNTER[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N17
dffeas \avc|u0|SD_COUNTER[2] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[2]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\avc|mI2C_GO~q ),
	.ena(\avc|u0|SD_COUNTER[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N18
cycloneive_lcell_comb \avc|u0|SD_COUNTER[3]~14 (
// Equation(s):
// \avc|u0|SD_COUNTER[3]~14_combout  = (\avc|u0|SD_COUNTER [3] & ((GND) # (!\avc|u0|SD_COUNTER[2]~13 ))) # (!\avc|u0|SD_COUNTER [3] & (\avc|u0|SD_COUNTER[2]~13  $ (GND)))
// \avc|u0|SD_COUNTER[3]~15  = CARRY((\avc|u0|SD_COUNTER [3]) # (!\avc|u0|SD_COUNTER[2]~13 ))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[2]~13 ),
	.combout(\avc|u0|SD_COUNTER[3]~14_combout ),
	.cout(\avc|u0|SD_COUNTER[3]~15 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[3]~14 .lut_mask = 16'h3CCF;
defparam \avc|u0|SD_COUNTER[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N19
dffeas \avc|u0|SD_COUNTER[3] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[3]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\avc|mI2C_GO~q ),
	.ena(\avc|u0|SD_COUNTER[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N20
cycloneive_lcell_comb \avc|u0|SD_COUNTER[4]~16 (
// Equation(s):
// \avc|u0|SD_COUNTER[4]~16_combout  = (\avc|u0|SD_COUNTER [4] & (\avc|u0|SD_COUNTER[3]~15  & VCC)) # (!\avc|u0|SD_COUNTER [4] & (!\avc|u0|SD_COUNTER[3]~15 ))
// \avc|u0|SD_COUNTER[4]~17  = CARRY((!\avc|u0|SD_COUNTER [4] & !\avc|u0|SD_COUNTER[3]~15 ))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[3]~15 ),
	.combout(\avc|u0|SD_COUNTER[4]~16_combout ),
	.cout(\avc|u0|SD_COUNTER[4]~17 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[4]~16 .lut_mask = 16'hC303;
defparam \avc|u0|SD_COUNTER[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N21
dffeas \avc|u0|SD_COUNTER[4] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[4]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\avc|mI2C_GO~q ),
	.ena(\avc|u0|SD_COUNTER[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N22
cycloneive_lcell_comb \avc|u0|SD_COUNTER[5]~18 (
// Equation(s):
// \avc|u0|SD_COUNTER[5]~18_combout  = \avc|u0|SD_COUNTER [5] $ (\avc|u0|SD_COUNTER[4]~17 )

	.dataa(\avc|u0|SD_COUNTER [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\avc|u0|SD_COUNTER[4]~17 ),
	.combout(\avc|u0|SD_COUNTER[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[5]~18 .lut_mask = 16'h5A5A;
defparam \avc|u0|SD_COUNTER[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N23
dffeas \avc|u0|SD_COUNTER[5] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[5]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\avc|mI2C_GO~q ),
	.ena(\avc|u0|SD_COUNTER[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N30
cycloneive_lcell_comb \avc|u0|Selector1~0 (
// Equation(s):
// \avc|u0|Selector1~0_combout  = (!\avc|u0|SD_COUNTER [3]) # (!\avc|u0|SD_COUNTER [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|u0|SD_COUNTER [4]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Selector1~0 .lut_mask = 16'h0FFF;
defparam \avc|u0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N18
cycloneive_lcell_comb \avc|u0|END~0 (
// Equation(s):
// \avc|u0|END~0_combout  = (\avc|u0|SD_COUNTER [0] & (!\avc|u0|Selector1~0_combout  & (\avc|u0|SD_COUNTER [2] & \avc|u0|SD_COUNTER [1])))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|Selector1~0_combout ),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\avc|u0|END~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|END~0 .lut_mask = 16'h2000;
defparam \avc|u0|END~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N20
cycloneive_lcell_comb \avc|u0|END~1 (
// Equation(s):
// \avc|u0|END~1_combout  = (\avc|u0|END~0_combout  & (\avc|u0|SD_COUNTER [5])) # (!\avc|u0|END~0_combout  & ((\avc|u0|END~q )))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [5]),
	.datac(\avc|u0|END~q ),
	.datad(\avc|u0|END~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|END~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|END~1 .lut_mask = 16'hCCF0;
defparam \avc|u0|END~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N21
dffeas \avc|u0|END (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|END~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|END .is_wysiwyg = "true";
defparam \avc|u0|END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N8
cycloneive_lcell_comb \avc|u0|ACK3~0 (
// Equation(s):
// \avc|u0|ACK3~0_combout  = (\avc|u0|SD_COUNTER [0] & (\avc|u0|SD_COUNTER [5] & (\avc|u0|SD_COUNTER [2] $ (!\avc|u0|SD_COUNTER [1]))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [5]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\avc|u0|ACK3~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK3~0 .lut_mask = 16'h8008;
defparam \avc|u0|ACK3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N30
cycloneive_lcell_comb \avc|u0|ACK3~1 (
// Equation(s):
// \avc|u0|ACK3~1_combout  = (\avc|u0|ACK3~0_combout  & ((\avc|u0|SD_COUNTER [2] & (\avc|u0|SD_COUNTER [4] & \avc|u0|SD_COUNTER [3])) # (!\avc|u0|SD_COUNTER [2] & (!\avc|u0|SD_COUNTER [4] & !\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|ACK3~0_combout ),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|ACK3~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK3~1 .lut_mask = 16'h8010;
defparam \avc|u0|ACK3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N10
cycloneive_lcell_comb \avc|u0|ACK3~2 (
// Equation(s):
// \avc|u0|ACK3~2_combout  = (\avc|u0|ACK3~1_combout  & (\I2C_SDAT~input_o  & ((!\avc|u0|SD_COUNTER [4])))) # (!\avc|u0|ACK3~1_combout  & (((\avc|u0|ACK3~q ))))

	.dataa(\avc|u0|ACK3~1_combout ),
	.datab(\I2C_SDAT~input_o ),
	.datac(\avc|u0|ACK3~q ),
	.datad(\avc|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\avc|u0|ACK3~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK3~2 .lut_mask = 16'h50D8;
defparam \avc|u0|ACK3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N11
dffeas \avc|u0|ACK3 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|ACK3~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|ACK3 .is_wysiwyg = "true";
defparam \avc|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N4
cycloneive_lcell_comb \avc|u0|ACK1~0 (
// Equation(s):
// \avc|u0|ACK1~0_combout  = (\avc|u0|SD_COUNTER [5] & (\avc|u0|SD_COUNTER [1] & (\avc|u0|SD_COUNTER [3] $ (!\avc|u0|SD_COUNTER [2]))))

	.dataa(\avc|u0|SD_COUNTER [5]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD_COUNTER [1]),
	.datad(\avc|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\avc|u0|ACK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK1~0 .lut_mask = 16'h8020;
defparam \avc|u0|ACK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N26
cycloneive_lcell_comb \avc|u0|Selector4~0 (
// Equation(s):
// \avc|u0|Selector4~0_combout  = (\avc|u0|SD_COUNTER [0] & (!\avc|u0|SD_COUNTER [2] & (\I2C_SDAT~input_o ))) # (!\avc|u0|SD_COUNTER [0] & (((\avc|u0|ACK1~q ))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\I2C_SDAT~input_o ),
	.datac(\avc|u0|ACK1~q ),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Selector4~0 .lut_mask = 16'h44F0;
defparam \avc|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N6
cycloneive_lcell_comb \avc|u0|ACK1~1 (
// Equation(s):
// \avc|u0|ACK1~1_combout  = (\avc|u0|SD_COUNTER [4] & ((\avc|u0|ACK1~0_combout  & ((\avc|u0|Selector4~0_combout ))) # (!\avc|u0|ACK1~0_combout  & (\avc|u0|ACK1~q )))) # (!\avc|u0|SD_COUNTER [4] & (((\avc|u0|ACK1~q ))))

	.dataa(\avc|u0|SD_COUNTER [4]),
	.datab(\avc|u0|ACK1~0_combout ),
	.datac(\avc|u0|ACK1~q ),
	.datad(\avc|u0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK1~1 .lut_mask = 16'hF870;
defparam \avc|u0|ACK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N7
dffeas \avc|u0|ACK1 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|ACK1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|ACK1 .is_wysiwyg = "true";
defparam \avc|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N12
cycloneive_lcell_comb \avc|u0|ACK2~0 (
// Equation(s):
// \avc|u0|ACK2~0_combout  = (\avc|u0|SD_COUNTER [1] & (\avc|u0|SD_COUNTER [5] & \avc|u0|SD_COUNTER [3]))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(\avc|u0|SD_COUNTER [5]),
	.datac(gnd),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|ACK2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK2~0 .lut_mask = 16'h8800;
defparam \avc|u0|ACK2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N2
cycloneive_lcell_comb \avc|u0|ACK2~1 (
// Equation(s):
// \avc|u0|ACK2~1_combout  = (\avc|u0|ACK2~0_combout  & ((\avc|u0|SD_COUNTER [0] & (\avc|u0|SD_COUNTER [4] & \avc|u0|SD_COUNTER [2])) # (!\avc|u0|SD_COUNTER [0] & (!\avc|u0|SD_COUNTER [4] & !\avc|u0|SD_COUNTER [2]))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|ACK2~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK2~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK2~1 .lut_mask = 16'h8100;
defparam \avc|u0|ACK2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N0
cycloneive_lcell_comb \avc|u0|ACK2~2 (
// Equation(s):
// \avc|u0|ACK2~2_combout  = (\avc|u0|ACK2~1_combout  & (\I2C_SDAT~input_o  & (!\avc|u0|SD_COUNTER [4]))) # (!\avc|u0|ACK2~1_combout  & (((\avc|u0|ACK2~q ))))

	.dataa(\I2C_SDAT~input_o ),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|ACK2~q ),
	.datad(\avc|u0|ACK2~1_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK2~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK2~2 .lut_mask = 16'h22F0;
defparam \avc|u0|ACK2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N1
dffeas \avc|u0|ACK2 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|ACK2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|ACK2 .is_wysiwyg = "true";
defparam \avc|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \avc|mSetup_ST~12 (
// Equation(s):
// \avc|mSetup_ST~12_combout  = (!\avc|u0|ACK3~q  & (!\avc|u0|ACK1~q  & !\avc|u0|ACK2~q ))

	.dataa(\avc|u0|ACK3~q ),
	.datab(gnd),
	.datac(\avc|u0|ACK1~q ),
	.datad(\avc|u0|ACK2~q ),
	.cin(gnd),
	.combout(\avc|mSetup_ST~12_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mSetup_ST~12 .lut_mask = 16'h0005;
defparam \avc|mSetup_ST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N18
cycloneive_lcell_comb \avc|Selector1~0 (
// Equation(s):
// \avc|Selector1~0_combout  = (!\avc|mSetup_ST.0010~q  & ((\avc|u0|END~q ) # ((\avc|mSetup_ST~12_combout ) # (!\avc|mSetup_ST.0001~q ))))

	.dataa(\avc|u0|END~q ),
	.datab(\avc|mSetup_ST~12_combout ),
	.datac(\avc|mSetup_ST.0010~q ),
	.datad(\avc|mSetup_ST.0001~q ),
	.cin(gnd),
	.combout(\avc|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Selector1~0 .lut_mask = 16'h0E0F;
defparam \avc|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N28
cycloneive_lcell_comb \avc|LessThan1~2 (
// Equation(s):
// \avc|LessThan1~2_combout  = ((!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [2]))) # (!\avc|LUT_INDEX [4])

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan1~2 .lut_mask = 16'h5557;
defparam \avc|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N16
cycloneive_lcell_comb \avc|LUT_INDEX[4]~11 (
// Equation(s):
// \avc|LUT_INDEX[4]~11_combout  = (\avc|LUT_INDEX [4] & (!\avc|LUT_INDEX[3]~10 )) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX[3]~10 ) # (GND)))
// \avc|LUT_INDEX[4]~12  = CARRY((!\avc|LUT_INDEX[3]~10 ) # (!\avc|LUT_INDEX [4]))

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|LUT_INDEX[3]~10 ),
	.combout(\avc|LUT_INDEX[4]~11_combout ),
	.cout(\avc|LUT_INDEX[4]~12 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[4]~11 .lut_mask = 16'h3C3F;
defparam \avc|LUT_INDEX[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N18
cycloneive_lcell_comb \avc|LUT_INDEX[5]~13 (
// Equation(s):
// \avc|LUT_INDEX[5]~13_combout  = \avc|LUT_INDEX [5] $ (!\avc|LUT_INDEX[4]~12 )

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\avc|LUT_INDEX[4]~12 ),
	.combout(\avc|LUT_INDEX[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[5]~13 .lut_mask = 16'hC3C3;
defparam \avc|LUT_INDEX[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N4
cycloneive_lcell_comb \avc|LUT_INDEX[5]~15 (
// Equation(s):
// \avc|LUT_INDEX[5]~15_combout  = (\avc|mSetup_ST.0010~q  & ((\avc|LessThan1~2_combout ) # (!\avc|LUT_INDEX [5])))

	.dataa(\avc|LessThan1~2_combout ),
	.datab(\avc|LUT_INDEX [5]),
	.datac(gnd),
	.datad(\avc|mSetup_ST.0010~q ),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[5]~15 .lut_mask = 16'hBB00;
defparam \avc|LUT_INDEX[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N19
dffeas \avc|LUT_INDEX[5] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[5]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N20
cycloneive_lcell_comb \avc|LUT_INDEX[0]~16 (
// Equation(s):
// \avc|LUT_INDEX[0]~16_combout  = \avc|LUT_INDEX [0] $ (((\avc|mSetup_ST.0010~q  & ((\avc|LessThan1~2_combout ) # (!\avc|LUT_INDEX [5])))))

	.dataa(\avc|LessThan1~2_combout ),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|mSetup_ST.0010~q ),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[0]~16 .lut_mask = 16'h4FB0;
defparam \avc|LUT_INDEX[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N12
cycloneive_lcell_comb \avc|LUT_INDEX[0]~feeder (
// Equation(s):
// \avc|LUT_INDEX[0]~feeder_combout  = \avc|LUT_INDEX[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|LUT_INDEX[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[0]~feeder .lut_mask = 16'hF0F0;
defparam \avc|LUT_INDEX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y71_N13
dffeas \avc|LUT_INDEX[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|LUT_INDEX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N10
cycloneive_lcell_comb \avc|LUT_INDEX[1]~5 (
// Equation(s):
// \avc|LUT_INDEX[1]~5_combout  = (\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [0] $ (VCC))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [0] & VCC))
// \avc|LUT_INDEX[1]~6  = CARRY((\avc|LUT_INDEX [1] & \avc|LUT_INDEX [0]))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[1]~5_combout ),
	.cout(\avc|LUT_INDEX[1]~6 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[1]~5 .lut_mask = 16'h6688;
defparam \avc|LUT_INDEX[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N23
dffeas \avc|LUT_INDEX[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_INDEX[1]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|LUT_INDEX[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N12
cycloneive_lcell_comb \avc|LUT_INDEX[2]~7 (
// Equation(s):
// \avc|LUT_INDEX[2]~7_combout  = (\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX[1]~6 )) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX[1]~6 ) # (GND)))
// \avc|LUT_INDEX[2]~8  = CARRY((!\avc|LUT_INDEX[1]~6 ) # (!\avc|LUT_INDEX [2]))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|LUT_INDEX[1]~6 ),
	.combout(\avc|LUT_INDEX[2]~7_combout ),
	.cout(\avc|LUT_INDEX[2]~8 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[2]~7 .lut_mask = 16'h5A5F;
defparam \avc|LUT_INDEX[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N13
dffeas \avc|LUT_INDEX[2] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N14
cycloneive_lcell_comb \avc|LUT_INDEX[3]~9 (
// Equation(s):
// \avc|LUT_INDEX[3]~9_combout  = (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX[2]~8  $ (GND))) # (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX[2]~8  & VCC))
// \avc|LUT_INDEX[3]~10  = CARRY((\avc|LUT_INDEX [3] & !\avc|LUT_INDEX[2]~8 ))

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|LUT_INDEX[2]~8 ),
	.combout(\avc|LUT_INDEX[3]~9_combout ),
	.cout(\avc|LUT_INDEX[3]~10 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[3]~9 .lut_mask = 16'hC30C;
defparam \avc|LUT_INDEX[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N15
dffeas \avc|LUT_INDEX[3] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[3]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y71_N17
dffeas \avc|LUT_INDEX[4] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[4]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N26
cycloneive_lcell_comb \avc|LessThan1~0 (
// Equation(s):
// \avc|LessThan1~0_combout  = (!\avc|LUT_INDEX [3] & !\avc|LUT_INDEX [2])

	.dataa(\avc|LUT_INDEX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan1~0 .lut_mask = 16'h0055;
defparam \avc|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N12
cycloneive_lcell_comb \avc|LessThan1~1 (
// Equation(s):
// \avc|LessThan1~1_combout  = (((!\avc|LUT_INDEX [1] & \avc|LessThan1~0_combout )) # (!\avc|LUT_INDEX [5])) # (!\avc|LUT_INDEX [4])

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LessThan1~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan1~1 .lut_mask = 16'h75FF;
defparam \avc|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y71_N19
dffeas \avc|mSetup_ST.0000 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \avc|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N28
cycloneive_lcell_comb \avc|Selector2~0 (
// Equation(s):
// \avc|Selector2~0_combout  = ((\avc|u0|END~q  & \avc|mSetup_ST.0001~q )) # (!\avc|mSetup_ST.0000~q )

	.dataa(\avc|u0|END~q ),
	.datab(gnd),
	.datac(\avc|mSetup_ST.0001~q ),
	.datad(\avc|mSetup_ST.0000~q ),
	.cin(gnd),
	.combout(\avc|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Selector2~0 .lut_mask = 16'hA0FF;
defparam \avc|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y71_N29
dffeas \avc|mSetup_ST.0001 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \avc|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N22
cycloneive_lcell_comb \avc|mSetup_ST~13 (
// Equation(s):
// \avc|mSetup_ST~13_combout  = (!\avc|u0|END~q  & (\avc|mSetup_ST~12_combout  & \avc|mSetup_ST.0001~q ))

	.dataa(\avc|u0|END~q ),
	.datab(gnd),
	.datac(\avc|mSetup_ST~12_combout ),
	.datad(\avc|mSetup_ST.0001~q ),
	.cin(gnd),
	.combout(\avc|mSetup_ST~13_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mSetup_ST~13 .lut_mask = 16'h5000;
defparam \avc|mSetup_ST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y71_N23
dffeas \avc|mSetup_ST.0010 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mSetup_ST~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \avc|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N0
cycloneive_lcell_comb \avc|Selector0~0 (
// Equation(s):
// \avc|Selector0~0_combout  = (\avc|mSetup_ST.0001~q  & (((\avc|mI2C_GO~q  & \avc|u0|END~q )))) # (!\avc|mSetup_ST.0001~q  & (((\avc|mI2C_GO~q )) # (!\avc|mSetup_ST.0010~q )))

	.dataa(\avc|mSetup_ST.0010~q ),
	.datab(\avc|mSetup_ST.0001~q ),
	.datac(\avc|mI2C_GO~q ),
	.datad(\avc|u0|END~q ),
	.cin(gnd),
	.combout(\avc|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Selector0~0 .lut_mask = 16'hF131;
defparam \avc|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y71_N1
dffeas \avc|mI2C_GO (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_GO .is_wysiwyg = "true";
defparam \avc|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y72_N13
dffeas \avc|u0|SD_COUNTER[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\avc|mI2C_GO~q ),
	.ena(\avc|u0|SD_COUNTER[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N12
cycloneive_lcell_comb \avc|u0|Mux0~1 (
// Equation(s):
// \avc|u0|Mux0~1_combout  = (\avc|u0|SD_COUNTER [0] & (\avc|u0|SD_COUNTER [3] & (\avc|u0|SD_COUNTER [1] & \avc|u0|SD_COUNTER [2])))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD_COUNTER [1]),
	.datad(\avc|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~1 .lut_mask = 16'h8000;
defparam \avc|u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N28
cycloneive_lcell_comb \avc|LessThan2~0 (
// Equation(s):
// \avc|LessThan2~0_combout  = (!\avc|LUT_INDEX [4] & (((!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [3])))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan2~0 .lut_mask = 16'h0155;
defparam \avc|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N2
cycloneive_lcell_comb \avc|LessThan2~1 (
// Equation(s):
// \avc|LessThan2~1_combout  = (!\avc|LUT_INDEX [5] & \avc|LessThan2~0_combout )

	.dataa(\avc|LUT_INDEX [5]),
	.datab(gnd),
	.datac(\avc|LessThan2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan2~1 .lut_mask = 16'h5050;
defparam \avc|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N16
cycloneive_lcell_comb \avc|mI2C_DATA[22]~0 (
// Equation(s):
// \avc|mI2C_DATA[22]~0_combout  = (\KEY[0]~input_o  & (!\avc|mSetup_ST.0000~q  & ((\avc|LessThan1~2_combout ) # (!\avc|LUT_INDEX [5]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\avc|LessThan1~2_combout ),
	.datac(\avc|mSetup_ST.0000~q ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[22]~0 .lut_mask = 16'h080A;
defparam \avc|mI2C_DATA[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N13
dffeas \avc|mI2C_DATA[18] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LessThan2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N24
cycloneive_lcell_comb \avc|u0|SD[22]~0 (
// Equation(s):
// \avc|u0|SD[22]~0_combout  = (\avc|u0|SD_COUNTER [3] & (\avc|u0|SD_COUNTER [2] & (\avc|u0|SD_COUNTER [1] & \avc|u0|SD_COUNTER [4])))

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(\avc|u0|SD_COUNTER [2]),
	.datac(\avc|u0|SD_COUNTER [1]),
	.datad(\avc|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\avc|u0|SD[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[22]~0 .lut_mask = 16'h8000;
defparam \avc|u0|SD[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N26
cycloneive_lcell_comb \avc|u0|SD[22]~1 (
// Equation(s):
// \avc|u0|SD[22]~1_combout  = (!\avc|u0|SD_COUNTER [0] & (\KEY[0]~input_o  & (\avc|u0|SD_COUNTER [5] & \avc|u0|SD[22]~0_combout )))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\KEY[0]~input_o ),
	.datac(\avc|u0|SD_COUNTER [5]),
	.datad(\avc|u0|SD[22]~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|SD[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[22]~1 .lut_mask = 16'h4000;
defparam \avc|u0|SD[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N5
dffeas \avc|u0|SD[18] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[18] .is_wysiwyg = "true";
defparam \avc|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N26
cycloneive_lcell_comb \avc|Mux14~3 (
// Equation(s):
// \avc|Mux14~3_combout  = (\avc|LUT_INDEX [5] & (((\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1]) # (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~3 .lut_mask = 16'hC3C2;
defparam \avc|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N30
cycloneive_lcell_comb \avc|Mux14~0 (
// Equation(s):
// \avc|Mux14~0_combout  = (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [4] & \avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [4]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~0 .lut_mask = 16'h2820;
defparam \avc|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N10
cycloneive_lcell_comb \avc|Mux14~1 (
// Equation(s):
// \avc|Mux14~1_combout  = (\avc|LUT_INDEX [5] & (((!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [4]))) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~1 .lut_mask = 16'h1C7C;
defparam \avc|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N22
cycloneive_lcell_comb \avc|Mux14~2 (
// Equation(s):
// \avc|Mux14~2_combout  = (\avc|LUT_INDEX [3] & (((\avc|LUT_INDEX [2])))) # (!\avc|LUT_INDEX [3] & (\avc|Mux14~1_combout  & (\avc|LUT_INDEX [5] $ (\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|Mux14~1_combout ),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~2 .lut_mask = 16'hBA40;
defparam \avc|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N28
cycloneive_lcell_comb \avc|Mux14~4 (
// Equation(s):
// \avc|Mux14~4_combout  = (\avc|Mux14~2_combout  & (((!\avc|LUT_INDEX [3])) # (!\avc|Mux14~3_combout ))) # (!\avc|Mux14~2_combout  & (((\avc|Mux14~0_combout  & \avc|LUT_INDEX [3]))))

	.dataa(\avc|Mux14~3_combout ),
	.datab(\avc|Mux14~0_combout ),
	.datac(\avc|Mux14~2_combout ),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~4 .lut_mask = 16'h5CF0;
defparam \avc|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N22
cycloneive_lcell_comb \avc|Mux1~0 (
// Equation(s):
// \avc|Mux1~0_combout  = (\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [2]) # ((\avc|LUT_INDEX [3]) # (\avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux1~0 .lut_mask = 16'hFE00;
defparam \avc|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N26
cycloneive_lcell_comb \avc|Mux1~1 (
// Equation(s):
// \avc|Mux1~1_combout  = (!\avc|LUT_INDEX [5]) # (!\avc|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|Mux1~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux1~1 .lut_mask = 16'h0FFF;
defparam \avc|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \avc|Mux1~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\avc|Mux1~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\avc|Mux1~1clkctrl_outclk ));
// synopsys translate_off
defparam \avc|Mux1~1clkctrl .clock_type = "global clock";
defparam \avc|Mux1~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N18
cycloneive_lcell_comb \avc|LUT_DATA[13] (
// Equation(s):
// \avc|LUT_DATA [13] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux14~4_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [13])))

	.dataa(gnd),
	.datab(\avc|Mux14~4_combout ),
	.datac(\avc|LUT_DATA [13]),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [13]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[13] .lut_mask = 16'hCCF0;
defparam \avc|LUT_DATA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N8
cycloneive_lcell_comb \avc|mI2C_DATA[13]~feeder (
// Equation(s):
// \avc|mI2C_DATA[13]~feeder_combout  = \avc|LUT_DATA [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [13]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[13]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N9
dffeas \avc|mI2C_DATA[13] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N17
dffeas \avc|u0|SD[13] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[13] .is_wysiwyg = "true";
defparam \avc|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N30
cycloneive_lcell_comb \avc|Mux16~0 (
// Equation(s):
// \avc|Mux16~0_combout  = (\avc|LUT_INDEX [4] & (((\avc|LUT_INDEX [2])))) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [2] & \avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux16~0 .lut_mask = 16'hB4B0;
defparam \avc|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N12
cycloneive_lcell_comb \avc|Mux16~1 (
// Equation(s):
// \avc|Mux16~1_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [4]))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux16~1 .lut_mask = 16'hCA4A;
defparam \avc|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N10
cycloneive_lcell_comb \avc|Mux16~2 (
// Equation(s):
// \avc|Mux16~2_combout  = (\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [3] & (!\avc|Mux16~0_combout  & !\avc|Mux16~1_combout ))) # (!\avc|LUT_INDEX [5] & (\avc|Mux16~1_combout  & (\avc|LUT_INDEX [3] $ (\avc|Mux16~0_combout ))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|Mux16~0_combout ),
	.datad(\avc|Mux16~1_combout ),
	.cin(gnd),
	.combout(\avc|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux16~2 .lut_mask = 16'h1204;
defparam \avc|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N4
cycloneive_lcell_comb \avc|LUT_DATA[15] (
// Equation(s):
// \avc|LUT_DATA [15] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|Mux16~2_combout ))) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|LUT_DATA [15]))

	.dataa(\avc|LUT_DATA [15]),
	.datab(\avc|Mux16~2_combout ),
	.datac(gnd),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [15]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[15] .lut_mask = 16'hCCAA;
defparam \avc|LUT_DATA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N27
dffeas \avc|mI2C_DATA[15] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N14
cycloneive_lcell_comb \avc|u0|SD[15]~feeder (
// Equation(s):
// \avc|u0|SD[15]~feeder_combout  = \avc|mI2C_DATA [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [15]),
	.cin(gnd),
	.combout(\avc|u0|SD[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[15]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N15
dffeas \avc|u0|SD[15] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[15] .is_wysiwyg = "true";
defparam \avc|u0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N12
cycloneive_lcell_comb \avc|mI2C_DATA[22]~1 (
// Equation(s):
// \avc|mI2C_DATA[22]~1_combout  = !\avc|LessThan2~1_combout 

	.dataa(\avc|LessThan2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[22]~1 .lut_mask = 16'h5555;
defparam \avc|mI2C_DATA[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N10
cycloneive_lcell_comb \avc|mI2C_DATA[22]~feeder (
// Equation(s):
// \avc|mI2C_DATA[22]~feeder_combout  = \avc|mI2C_DATA[22]~1_combout 

	.dataa(gnd),
	.datab(\avc|mI2C_DATA[22]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[22]~feeder .lut_mask = 16'hCCCC;
defparam \avc|mI2C_DATA[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N11
dffeas \avc|mI2C_DATA[22] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N3
dffeas \avc|u0|SD[22] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[22] .is_wysiwyg = "true";
defparam \avc|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N2
cycloneive_lcell_comb \avc|u0|Mux0~11 (
// Equation(s):
// \avc|u0|Mux0~11_combout  = (\avc|u0|SD_COUNTER [1] & ((\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [22]))) # (!\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [15])))) # (!\avc|u0|SD_COUNTER [1] & (((!\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|SD [15]),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|SD [22]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~11 .lut_mask = 16'hC0BB;
defparam \avc|u0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N16
cycloneive_lcell_comb \avc|u0|Mux0~12 (
// Equation(s):
// \avc|u0|Mux0~12_combout  = (\avc|u0|SD_COUNTER [1] & (((\avc|u0|Mux0~11_combout )))) # (!\avc|u0|SD_COUNTER [1] & ((\avc|u0|Mux0~11_combout  & ((\avc|u0|SD [13]))) # (!\avc|u0|Mux0~11_combout  & (\avc|u0|SD [18]))))

	.dataa(\avc|u0|SD [18]),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|SD [13]),
	.datad(\avc|u0|Mux0~11_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~12 .lut_mask = 16'hFC22;
defparam \avc|u0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N4
cycloneive_lcell_comb \avc|u0|Mux0~13 (
// Equation(s):
// \avc|u0|Mux0~13_combout  = (\avc|u0|SD_COUNTER [1] & (((\avc|u0|SD [18]) # (\avc|u0|SD_COUNTER [3])))) # (!\avc|u0|SD_COUNTER [1] & (!\avc|u0|SDO~q  & ((\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|SDO~q ),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|SD [18]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~13 .lut_mask = 16'hDDC0;
defparam \avc|u0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N20
cycloneive_lcell_comb \avc|u0|Mux0~0 (
// Equation(s):
// \avc|u0|Mux0~0_combout  = (!\avc|u0|SD_COUNTER [1] & !\avc|u0|SD_COUNTER [3])

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(gnd),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~0 .lut_mask = 16'h0033;
defparam \avc|u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N26
cycloneive_lcell_comb \avc|u0|Mux0~14 (
// Equation(s):
// \avc|u0|Mux0~14_combout  = (\avc|u0|SD_COUNTER [0] & (\avc|u0|SD_COUNTER [2] & (\avc|u0|Mux0~13_combout ))) # (!\avc|u0|SD_COUNTER [0] & (((\avc|u0|Mux0~0_combout )) # (!\avc|u0|SD_COUNTER [2])))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [2]),
	.datac(\avc|u0|Mux0~13_combout ),
	.datad(\avc|u0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~14 .lut_mask = 16'hD591;
defparam \avc|u0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N24
cycloneive_lcell_comb \avc|Mux15~0 (
// Equation(s):
// \avc|Mux15~0_combout  = (\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1]) # ((\avc|LUT_INDEX [2]) # (\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [1] & ((!\avc|LUT_INDEX 
// [0]) # (!\avc|LUT_INDEX [2])))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux15~0 .lut_mask = 16'hABBD;
defparam \avc|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N2
cycloneive_lcell_comb \avc|Mux15~1 (
// Equation(s):
// \avc|Mux15~1_combout  = (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [2] & (!\avc|Mux15~0_combout  & !\avc|LUT_INDEX [4])) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [4]))))) # (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [2]) # 
// (\avc|Mux15~0_combout ))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|Mux15~0_combout ),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux15~1 .lut_mask = 16'h7608;
defparam \avc|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N6
cycloneive_lcell_comb \avc|Mux15~2 (
// Equation(s):
// \avc|Mux15~2_combout  = (\avc|LUT_INDEX [5] & (\avc|Mux15~0_combout  & (!\avc|Mux15~1_combout  & !\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [5] & (((\avc|Mux15~1_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux15~0_combout ),
	.datac(\avc|Mux15~1_combout ),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux15~2 .lut_mask = 16'h5058;
defparam \avc|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N20
cycloneive_lcell_comb \avc|LUT_DATA[14] (
// Equation(s):
// \avc|LUT_DATA [14] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux15~2_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [14])))

	.dataa(\avc|Mux15~2_combout ),
	.datab(\avc|LUT_DATA [14]),
	.datac(gnd),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [14]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[14] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N4
cycloneive_lcell_comb \avc|mI2C_DATA[14]~feeder (
// Equation(s):
// \avc|mI2C_DATA[14]~feeder_combout  = \avc|LUT_DATA [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [14]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[14]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N5
dffeas \avc|mI2C_DATA[14] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N31
dffeas \avc|u0|SD[14] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[14] .is_wysiwyg = "true";
defparam \avc|u0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N30
cycloneive_lcell_comb \avc|u0|Mux0~15 (
// Equation(s):
// \avc|u0|Mux0~15_combout  = (\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [18]))) # (!\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [14]))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD [14]),
	.datad(\avc|u0|SD [18]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~15 .lut_mask = 16'hFC30;
defparam \avc|u0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N26
cycloneive_lcell_comb \avc|Mux0~0 (
// Equation(s):
// \avc|Mux0~0_combout  = (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [3] & !\avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~0 .lut_mask = 16'h0001;
defparam \avc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N20
cycloneive_lcell_comb \avc|Mux0~3 (
// Equation(s):
// \avc|Mux0~3_combout  = ((\avc|LUT_INDEX [2] & \avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [3])

	.dataa(\avc|LUT_INDEX [3]),
	.datab(gnd),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\avc|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~3 .lut_mask = 16'hF555;
defparam \avc|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N18
cycloneive_lcell_comb \avc|Mux0~2 (
// Equation(s):
// \avc|Mux0~2_combout  = (\avc|LUT_INDEX [2]) # ((\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [1]) # (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~2 .lut_mask = 16'hF7F6;
defparam \avc|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N6
cycloneive_lcell_comb \avc|Mux0~4 (
// Equation(s):
// \avc|Mux0~4_combout  = (\avc|LUT_INDEX [4] & (((\avc|Mux0~2_combout ) # (\avc|LUT_INDEX [5])))) # (!\avc|LUT_INDEX [4] & (!\avc|Mux0~3_combout  & ((!\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux0~3_combout ),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|Mux0~2_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~4 .lut_mask = 16'hCCD1;
defparam \avc|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N28
cycloneive_lcell_comb \avc|Mux0~1 (
// Equation(s):
// \avc|Mux0~1_combout  = (!\avc|LUT_INDEX [0] & ((\avc|LUT_INDEX [2] & ((!\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1] & \avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~1 .lut_mask = 16'h002C;
defparam \avc|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N8
cycloneive_lcell_comb \avc|Mux0~5 (
// Equation(s):
// \avc|Mux0~5_combout  = (\avc|Mux0~4_combout  & ((\avc|Mux0~0_combout ) # ((!\avc|LUT_INDEX [5])))) # (!\avc|Mux0~4_combout  & (((\avc|Mux0~1_combout  & \avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux0~0_combout ),
	.datab(\avc|Mux0~4_combout ),
	.datac(\avc|Mux0~1_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~5 .lut_mask = 16'hB8CC;
defparam \avc|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N22
cycloneive_lcell_comb \avc|LUT_DATA[12] (
// Equation(s):
// \avc|LUT_DATA [12] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux0~5_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [12])))

	.dataa(gnd),
	.datab(\avc|Mux0~5_combout ),
	.datac(\avc|LUT_DATA [12]),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [12]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[12] .lut_mask = 16'hCCF0;
defparam \avc|LUT_DATA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N0
cycloneive_lcell_comb \avc|mI2C_DATA[12]~feeder (
// Equation(s):
// \avc|mI2C_DATA[12]~feeder_combout  = \avc|LUT_DATA [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|LUT_DATA [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[12]~feeder .lut_mask = 16'hF0F0;
defparam \avc|mI2C_DATA[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N1
dffeas \avc|mI2C_DATA[12] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N25
dffeas \avc|u0|SD[12] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[12] .is_wysiwyg = "true";
defparam \avc|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N24
cycloneive_lcell_comb \avc|u0|Mux0~16 (
// Equation(s):
// \avc|u0|Mux0~16_combout  = (\avc|u0|SD_COUNTER [1] & (\avc|u0|Mux0~15_combout )) # (!\avc|u0|SD_COUNTER [1] & (((\avc|u0|SD [12] & !\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|Mux0~15_combout ),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|SD [12]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~16 .lut_mask = 16'h88B8;
defparam \avc|u0|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N8
cycloneive_lcell_comb \avc|u0|Mux0~17 (
// Equation(s):
// \avc|u0|Mux0~17_combout  = (\avc|u0|SD_COUNTER [2] & (((\avc|u0|Mux0~14_combout )))) # (!\avc|u0|SD_COUNTER [2] & ((\avc|u0|Mux0~14_combout  & ((\avc|u0|Mux0~16_combout ))) # (!\avc|u0|Mux0~14_combout  & (\avc|u0|Mux0~12_combout ))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|Mux0~12_combout ),
	.datac(\avc|u0|Mux0~14_combout ),
	.datad(\avc|u0|Mux0~16_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~17 .lut_mask = 16'hF4A4;
defparam \avc|u0|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N30
cycloneive_lcell_comb \avc|Mux7~2 (
// Equation(s):
// \avc|Mux7~2_combout  = (\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [0] $ (((!\avc|LUT_INDEX [2]))))) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [3] & !\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [0] & (!\avc|LUT_INDEX [3] & \avc|LUT_INDEX 
// [2]))))

	.dataa(\avc|LUT_INDEX [0]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~2 .lut_mask = 16'hA158;
defparam \avc|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N8
cycloneive_lcell_comb \avc|Mux7~3 (
// Equation(s):
// \avc|Mux7~3_combout  = (\avc|LUT_INDEX [0] & (!\avc|LUT_INDEX [5] & ((!\avc|LUT_INDEX [1]) # (!\avc|LUT_INDEX [3])))) # (!\avc|LUT_INDEX [0] & (((!\avc|LUT_INDEX [3] & !\avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~3 .lut_mask = 16'h1503;
defparam \avc|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N4
cycloneive_lcell_comb \avc|Mux7~4 (
// Equation(s):
// \avc|Mux7~4_combout  = (\avc|Mux7~3_combout  & ((\avc|LUT_INDEX [1]) # (\avc|LUT_INDEX [4]))) # (!\avc|Mux7~3_combout  & ((!\avc|LUT_INDEX [4])))

	.dataa(\avc|Mux7~3_combout ),
	.datab(\avc|LUT_INDEX [1]),
	.datac(gnd),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~4 .lut_mask = 16'hAADD;
defparam \avc|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N28
cycloneive_lcell_comb \avc|Mux7~6 (
// Equation(s):
// \avc|Mux7~6_combout  = (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [2]))) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [0] & !\avc|LUT_INDEX [2])))) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0] & ((!\avc|LUT_INDEX [2]) # (!\avc|LUT_INDEX 
// [5]))) # (!\avc|LUT_INDEX [0] & (!\avc|LUT_INDEX [5] & !\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [0]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~6 .lut_mask = 16'hC22B;
defparam \avc|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N10
cycloneive_lcell_comb \avc|Mux7~5 (
// Equation(s):
// \avc|Mux7~5_combout  = (\avc|Mux7~4_combout  & ((\avc|LUT_INDEX [1] & ((\avc|Mux7~6_combout ))) # (!\avc|LUT_INDEX [1] & (\avc|Mux7~2_combout ))))

	.dataa(\avc|Mux7~2_combout ),
	.datab(\avc|Mux7~4_combout ),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|Mux7~6_combout ),
	.cin(gnd),
	.combout(\avc|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~5 .lut_mask = 16'hC808;
defparam \avc|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N8
cycloneive_lcell_comb \avc|LUT_DATA[6] (
// Equation(s):
// \avc|LUT_DATA [6] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux7~5_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [6])))

	.dataa(\avc|Mux7~5_combout ),
	.datab(gnd),
	.datac(\avc|LUT_DATA [6]),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [6]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[6] .lut_mask = 16'hAAF0;
defparam \avc|LUT_DATA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y71_N9
dffeas \avc|mI2C_DATA[6] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|LUT_DATA [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N21
dffeas \avc|u0|SD[6] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[6] .is_wysiwyg = "true";
defparam \avc|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N30
cycloneive_lcell_comb \avc|Mux8~3 (
// Equation(s):
// \avc|Mux8~3_combout  = (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] $ (((!\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [1]))))) # (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~3 .lut_mask = 16'h9544;
defparam \avc|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N6
cycloneive_lcell_comb \avc|Mux8~1 (
// Equation(s):
// \avc|Mux8~1_combout  = (\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] $ (!\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [1])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~1 .lut_mask = 16'h1812;
defparam \avc|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N2
cycloneive_lcell_comb \avc|Mux8~0 (
// Equation(s):
// \avc|Mux8~0_combout  = (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] $ (((!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0]))))) # (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1] & \avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~0 .lut_mask = 16'hA490;
defparam \avc|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N20
cycloneive_lcell_comb \avc|Mux8~2 (
// Equation(s):
// \avc|Mux8~2_combout  = (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [5] & ((\avc|Mux8~0_combout ))) # (!\avc|LUT_INDEX [5] & (\avc|Mux8~1_combout ))))

	.dataa(\avc|Mux8~1_combout ),
	.datab(\avc|Mux8~0_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~2 .lut_mask = 16'h00CA;
defparam \avc|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N8
cycloneive_lcell_comb \avc|Mux8~4 (
// Equation(s):
// \avc|Mux8~4_combout  = (\avc|Mux8~2_combout ) # ((!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [4] & \avc|Mux8~3_combout )))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|Mux8~3_combout ),
	.datad(\avc|Mux8~2_combout ),
	.cin(gnd),
	.combout(\avc|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~4 .lut_mask = 16'hFF40;
defparam \avc|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N24
cycloneive_lcell_comb \avc|LUT_DATA[5] (
// Equation(s):
// \avc|LUT_DATA [5] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|Mux8~4_combout ))) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|LUT_DATA [5]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [5]),
	.datac(\avc|Mux8~4_combout ),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [5]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[5] .lut_mask = 16'hF0CC;
defparam \avc|LUT_DATA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N16
cycloneive_lcell_comb \avc|mI2C_DATA[5]~feeder (
// Equation(s):
// \avc|mI2C_DATA[5]~feeder_combout  = \avc|LUT_DATA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [5]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[5]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N17
dffeas \avc|mI2C_DATA[5] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N15
dffeas \avc|u0|SD[5] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[5] .is_wysiwyg = "true";
defparam \avc|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N14
cycloneive_lcell_comb \avc|u0|Mux0~8 (
// Equation(s):
// \avc|u0|Mux0~8_combout  = (\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD_COUNTER [0] & (\avc|u0|SD [6])) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD [5])))))

	.dataa(\avc|u0|SD [6]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD [5]),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~8 .lut_mask = 16'h88C0;
defparam \avc|u0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N28
cycloneive_lcell_comb \avc|u0|Mux0~9 (
// Equation(s):
// \avc|u0|Mux0~9_combout  = (\avc|u0|Mux0~8_combout ) # ((!\avc|u0|SD_COUNTER [0] & (!\avc|u0|SD_COUNTER [3] & !\avc|u0|SDO~q )))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|Mux0~8_combout ),
	.datad(\avc|u0|SDO~q ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~9 .lut_mask = 16'hF0F1;
defparam \avc|u0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N18
cycloneive_lcell_comb \avc|Mux5~1 (
// Equation(s):
// \avc|Mux5~1_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [0]))) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1]))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~1 .lut_mask = 16'hE44C;
defparam \avc|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N0
cycloneive_lcell_comb \avc|Mux5~2 (
// Equation(s):
// \avc|Mux5~2_combout  = (\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [1] & ((!\avc|LUT_INDEX [0])))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~2 .lut_mask = 16'h4070;
defparam \avc|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N22
cycloneive_lcell_comb \avc|Mux5~3 (
// Equation(s):
// \avc|Mux5~3_combout  = (\avc|LUT_INDEX [3] & ((\avc|Mux5~1_combout ) # ((\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [3] & (((\avc|Mux5~2_combout  & !\avc|LUT_INDEX [4]))))

	.dataa(\avc|Mux5~1_combout ),
	.datab(\avc|Mux5~2_combout ),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~3 .lut_mask = 16'hF0AC;
defparam \avc|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N2
cycloneive_lcell_comb \avc|Mux5~0 (
// Equation(s):
// \avc|Mux5~0_combout  = (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0]))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(gnd),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~0 .lut_mask = 16'h0044;
defparam \avc|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N12
cycloneive_lcell_comb \avc|Mux5~4 (
// Equation(s):
// \avc|Mux5~4_combout  = (\avc|LUT_INDEX [5]) # ((\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [1] & \avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~4 .lut_mask = 16'hF6F4;
defparam \avc|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N26
cycloneive_lcell_comb \avc|Mux5~5 (
// Equation(s):
// \avc|Mux5~5_combout  = (\avc|LUT_INDEX [4] & ((\avc|Mux5~3_combout  & ((!\avc|Mux5~4_combout ))) # (!\avc|Mux5~3_combout  & (\avc|Mux5~0_combout )))) # (!\avc|LUT_INDEX [4] & (\avc|Mux5~3_combout ))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|Mux5~3_combout ),
	.datac(\avc|Mux5~0_combout ),
	.datad(\avc|Mux5~4_combout ),
	.cin(gnd),
	.combout(\avc|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~5 .lut_mask = 16'h64EC;
defparam \avc|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N14
cycloneive_lcell_comb \avc|LUT_DATA[8] (
// Equation(s):
// \avc|LUT_DATA [8] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|Mux5~5_combout ))) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|LUT_DATA [8]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [8]),
	.datac(\avc|Mux5~5_combout ),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [8]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[8] .lut_mask = 16'hF0CC;
defparam \avc|LUT_DATA[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y71_N3
dffeas \avc|mI2C_DATA[8] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N12
cycloneive_lcell_comb \avc|u0|SD[8]~feeder (
// Equation(s):
// \avc|u0|SD[8]~feeder_combout  = \avc|mI2C_DATA [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [8]),
	.cin(gnd),
	.combout(\avc|u0|SD[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[8]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N13
dffeas \avc|u0|SD[8] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[8] .is_wysiwyg = "true";
defparam \avc|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N16
cycloneive_lcell_comb \avc|Mux12~4 (
// Equation(s):
// \avc|Mux12~4_combout  = (\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [0] $ (\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~4 .lut_mask = 16'h0220;
defparam \avc|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N2
cycloneive_lcell_comb \avc|Mux12~0 (
// Equation(s):
// \avc|Mux12~0_combout  = (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [0] $ (\avc|LUT_INDEX [4]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~0 .lut_mask = 16'h0110;
defparam \avc|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N14
cycloneive_lcell_comb \avc|Mux12~1 (
// Equation(s):
// \avc|Mux12~1_combout  = (\avc|LUT_INDEX [2]) # (\avc|LUT_INDEX [3] $ (\avc|LUT_INDEX [4]))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(gnd),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~1 .lut_mask = 16'hBBEE;
defparam \avc|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N28
cycloneive_lcell_comb \avc|Mux12~2 (
// Equation(s):
// \avc|Mux12~2_combout  = (\avc|LUT_INDEX [0] & ((\avc|LUT_INDEX [2] & ((!\avc|LUT_INDEX [4]) # (!\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [4]))))) # (!\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2])))

	.dataa(\avc|LUT_INDEX [0]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~2 .lut_mask = 16'h6AE0;
defparam \avc|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N30
cycloneive_lcell_comb \avc|Mux12~3 (
// Equation(s):
// \avc|Mux12~3_combout  = (\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [1] & (!\avc|Mux12~1_combout )) # (!\avc|LUT_INDEX [1] & ((\avc|Mux12~2_combout )))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|Mux12~1_combout ),
	.datad(\avc|Mux12~2_combout ),
	.cin(gnd),
	.combout(\avc|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~3 .lut_mask = 16'h9D8C;
defparam \avc|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N10
cycloneive_lcell_comb \avc|Mux12~5 (
// Equation(s):
// \avc|Mux12~5_combout  = (\avc|LUT_INDEX [5] & ((\avc|Mux12~3_combout  & (\avc|Mux12~4_combout )) # (!\avc|Mux12~3_combout  & ((\avc|Mux12~0_combout ))))) # (!\avc|LUT_INDEX [5] & (((\avc|Mux12~3_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux12~4_combout ),
	.datac(\avc|Mux12~0_combout ),
	.datad(\avc|Mux12~3_combout ),
	.cin(gnd),
	.combout(\avc|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~5 .lut_mask = 16'hDDA0;
defparam \avc|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N26
cycloneive_lcell_comb \avc|LUT_DATA[1] (
// Equation(s):
// \avc|LUT_DATA [1] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux12~5_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [1])))

	.dataa(\avc|Mux12~5_combout ),
	.datab(gnd),
	.datac(\avc|LUT_DATA [1]),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [1]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[1] .lut_mask = 16'hAAF0;
defparam \avc|LUT_DATA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y71_N15
dffeas \avc|mI2C_DATA[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y72_N7
dffeas \avc|u0|SD[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[1] .is_wysiwyg = "true";
defparam \avc|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N24
cycloneive_lcell_comb \avc|Mux3~0 (
// Equation(s):
// \avc|Mux3~0_combout  = (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [0] & !\avc|LUT_INDEX [2])))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~0 .lut_mask = 16'h0010;
defparam \avc|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N30
cycloneive_lcell_comb \avc|Mux11~1 (
// Equation(s):
// \avc|Mux11~1_combout  = (\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [1] $ (!\avc|LUT_INDEX [3])))) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0])))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~1 .lut_mask = 16'h4C52;
defparam \avc|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N8
cycloneive_lcell_comb \avc|Mux11~2 (
// Equation(s):
// \avc|Mux11~2_combout  = (\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] $ (((\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [2]))))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [2]))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~2 .lut_mask = 16'h2AE6;
defparam \avc|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N10
cycloneive_lcell_comb \avc|Mux11~3 (
// Equation(s):
// \avc|Mux11~3_combout  = (\avc|LUT_INDEX [4] & ((\avc|Mux11~1_combout ) # ((\avc|LUT_INDEX [5])))) # (!\avc|LUT_INDEX [4] & (((\avc|Mux11~2_combout  & !\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux11~1_combout ),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|Mux11~2_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~3 .lut_mask = 16'hCCB8;
defparam \avc|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N4
cycloneive_lcell_comb \avc|Mux11~0 (
// Equation(s):
// \avc|Mux11~0_combout  = (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1]) # (!\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [0] & \avc|LUT_INDEX [1])))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\avc|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~0 .lut_mask = 16'h8908;
defparam \avc|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N22
cycloneive_lcell_comb \avc|Mux11~4 (
// Equation(s):
// \avc|Mux11~4_combout  = (\avc|Mux11~3_combout  & ((\avc|Mux3~0_combout ) # ((!\avc|LUT_INDEX [5])))) # (!\avc|Mux11~3_combout  & (((\avc|Mux11~0_combout  & \avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux3~0_combout ),
	.datab(\avc|Mux11~3_combout ),
	.datac(\avc|Mux11~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~4 .lut_mask = 16'hB8CC;
defparam \avc|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N28
cycloneive_lcell_comb \avc|LUT_DATA[2] (
// Equation(s):
// \avc|LUT_DATA [2] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux11~4_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [2])))

	.dataa(\avc|Mux11~4_combout ),
	.datab(\avc|LUT_DATA [2]),
	.datac(gnd),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [2]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[2] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N20
cycloneive_lcell_comb \avc|mI2C_DATA[2]~feeder (
// Equation(s):
// \avc|mI2C_DATA[2]~feeder_combout  = \avc|LUT_DATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [2]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[2]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N21
dffeas \avc|mI2C_DATA[2] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N18
cycloneive_lcell_comb \avc|u0|SD[2]~feeder (
// Equation(s):
// \avc|u0|SD[2]~feeder_combout  = \avc|mI2C_DATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [2]),
	.cin(gnd),
	.combout(\avc|u0|SD[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[2]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N19
dffeas \avc|u0|SD[2] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[2] .is_wysiwyg = "true";
defparam \avc|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N12
cycloneive_lcell_comb \avc|Mux4~1 (
// Equation(s):
// \avc|Mux4~1_combout  = (\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [2] & \avc|LUT_INDEX [3]))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(gnd),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~1 .lut_mask = 16'h44AA;
defparam \avc|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N22
cycloneive_lcell_comb \avc|Mux4~2 (
// Equation(s):
// \avc|Mux4~2_combout  = (\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [3] $ (((!\avc|LUT_INDEX [2]) # (!\avc|LUT_INDEX [1]))))) # (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~2 .lut_mask = 16'hC622;
defparam \avc|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N24
cycloneive_lcell_comb \avc|Mux4~3 (
// Equation(s):
// \avc|Mux4~3_combout  = (\avc|LUT_INDEX [5] & (((\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [0] & (!\avc|Mux4~1_combout )) # (!\avc|LUT_INDEX [0] & ((\avc|Mux4~2_combout )))))

	.dataa(\avc|Mux4~1_combout ),
	.datab(\avc|Mux4~2_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~3 .lut_mask = 16'hF50C;
defparam \avc|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N2
cycloneive_lcell_comb \avc|Mux4~4 (
// Equation(s):
// \avc|Mux4~4_combout  = (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [4]) # ((!\avc|LUT_INDEX [1] & \avc|LUT_INDEX [2])))) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [2]) # ((\avc|LUT_INDEX [4] & \avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~4 .lut_mask = 16'hDFC8;
defparam \avc|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N28
cycloneive_lcell_comb \avc|Mux4~0 (
// Equation(s):
// \avc|Mux4~0_combout  = (\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [2] $ (!\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~0 .lut_mask = 16'h0082;
defparam \avc|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N0
cycloneive_lcell_comb \avc|Mux4~5 (
// Equation(s):
// \avc|Mux4~5_combout  = (\avc|LUT_INDEX [5] & ((\avc|Mux4~3_combout  & (!\avc|Mux4~4_combout )) # (!\avc|Mux4~3_combout  & ((\avc|Mux4~0_combout ))))) # (!\avc|LUT_INDEX [5] & (\avc|Mux4~3_combout ))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux4~3_combout ),
	.datac(\avc|Mux4~4_combout ),
	.datad(\avc|Mux4~0_combout ),
	.cin(gnd),
	.combout(\avc|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~5 .lut_mask = 16'h6E4C;
defparam \avc|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N8
cycloneive_lcell_comb \avc|LUT_DATA[9] (
// Equation(s):
// \avc|LUT_DATA [9] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|Mux4~5_combout ))) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|LUT_DATA [9]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [9]),
	.datac(\avc|Mux1~1clkctrl_outclk ),
	.datad(\avc|Mux4~5_combout ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [9]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[9] .lut_mask = 16'hFC0C;
defparam \avc|LUT_DATA[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y71_N13
dffeas \avc|mI2C_DATA[9] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y72_N29
dffeas \avc|u0|SD[9] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[9] .is_wysiwyg = "true";
defparam \avc|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N28
cycloneive_lcell_comb \avc|u0|Mux0~2 (
// Equation(s):
// \avc|u0|Mux0~2_combout  = (\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [9]))) # (!\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [2])))) # (!\avc|u0|SD_COUNTER [0] & (((!\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD [2]),
	.datac(\avc|u0|SD [9]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~2 .lut_mask = 16'hA0DD;
defparam \avc|u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N6
cycloneive_lcell_comb \avc|u0|Mux0~3 (
// Equation(s):
// \avc|u0|Mux0~3_combout  = (\avc|u0|SD_COUNTER [0] & (((\avc|u0|Mux0~2_combout )))) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|Mux0~2_combout  & ((\avc|u0|SD [1]))) # (!\avc|u0|Mux0~2_combout  & (\avc|u0|SD [8]))))

	.dataa(\avc|u0|SD [8]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|SD [1]),
	.datad(\avc|u0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~3 .lut_mask = 16'hFC22;
defparam \avc|u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N16
cycloneive_lcell_comb \avc|Mux6~0 (
// Equation(s):
// \avc|Mux6~0_combout  = (\avc|LUT_INDEX [5] & ((\avc|Mux0~0_combout ))) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [1]))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(gnd),
	.datac(\avc|Mux0~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~0 .lut_mask = 16'hF0AA;
defparam \avc|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N4
cycloneive_lcell_comb \avc|Mux6~2 (
// Equation(s):
// \avc|Mux6~2_combout  = (\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [2] $ (!\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~2 .lut_mask = 16'h8890;
defparam \avc|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N6
cycloneive_lcell_comb \avc|Mux6~1 (
// Equation(s):
// \avc|Mux6~1_combout  = (\avc|LUT_INDEX [5]) # ((\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [3] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [3] & \avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~1 .lut_mask = 16'hF1F8;
defparam \avc|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N18
cycloneive_lcell_comb \avc|Mux6~3 (
// Equation(s):
// \avc|Mux6~3_combout  = (\avc|Mux6~2_combout  & ((\avc|Mux6~0_combout ) # (\avc|LUT_INDEX [4] $ (\avc|Mux6~1_combout )))) # (!\avc|Mux6~2_combout  & (\avc|LUT_INDEX [4] & (\avc|Mux6~0_combout  $ (!\avc|Mux6~1_combout ))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|Mux6~0_combout ),
	.datac(\avc|Mux6~2_combout ),
	.datad(\avc|Mux6~1_combout ),
	.cin(gnd),
	.combout(\avc|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~3 .lut_mask = 16'hD8E2;
defparam \avc|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N30
cycloneive_lcell_comb \avc|LUT_DATA[7] (
// Equation(s):
// \avc|LUT_DATA [7] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|Mux6~3_combout ))) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|LUT_DATA [7]))

	.dataa(\avc|LUT_DATA [7]),
	.datab(\avc|Mux6~3_combout ),
	.datac(\avc|Mux1~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|LUT_DATA [7]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[7] .lut_mask = 16'hCACA;
defparam \avc|LUT_DATA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N10
cycloneive_lcell_comb \avc|mI2C_DATA[7]~feeder (
// Equation(s):
// \avc|mI2C_DATA[7]~feeder_combout  = \avc|LUT_DATA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|LUT_DATA [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[7]~feeder .lut_mask = 16'hF0F0;
defparam \avc|mI2C_DATA[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y71_N11
dffeas \avc|mI2C_DATA[7] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N24
cycloneive_lcell_comb \avc|u0|SD[7]~feeder (
// Equation(s):
// \avc|u0|SD[7]~feeder_combout  = \avc|mI2C_DATA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [7]),
	.cin(gnd),
	.combout(\avc|u0|SD[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[7]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N25
dffeas \avc|u0|SD[7] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[7] .is_wysiwyg = "true";
defparam \avc|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N4
cycloneive_lcell_comb \avc|Mux13~1 (
// Equation(s):
// \avc|Mux13~1_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1] $ (((!\avc|LUT_INDEX [4] & \avc|LUT_INDEX [0]))))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~1 .lut_mask = 16'h90CA;
defparam \avc|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N16
cycloneive_lcell_comb \avc|Mux13~0 (
// Equation(s):
// \avc|Mux13~0_combout  = (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [4] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [0])))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~0 .lut_mask = 16'h1104;
defparam \avc|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N22
cycloneive_lcell_comb \avc|Mux13~2 (
// Equation(s):
// \avc|Mux13~2_combout  = (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [5] & ((\avc|Mux13~0_combout ))) # (!\avc|LUT_INDEX [5] & (!\avc|Mux13~1_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux13~1_combout ),
	.datac(\avc|Mux13~0_combout ),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~2 .lut_mask = 16'h00B1;
defparam \avc|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N20
cycloneive_lcell_comb \avc|Mux13~3 (
// Equation(s):
// \avc|Mux13~3_combout  = (\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [2] $ (\avc|LUT_INDEX [1])))) # (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [0] $ (((\avc|LUT_INDEX [2] & \avc|LUT_INDEX [1])))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~3 .lut_mask = 16'h3D40;
defparam \avc|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N14
cycloneive_lcell_comb \avc|Mux13~4 (
// Equation(s):
// \avc|Mux13~4_combout  = (\avc|Mux13~2_combout ) # ((\avc|LUT_INDEX [3] & (\avc|Mux13~3_combout  & !\avc|LUT_INDEX [5])))

	.dataa(\avc|Mux13~2_combout ),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|Mux13~3_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~4 .lut_mask = 16'hAAEA;
defparam \avc|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N16
cycloneive_lcell_comb \avc|LUT_DATA[0] (
// Equation(s):
// \avc|LUT_DATA [0] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux13~4_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [0])))

	.dataa(\avc|Mux13~4_combout ),
	.datab(\avc|LUT_DATA [0]),
	.datac(gnd),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [0]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[0] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N18
cycloneive_lcell_comb \avc|mI2C_DATA[0]~feeder (
// Equation(s):
// \avc|mI2C_DATA[0]~feeder_combout  = \avc|LUT_DATA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [0]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[0]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N19
dffeas \avc|mI2C_DATA[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N23
dffeas \avc|u0|SD[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[0] .is_wysiwyg = "true";
defparam \avc|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N22
cycloneive_lcell_comb \avc|u0|Mux0~4 (
// Equation(s):
// \avc|u0|Mux0~4_combout  = (\avc|u0|SD_COUNTER [0] & (((\avc|u0|SD [0]) # (\avc|u0|SD_COUNTER [3])))) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD [7]) # ((!\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD [7]),
	.datac(\avc|u0|SD [0]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~4 .lut_mask = 16'hEEF5;
defparam \avc|u0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N22
cycloneive_lcell_comb \avc|Mux3~4 (
// Equation(s):
// \avc|Mux3~4_combout  = (!\avc|LUT_INDEX [2]) # (!\avc|LUT_INDEX [4])

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~4 .lut_mask = 16'h3F3F;
defparam \avc|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N4
cycloneive_lcell_comb \avc|Mux3~1 (
// Equation(s):
// \avc|Mux3~1_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [3] $ (((!\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [1]))))) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX 
// [3]) # (!\avc|LUT_INDEX [0])))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~1 .lut_mask = 16'h925B;
defparam \avc|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N18
cycloneive_lcell_comb \avc|Mux3~2 (
// Equation(s):
// \avc|Mux3~2_combout  = (\avc|Mux3~1_combout  & ((\avc|LUT_INDEX [3] $ (!\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [5]))) # (!\avc|Mux3~1_combout  & ((\avc|LUT_INDEX [5] $ (!\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [3])))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|Mux3~1_combout ),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~2 .lut_mask = 16'hDB77;
defparam \avc|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N0
cycloneive_lcell_comb \avc|Mux3~3 (
// Equation(s):
// \avc|Mux3~3_combout  = (\avc|LUT_INDEX [1] & (((\avc|Mux3~1_combout  & !\avc|LUT_INDEX [5])) # (!\avc|LUT_INDEX [4]))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [5] $ (((\avc|Mux3~1_combout  & \avc|LUT_INDEX [4])))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|Mux3~1_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~3 .lut_mask = 16'h1CFA;
defparam \avc|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N24
cycloneive_lcell_comb \avc|Mux3~5 (
// Equation(s):
// \avc|Mux3~5_combout  = (\avc|Mux3~2_combout  & (\avc|Mux3~3_combout  & ((\avc|Mux3~4_combout ) # (\avc|Mux3~1_combout ))))

	.dataa(\avc|Mux3~4_combout ),
	.datab(\avc|Mux3~2_combout ),
	.datac(\avc|Mux3~1_combout ),
	.datad(\avc|Mux3~3_combout ),
	.cin(gnd),
	.combout(\avc|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~5 .lut_mask = 16'hC800;
defparam \avc|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N20
cycloneive_lcell_comb \avc|LUT_DATA[10] (
// Equation(s):
// \avc|LUT_DATA [10] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|Mux3~5_combout ))) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|LUT_DATA [10]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [10]),
	.datac(\avc|Mux3~5_combout ),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [10]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[10] .lut_mask = 16'hF0CC;
defparam \avc|LUT_DATA[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y71_N21
dffeas \avc|mI2C_DATA[10] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|LUT_DATA [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N24
cycloneive_lcell_comb \avc|u0|SD[10]~feeder (
// Equation(s):
// \avc|u0|SD[10]~feeder_combout  = \avc|mI2C_DATA [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [10]),
	.cin(gnd),
	.combout(\avc|u0|SD[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[10]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y71_N25
dffeas \avc|u0|SD[10] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[10] .is_wysiwyg = "true";
defparam \avc|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N0
cycloneive_lcell_comb \avc|Mux10~3 (
// Equation(s):
// \avc|Mux10~3_combout  = (\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1]) # (!\avc|LUT_INDEX [2]))) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [2])))

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~3 .lut_mask = 16'hF3CC;
defparam \avc|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N18
cycloneive_lcell_comb \avc|Mux10~4 (
// Equation(s):
// \avc|Mux10~4_combout  = (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0] & (!\avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [0] & ((\avc|Mux10~3_combout ))))) # (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [0] & !\avc|Mux10~3_combout )))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|Mux10~3_combout ),
	.cin(gnd),
	.combout(\avc|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~4 .lut_mask = 16'h2A60;
defparam \avc|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N0
cycloneive_lcell_comb \avc|Mux10~2 (
// Equation(s):
// \avc|Mux10~2_combout  = (\avc|LUT_INDEX [1] & (((!\avc|LUT_INDEX [3] & \avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [2]))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [0] $ (((!\avc|LUT_INDEX [3] & \avc|LUT_INDEX [2])))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\avc|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~2 .lut_mask = 16'h73B4;
defparam \avc|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N26
cycloneive_lcell_comb \avc|Mux10~6 (
// Equation(s):
// \avc|Mux10~6_combout  = (\avc|LUT_INDEX [4] & (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [1]) # (!\avc|LUT_INDEX [2])))) # (!\avc|LUT_INDEX [4] & (((\avc|LUT_INDEX [2]) # (\avc|LUT_INDEX [5]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~6 .lut_mask = 16'h33BC;
defparam \avc|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N16
cycloneive_lcell_comb \avc|Mux10~5 (
// Equation(s):
// \avc|Mux10~5_combout  = (\avc|Mux10~6_combout  & ((\avc|LUT_INDEX [5] & (\avc|Mux10~4_combout )) # (!\avc|LUT_INDEX [5] & ((\avc|Mux10~2_combout )))))

	.dataa(\avc|Mux10~4_combout ),
	.datab(\avc|Mux10~2_combout ),
	.datac(\avc|Mux10~6_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~5 .lut_mask = 16'hA0C0;
defparam \avc|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N2
cycloneive_lcell_comb \avc|LUT_DATA[3] (
// Equation(s):
// \avc|LUT_DATA [3] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|Mux10~5_combout ))) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|LUT_DATA [3]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [3]),
	.datac(\avc|Mux10~5_combout ),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [3]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[3] .lut_mask = 16'hF0CC;
defparam \avc|LUT_DATA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N14
cycloneive_lcell_comb \avc|mI2C_DATA[3]~feeder (
// Equation(s):
// \avc|mI2C_DATA[3]~feeder_combout  = \avc|LUT_DATA [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [3]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[3]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N15
dffeas \avc|mI2C_DATA[3] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y71_N1
dffeas \avc|u0|SD[3] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[3] .is_wysiwyg = "true";
defparam \avc|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N2
cycloneive_lcell_comb \avc|Mux9~1 (
// Equation(s):
// \avc|Mux9~1_combout  = (\avc|LUT_INDEX [1] & (((!\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0])))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~1 .lut_mask = 16'h112C;
defparam \avc|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N24
cycloneive_lcell_comb \avc|Mux9~2 (
// Equation(s):
// \avc|Mux9~2_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1]) # ((!\avc|LUT_INDEX [3] & \avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [3]))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~2 .lut_mask = 16'hE6E2;
defparam \avc|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N14
cycloneive_lcell_comb \avc|Mux9~3 (
// Equation(s):
// \avc|Mux9~3_combout  = (\avc|LUT_INDEX [5] & (((\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [4] & (\avc|Mux9~1_combout )) # (!\avc|LUT_INDEX [4] & ((!\avc|Mux9~2_combout )))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux9~1_combout ),
	.datac(\avc|Mux9~2_combout ),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~3 .lut_mask = 16'hEE05;
defparam \avc|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y71_N6
cycloneive_lcell_comb \avc|Mux9~0 (
// Equation(s):
// \avc|Mux9~0_combout  = (\avc|LUT_INDEX [0] & ((\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] $ (!\avc|LUT_INDEX [2]))) # (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [3]) # (\avc|LUT_INDEX [2])))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~0 .lut_mask = 16'hD060;
defparam \avc|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N16
cycloneive_lcell_comb \avc|Mux9~4 (
// Equation(s):
// \avc|Mux9~4_combout  = (\avc|LUT_INDEX [5] & ((\avc|Mux9~3_combout  & (\avc|Mux0~0_combout )) # (!\avc|Mux9~3_combout  & ((\avc|Mux9~0_combout ))))) # (!\avc|LUT_INDEX [5] & (((\avc|Mux9~3_combout ))))

	.dataa(\avc|Mux0~0_combout ),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|Mux9~3_combout ),
	.datad(\avc|Mux9~0_combout ),
	.cin(gnd),
	.combout(\avc|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~4 .lut_mask = 16'hBCB0;
defparam \avc|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N26
cycloneive_lcell_comb \avc|LUT_DATA[4] (
// Equation(s):
// \avc|LUT_DATA [4] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux9~4_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [4])))

	.dataa(\avc|Mux9~4_combout ),
	.datab(\avc|LUT_DATA [4]),
	.datac(gnd),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [4]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[4] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N5
dffeas \avc|mI2C_DATA[4] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N24
cycloneive_lcell_comb \avc|u0|SD[4]~feeder (
// Equation(s):
// \avc|u0|SD[4]~feeder_combout  = \avc|mI2C_DATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [4]),
	.cin(gnd),
	.combout(\avc|u0|SD[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[4]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N25
dffeas \avc|u0|SD[4] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[4] .is_wysiwyg = "true";
defparam \avc|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N30
cycloneive_lcell_comb \avc|Mux2~2 (
// Equation(s):
// \avc|Mux2~2_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1] $ (\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [4]))) # (!\avc|LUT_INDEX [2] & (((\avc|LUT_INDEX [4]) # (\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [1])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux2~2 .lut_mask = 16'h7FDB;
defparam \avc|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N2
cycloneive_lcell_comb \avc|Mux2~0 (
// Equation(s):
// \avc|Mux2~0_combout  = (\avc|LUT_INDEX [2] & (((!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [0]))) # (!\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [3] & !\avc|LUT_INDEX 
// [0]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux2~0 .lut_mask = 16'h4E2B;
defparam \avc|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N24
cycloneive_lcell_comb \avc|Mux2~1 (
// Equation(s):
// \avc|Mux2~1_combout  = (\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [4] & (!\avc|Mux2~0_combout  & !\avc|LUT_INDEX [3])) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [3]))))) # (!\avc|LUT_INDEX [5] & (((\avc|Mux2~0_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|Mux2~0_combout ),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux2~1 .lut_mask = 16'h7258;
defparam \avc|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N8
cycloneive_lcell_comb \avc|Mux2~3 (
// Equation(s):
// \avc|Mux2~3_combout  = (\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX [5]) # (!\avc|LUT_INDEX [1]))) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [5])))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(gnd),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux2~3 .lut_mask = 16'h5FAA;
defparam \avc|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N14
cycloneive_lcell_comb \avc|Mux2~4 (
// Equation(s):
// \avc|Mux2~4_combout  = (\avc|Mux2~2_combout  & (\avc|Mux2~1_combout  & ((\avc|LUT_INDEX [2]) # (\avc|Mux2~3_combout ))))

	.dataa(\avc|Mux2~2_combout ),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|Mux2~1_combout ),
	.datad(\avc|Mux2~3_combout ),
	.cin(gnd),
	.combout(\avc|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux2~4 .lut_mask = 16'hA080;
defparam \avc|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N4
cycloneive_lcell_comb \avc|LUT_DATA[11] (
// Equation(s):
// \avc|LUT_DATA [11] = (GLOBAL(\avc|Mux1~1clkctrl_outclk ) & (\avc|Mux2~4_combout )) # (!GLOBAL(\avc|Mux1~1clkctrl_outclk ) & ((\avc|LUT_DATA [11])))

	.dataa(\avc|Mux2~4_combout ),
	.datab(gnd),
	.datac(\avc|LUT_DATA [11]),
	.datad(\avc|Mux1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [11]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[11] .lut_mask = 16'hAAF0;
defparam \avc|LUT_DATA[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N6
cycloneive_lcell_comb \avc|mI2C_DATA[11]~feeder (
// Equation(s):
// \avc|mI2C_DATA[11]~feeder_combout  = \avc|LUT_DATA [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|LUT_DATA [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[11]~feeder .lut_mask = 16'hF0F0;
defparam \avc|mI2C_DATA[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y71_N7
dffeas \avc|mI2C_DATA[11] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y71_N7
dffeas \avc|u0|SD[11] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[11] .is_wysiwyg = "true";
defparam \avc|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N6
cycloneive_lcell_comb \avc|u0|Mux0~5 (
// Equation(s):
// \avc|u0|Mux0~5_combout  = (\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [11]))) # (!\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [4])))) # (!\avc|u0|SD_COUNTER [0] & (((!\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD [4]),
	.datac(\avc|u0|SD [11]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~5 .lut_mask = 16'hA0DD;
defparam \avc|u0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N0
cycloneive_lcell_comb \avc|u0|Mux0~6 (
// Equation(s):
// \avc|u0|Mux0~6_combout  = (\avc|u0|SD_COUNTER [0] & (((\avc|u0|Mux0~5_combout )))) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|Mux0~5_combout  & ((\avc|u0|SD [3]))) # (!\avc|u0|Mux0~5_combout  & (\avc|u0|SD [10]))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD [10]),
	.datac(\avc|u0|SD [3]),
	.datad(\avc|u0|Mux0~5_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~6 .lut_mask = 16'hFA44;
defparam \avc|u0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N0
cycloneive_lcell_comb \avc|u0|Mux0~7 (
// Equation(s):
// \avc|u0|Mux0~7_combout  = (\avc|u0|SD_COUNTER [2] & (\avc|u0|SD_COUNTER [1] & ((\avc|u0|Mux0~6_combout )))) # (!\avc|u0|SD_COUNTER [2] & (((\avc|u0|Mux0~4_combout )) # (!\avc|u0|SD_COUNTER [1])))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|Mux0~4_combout ),
	.datad(\avc|u0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~7 .lut_mask = 16'hD951;
defparam \avc|u0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N18
cycloneive_lcell_comb \avc|u0|Mux0~10 (
// Equation(s):
// \avc|u0|Mux0~10_combout  = (\avc|u0|SD_COUNTER [1] & (((\avc|u0|Mux0~7_combout )))) # (!\avc|u0|SD_COUNTER [1] & ((\avc|u0|Mux0~7_combout  & (\avc|u0|Mux0~9_combout )) # (!\avc|u0|Mux0~7_combout  & ((\avc|u0|Mux0~3_combout )))))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(\avc|u0|Mux0~9_combout ),
	.datac(\avc|u0|Mux0~3_combout ),
	.datad(\avc|u0|Mux0~7_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~10 .lut_mask = 16'hEE50;
defparam \avc|u0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N10
cycloneive_lcell_comb \avc|u0|Mux0~18 (
// Equation(s):
// \avc|u0|Mux0~18_combout  = (\avc|u0|SD_COUNTER [4] & (\avc|u0|SD_COUNTER [5] & (\avc|u0|Mux0~17_combout ))) # (!\avc|u0|SD_COUNTER [4] & (((\avc|u0|Mux0~10_combout )) # (!\avc|u0|SD_COUNTER [5])))

	.dataa(\avc|u0|SD_COUNTER [4]),
	.datab(\avc|u0|SD_COUNTER [5]),
	.datac(\avc|u0|Mux0~17_combout ),
	.datad(\avc|u0|Mux0~10_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~18 .lut_mask = 16'hD591;
defparam \avc|u0|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N6
cycloneive_lcell_comb \avc|u0|Mux0~19 (
// Equation(s):
// \avc|u0|Mux0~19_combout  = (\avc|u0|SD_COUNTER [5] & (((!\avc|u0|Mux0~18_combout )))) # (!\avc|u0|SD_COUNTER [5] & (\avc|u0|SDO~q  & ((\avc|u0|Mux0~18_combout ) # (!\avc|u0|Mux0~1_combout ))))

	.dataa(\avc|u0|Mux0~1_combout ),
	.datab(\avc|u0|SD_COUNTER [5]),
	.datac(\avc|u0|SDO~q ),
	.datad(\avc|u0|Mux0~18_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~19 .lut_mask = 16'h30DC;
defparam \avc|u0|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N7
dffeas \avc|u0|SDO (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|Mux0~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SDO .is_wysiwyg = "true";
defparam \avc|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N0
cycloneive_lcell_comb \myprocessor|PC|r0|q~0 (
// Equation(s):
// \myprocessor|PC|r0|q~0_combout  = !\myprocessor|PC|r0|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|PC|r0|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|PC|r0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC|r0|q~0 .lut_mask = 16'h0F0F;
defparam \myprocessor|PC|r0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N1
dffeas \myprocessor|PC|r0|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r0|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N2
cycloneive_lcell_comb \myprocessor|PC|r1|q~1 (
// Equation(s):
// \myprocessor|PC|r1|q~1_combout  = (\myprocessor|PC|r0|q~q  & (\myprocessor|PC|r1|q~q  $ (VCC))) # (!\myprocessor|PC|r0|q~q  & (\myprocessor|PC|r1|q~q  & VCC))
// \myprocessor|PC|r1|q~2  = CARRY((\myprocessor|PC|r0|q~q  & \myprocessor|PC|r1|q~q ))

	.dataa(\myprocessor|PC|r0|q~q ),
	.datab(\myprocessor|PC|r1|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|PC|r1|q~1_combout ),
	.cout(\myprocessor|PC|r1|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r1|q~1 .lut_mask = 16'h6688;
defparam \myprocessor|PC|r1|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N3
dffeas \myprocessor|PC|r1|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r1|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r1|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N4
cycloneive_lcell_comb \myprocessor|PC|r2|q~1 (
// Equation(s):
// \myprocessor|PC|r2|q~1_combout  = (\myprocessor|PC|r2|q~q  & (!\myprocessor|PC|r1|q~2 )) # (!\myprocessor|PC|r2|q~q  & ((\myprocessor|PC|r1|q~2 ) # (GND)))
// \myprocessor|PC|r2|q~2  = CARRY((!\myprocessor|PC|r1|q~2 ) # (!\myprocessor|PC|r2|q~q ))

	.dataa(gnd),
	.datab(\myprocessor|PC|r2|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r1|q~2 ),
	.combout(\myprocessor|PC|r2|q~1_combout ),
	.cout(\myprocessor|PC|r2|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r2|q~1 .lut_mask = 16'h3C3F;
defparam \myprocessor|PC|r2|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N5
dffeas \myprocessor|PC|r2|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r2|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r2|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N6
cycloneive_lcell_comb \myprocessor|PC|r3|q~1 (
// Equation(s):
// \myprocessor|PC|r3|q~1_combout  = (\myprocessor|PC|r3|q~q  & (\myprocessor|PC|r2|q~2  $ (GND))) # (!\myprocessor|PC|r3|q~q  & (!\myprocessor|PC|r2|q~2  & VCC))
// \myprocessor|PC|r3|q~2  = CARRY((\myprocessor|PC|r3|q~q  & !\myprocessor|PC|r2|q~2 ))

	.dataa(\myprocessor|PC|r3|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r2|q~2 ),
	.combout(\myprocessor|PC|r3|q~1_combout ),
	.cout(\myprocessor|PC|r3|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r3|q~1 .lut_mask = 16'hA50A;
defparam \myprocessor|PC|r3|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N7
dffeas \myprocessor|PC|r3|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r3|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r3|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N8
cycloneive_lcell_comb \myprocessor|PC|r4|q~1 (
// Equation(s):
// \myprocessor|PC|r4|q~1_combout  = (\myprocessor|PC|r4|q~q  & (!\myprocessor|PC|r3|q~2 )) # (!\myprocessor|PC|r4|q~q  & ((\myprocessor|PC|r3|q~2 ) # (GND)))
// \myprocessor|PC|r4|q~2  = CARRY((!\myprocessor|PC|r3|q~2 ) # (!\myprocessor|PC|r4|q~q ))

	.dataa(gnd),
	.datab(\myprocessor|PC|r4|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r3|q~2 ),
	.combout(\myprocessor|PC|r4|q~1_combout ),
	.cout(\myprocessor|PC|r4|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r4|q~1 .lut_mask = 16'h3C3F;
defparam \myprocessor|PC|r4|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N9
dffeas \myprocessor|PC|r4|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r4|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r4|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N10
cycloneive_lcell_comb \myprocessor|PC|r5|q~1 (
// Equation(s):
// \myprocessor|PC|r5|q~1_combout  = (\myprocessor|PC|r5|q~q  & (\myprocessor|PC|r4|q~2  $ (GND))) # (!\myprocessor|PC|r5|q~q  & (!\myprocessor|PC|r4|q~2  & VCC))
// \myprocessor|PC|r5|q~2  = CARRY((\myprocessor|PC|r5|q~q  & !\myprocessor|PC|r4|q~2 ))

	.dataa(\myprocessor|PC|r5|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r4|q~2 ),
	.combout(\myprocessor|PC|r5|q~1_combout ),
	.cout(\myprocessor|PC|r5|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r5|q~1 .lut_mask = 16'hA50A;
defparam \myprocessor|PC|r5|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N11
dffeas \myprocessor|PC|r5|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r5|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r5|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N12
cycloneive_lcell_comb \myprocessor|PC|r6|q~1 (
// Equation(s):
// \myprocessor|PC|r6|q~1_combout  = (\myprocessor|PC|r6|q~q  & (!\myprocessor|PC|r5|q~2 )) # (!\myprocessor|PC|r6|q~q  & ((\myprocessor|PC|r5|q~2 ) # (GND)))
// \myprocessor|PC|r6|q~2  = CARRY((!\myprocessor|PC|r5|q~2 ) # (!\myprocessor|PC|r6|q~q ))

	.dataa(\myprocessor|PC|r6|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r5|q~2 ),
	.combout(\myprocessor|PC|r6|q~1_combout ),
	.cout(\myprocessor|PC|r6|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r6|q~1 .lut_mask = 16'h5A5F;
defparam \myprocessor|PC|r6|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N13
dffeas \myprocessor|PC|r6|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r6|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r6|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N14
cycloneive_lcell_comb \myprocessor|PC|r7|q~1 (
// Equation(s):
// \myprocessor|PC|r7|q~1_combout  = (\myprocessor|PC|r7|q~q  & (\myprocessor|PC|r6|q~2  $ (GND))) # (!\myprocessor|PC|r7|q~q  & (!\myprocessor|PC|r6|q~2  & VCC))
// \myprocessor|PC|r7|q~2  = CARRY((\myprocessor|PC|r7|q~q  & !\myprocessor|PC|r6|q~2 ))

	.dataa(gnd),
	.datab(\myprocessor|PC|r7|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r6|q~2 ),
	.combout(\myprocessor|PC|r7|q~1_combout ),
	.cout(\myprocessor|PC|r7|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r7|q~1 .lut_mask = 16'hC30C;
defparam \myprocessor|PC|r7|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N15
dffeas \myprocessor|PC|r7|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r7|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r7|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N16
cycloneive_lcell_comb \myprocessor|PC|r8|q~1 (
// Equation(s):
// \myprocessor|PC|r8|q~1_combout  = (\myprocessor|PC|r8|q~q  & (!\myprocessor|PC|r7|q~2 )) # (!\myprocessor|PC|r8|q~q  & ((\myprocessor|PC|r7|q~2 ) # (GND)))
// \myprocessor|PC|r8|q~2  = CARRY((!\myprocessor|PC|r7|q~2 ) # (!\myprocessor|PC|r8|q~q ))

	.dataa(gnd),
	.datab(\myprocessor|PC|r8|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r7|q~2 ),
	.combout(\myprocessor|PC|r8|q~1_combout ),
	.cout(\myprocessor|PC|r8|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r8|q~1 .lut_mask = 16'h3C3F;
defparam \myprocessor|PC|r8|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N17
dffeas \myprocessor|PC|r8|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r8|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r8|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N18
cycloneive_lcell_comb \myprocessor|PC|r9|q~1 (
// Equation(s):
// \myprocessor|PC|r9|q~1_combout  = (\myprocessor|PC|r9|q~q  & (\myprocessor|PC|r8|q~2  $ (GND))) # (!\myprocessor|PC|r9|q~q  & (!\myprocessor|PC|r8|q~2  & VCC))
// \myprocessor|PC|r9|q~2  = CARRY((\myprocessor|PC|r9|q~q  & !\myprocessor|PC|r8|q~2 ))

	.dataa(gnd),
	.datab(\myprocessor|PC|r9|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r8|q~2 ),
	.combout(\myprocessor|PC|r9|q~1_combout ),
	.cout(\myprocessor|PC|r9|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r9|q~1 .lut_mask = 16'hC30C;
defparam \myprocessor|PC|r9|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N19
dffeas \myprocessor|PC|r9|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r9|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r9|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N20
cycloneive_lcell_comb \myprocessor|PC|r10|q~1 (
// Equation(s):
// \myprocessor|PC|r10|q~1_combout  = (\myprocessor|PC|r10|q~q  & (!\myprocessor|PC|r9|q~2 )) # (!\myprocessor|PC|r10|q~q  & ((\myprocessor|PC|r9|q~2 ) # (GND)))
// \myprocessor|PC|r10|q~2  = CARRY((!\myprocessor|PC|r9|q~2 ) # (!\myprocessor|PC|r10|q~q ))

	.dataa(gnd),
	.datab(\myprocessor|PC|r10|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC|r9|q~2 ),
	.combout(\myprocessor|PC|r10|q~1_combout ),
	.cout(\myprocessor|PC|r10|q~2 ));
// synopsys translate_off
defparam \myprocessor|PC|r10|q~1 .lut_mask = 16'h3C3F;
defparam \myprocessor|PC|r10|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N21
dffeas \myprocessor|PC|r10|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r10|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r10|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N22
cycloneive_lcell_comb \myprocessor|PC|r11|q~1 (
// Equation(s):
// \myprocessor|PC|r11|q~1_combout  = \myprocessor|PC|r11|q~q  $ (!\myprocessor|PC|r10|q~2 )

	.dataa(\myprocessor|PC|r11|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myprocessor|PC|r10|q~2 ),
	.combout(\myprocessor|PC|r11|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC|r11|q~1 .lut_mask = 16'hA5A5;
defparam \myprocessor|PC|r11|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N23
dffeas \myprocessor|PC|r11|q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|r11|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|r11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|r11|q .is_wysiwyg = "true";
defparam \myprocessor|PC|r11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N20
cycloneive_lcell_comb \mylcd|index[0]~6 (
// Equation(s):
// \mylcd|index[0]~6_combout  = \mylcd|index [0] $ (VCC)
// \mylcd|index[0]~7  = CARRY(\mylcd|index [0])

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|index[0]~6_combout ),
	.cout(\mylcd|index[0]~7 ));
// synopsys translate_off
defparam \mylcd|index[0]~6 .lut_mask = 16'h33CC;
defparam \mylcd|index[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N14
cycloneive_lcell_comb \mylcd|delay[0]~18 (
// Equation(s):
// \mylcd|delay[0]~18_combout  = \mylcd|delay [0] $ (VCC)
// \mylcd|delay[0]~19  = CARRY(\mylcd|delay [0])

	.dataa(gnd),
	.datab(\mylcd|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|delay[0]~18_combout ),
	.cout(\mylcd|delay[0]~19 ));
// synopsys translate_off
defparam \mylcd|delay[0]~18 .lut_mask = 16'h33CC;
defparam \mylcd|delay[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N22
cycloneive_lcell_comb \mylcd|index[1]~8 (
// Equation(s):
// \mylcd|index[1]~8_combout  = (\mylcd|index [1] & (!\mylcd|index[0]~7 )) # (!\mylcd|index [1] & ((\mylcd|index[0]~7 ) # (GND)))
// \mylcd|index[1]~9  = CARRY((!\mylcd|index[0]~7 ) # (!\mylcd|index [1]))

	.dataa(\mylcd|index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|index[0]~7 ),
	.combout(\mylcd|index[1]~8_combout ),
	.cout(\mylcd|index[1]~9 ));
// synopsys translate_off
defparam \mylcd|index[1]~8 .lut_mask = 16'h5A5F;
defparam \mylcd|index[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N24
cycloneive_lcell_comb \mylcd|index[2]~11 (
// Equation(s):
// \mylcd|index[2]~11_combout  = (\mylcd|index [2] & (\mylcd|index[1]~9  $ (GND))) # (!\mylcd|index [2] & (!\mylcd|index[1]~9  & VCC))
// \mylcd|index[2]~12  = CARRY((\mylcd|index [2] & !\mylcd|index[1]~9 ))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|index[1]~9 ),
	.combout(\mylcd|index[2]~11_combout ),
	.cout(\mylcd|index[2]~12 ));
// synopsys translate_off
defparam \mylcd|index[2]~11 .lut_mask = 16'hC30C;
defparam \mylcd|index[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y48_N25
dffeas \mylcd|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|index~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[2] .is_wysiwyg = "true";
defparam \mylcd|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N26
cycloneive_lcell_comb \mylcd|index[3]~13 (
// Equation(s):
// \mylcd|index[3]~13_combout  = (\mylcd|index [3] & (!\mylcd|index[2]~12 )) # (!\mylcd|index [3] & ((\mylcd|index[2]~12 ) # (GND)))
// \mylcd|index[3]~14  = CARRY((!\mylcd|index[2]~12 ) # (!\mylcd|index [3]))

	.dataa(\mylcd|index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|index[2]~12 ),
	.combout(\mylcd|index[3]~13_combout ),
	.cout(\mylcd|index[3]~14 ));
// synopsys translate_off
defparam \mylcd|index[3]~13 .lut_mask = 16'h5A5F;
defparam \mylcd|index[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y48_N27
dffeas \mylcd|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|index~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[3] .is_wysiwyg = "true";
defparam \mylcd|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N28
cycloneive_lcell_comb \mylcd|index[4]~15 (
// Equation(s):
// \mylcd|index[4]~15_combout  = (\mylcd|index [4] & (\mylcd|index[3]~14  $ (GND))) # (!\mylcd|index [4] & (!\mylcd|index[3]~14  & VCC))
// \mylcd|index[4]~16  = CARRY((\mylcd|index [4] & !\mylcd|index[3]~14 ))

	.dataa(gnd),
	.datab(\mylcd|index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|index[3]~14 ),
	.combout(\mylcd|index[4]~15_combout ),
	.cout(\mylcd|index[4]~16 ));
// synopsys translate_off
defparam \mylcd|index[4]~15 .lut_mask = 16'hC30C;
defparam \mylcd|index[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y48_N29
dffeas \mylcd|index[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|index~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[4] .is_wysiwyg = "true";
defparam \mylcd|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N30
cycloneive_lcell_comb \mylcd|index[5]~17 (
// Equation(s):
// \mylcd|index[5]~17_combout  = \mylcd|index [5] $ (\mylcd|index[4]~16 )

	.dataa(\mylcd|index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mylcd|index[4]~16 ),
	.combout(\mylcd|index[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[5]~17 .lut_mask = 16'h5A5A;
defparam \mylcd|index[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y48_N31
dffeas \mylcd|index[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|index~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[5] .is_wysiwyg = "true";
defparam \mylcd|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N16
cycloneive_lcell_comb \mylcd|LessThan3~0 (
// Equation(s):
// \mylcd|LessThan3~0_combout  = (!\mylcd|index [3] & !\mylcd|index [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~0 .lut_mask = 16'h000F;
defparam \mylcd|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N12
cycloneive_lcell_comb \mylcd|LessThan3~1 (
// Equation(s):
// \mylcd|LessThan3~1_combout  = ((\mylcd|LessThan3~0_combout  & ((!\mylcd|index [1]) # (!\mylcd|index [2])))) # (!\mylcd|index [5])

	.dataa(\mylcd|index [5]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\mylcd|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~1 .lut_mask = 16'h7F55;
defparam \mylcd|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N0
cycloneive_lcell_comb \mylcd|delay[17]~22 (
// Equation(s):
// \mylcd|delay[17]~22_combout  = (\mylcd|state1 [1] & (\mylcd|LessThan3~1_combout  & !\mylcd|state1 [0]))

	.dataa(\mylcd|state1 [1]),
	.datab(gnd),
	.datac(\mylcd|LessThan3~1_combout ),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|delay[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~22 .lut_mask = 16'h00A0;
defparam \mylcd|delay[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y51_N15
dffeas \mylcd|delay[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[0] .is_wysiwyg = "true";
defparam \mylcd|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N16
cycloneive_lcell_comb \mylcd|delay[1]~20 (
// Equation(s):
// \mylcd|delay[1]~20_combout  = (\mylcd|delay [1] & (!\mylcd|delay[0]~19 )) # (!\mylcd|delay [1] & ((\mylcd|delay[0]~19 ) # (GND)))
// \mylcd|delay[1]~21  = CARRY((!\mylcd|delay[0]~19 ) # (!\mylcd|delay [1]))

	.dataa(gnd),
	.datab(\mylcd|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[0]~19 ),
	.combout(\mylcd|delay[1]~20_combout ),
	.cout(\mylcd|delay[1]~21 ));
// synopsys translate_off
defparam \mylcd|delay[1]~20 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N17
dffeas \mylcd|delay[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[1] .is_wysiwyg = "true";
defparam \mylcd|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N18
cycloneive_lcell_comb \mylcd|delay[2]~23 (
// Equation(s):
// \mylcd|delay[2]~23_combout  = (\mylcd|delay [2] & (\mylcd|delay[1]~21  $ (GND))) # (!\mylcd|delay [2] & (!\mylcd|delay[1]~21  & VCC))
// \mylcd|delay[2]~24  = CARRY((\mylcd|delay [2] & !\mylcd|delay[1]~21 ))

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[1]~21 ),
	.combout(\mylcd|delay[2]~23_combout ),
	.cout(\mylcd|delay[2]~24 ));
// synopsys translate_off
defparam \mylcd|delay[2]~23 .lut_mask = 16'hC30C;
defparam \mylcd|delay[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N19
dffeas \mylcd|delay[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[2] .is_wysiwyg = "true";
defparam \mylcd|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N20
cycloneive_lcell_comb \mylcd|delay[3]~25 (
// Equation(s):
// \mylcd|delay[3]~25_combout  = (\mylcd|delay [3] & (!\mylcd|delay[2]~24 )) # (!\mylcd|delay [3] & ((\mylcd|delay[2]~24 ) # (GND)))
// \mylcd|delay[3]~26  = CARRY((!\mylcd|delay[2]~24 ) # (!\mylcd|delay [3]))

	.dataa(gnd),
	.datab(\mylcd|delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[2]~24 ),
	.combout(\mylcd|delay[3]~25_combout ),
	.cout(\mylcd|delay[3]~26 ));
// synopsys translate_off
defparam \mylcd|delay[3]~25 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N21
dffeas \mylcd|delay[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[3] .is_wysiwyg = "true";
defparam \mylcd|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N22
cycloneive_lcell_comb \mylcd|delay[4]~27 (
// Equation(s):
// \mylcd|delay[4]~27_combout  = (\mylcd|delay [4] & (\mylcd|delay[3]~26  $ (GND))) # (!\mylcd|delay [4] & (!\mylcd|delay[3]~26  & VCC))
// \mylcd|delay[4]~28  = CARRY((\mylcd|delay [4] & !\mylcd|delay[3]~26 ))

	.dataa(\mylcd|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[3]~26 ),
	.combout(\mylcd|delay[4]~27_combout ),
	.cout(\mylcd|delay[4]~28 ));
// synopsys translate_off
defparam \mylcd|delay[4]~27 .lut_mask = 16'hA50A;
defparam \mylcd|delay[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N23
dffeas \mylcd|delay[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[4] .is_wysiwyg = "true";
defparam \mylcd|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N24
cycloneive_lcell_comb \mylcd|delay[5]~29 (
// Equation(s):
// \mylcd|delay[5]~29_combout  = (\mylcd|delay [5] & (!\mylcd|delay[4]~28 )) # (!\mylcd|delay [5] & ((\mylcd|delay[4]~28 ) # (GND)))
// \mylcd|delay[5]~30  = CARRY((!\mylcd|delay[4]~28 ) # (!\mylcd|delay [5]))

	.dataa(gnd),
	.datab(\mylcd|delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[4]~28 ),
	.combout(\mylcd|delay[5]~29_combout ),
	.cout(\mylcd|delay[5]~30 ));
// synopsys translate_off
defparam \mylcd|delay[5]~29 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N25
dffeas \mylcd|delay[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[5] .is_wysiwyg = "true";
defparam \mylcd|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N26
cycloneive_lcell_comb \mylcd|delay[6]~31 (
// Equation(s):
// \mylcd|delay[6]~31_combout  = (\mylcd|delay [6] & (\mylcd|delay[5]~30  $ (GND))) # (!\mylcd|delay [6] & (!\mylcd|delay[5]~30  & VCC))
// \mylcd|delay[6]~32  = CARRY((\mylcd|delay [6] & !\mylcd|delay[5]~30 ))

	.dataa(\mylcd|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[5]~30 ),
	.combout(\mylcd|delay[6]~31_combout ),
	.cout(\mylcd|delay[6]~32 ));
// synopsys translate_off
defparam \mylcd|delay[6]~31 .lut_mask = 16'hA50A;
defparam \mylcd|delay[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N27
dffeas \mylcd|delay[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[6] .is_wysiwyg = "true";
defparam \mylcd|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N28
cycloneive_lcell_comb \mylcd|delay[7]~33 (
// Equation(s):
// \mylcd|delay[7]~33_combout  = (\mylcd|delay [7] & (!\mylcd|delay[6]~32 )) # (!\mylcd|delay [7] & ((\mylcd|delay[6]~32 ) # (GND)))
// \mylcd|delay[7]~34  = CARRY((!\mylcd|delay[6]~32 ) # (!\mylcd|delay [7]))

	.dataa(gnd),
	.datab(\mylcd|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[6]~32 ),
	.combout(\mylcd|delay[7]~33_combout ),
	.cout(\mylcd|delay[7]~34 ));
// synopsys translate_off
defparam \mylcd|delay[7]~33 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N29
dffeas \mylcd|delay[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[7] .is_wysiwyg = "true";
defparam \mylcd|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N30
cycloneive_lcell_comb \mylcd|delay[8]~35 (
// Equation(s):
// \mylcd|delay[8]~35_combout  = (\mylcd|delay [8] & (\mylcd|delay[7]~34  $ (GND))) # (!\mylcd|delay [8] & (!\mylcd|delay[7]~34  & VCC))
// \mylcd|delay[8]~36  = CARRY((\mylcd|delay [8] & !\mylcd|delay[7]~34 ))

	.dataa(\mylcd|delay [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[7]~34 ),
	.combout(\mylcd|delay[8]~35_combout ),
	.cout(\mylcd|delay[8]~36 ));
// synopsys translate_off
defparam \mylcd|delay[8]~35 .lut_mask = 16'hA50A;
defparam \mylcd|delay[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y51_N31
dffeas \mylcd|delay[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[8] .is_wysiwyg = "true";
defparam \mylcd|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N0
cycloneive_lcell_comb \mylcd|delay[9]~37 (
// Equation(s):
// \mylcd|delay[9]~37_combout  = (\mylcd|delay [9] & (!\mylcd|delay[8]~36 )) # (!\mylcd|delay [9] & ((\mylcd|delay[8]~36 ) # (GND)))
// \mylcd|delay[9]~38  = CARRY((!\mylcd|delay[8]~36 ) # (!\mylcd|delay [9]))

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[8]~36 ),
	.combout(\mylcd|delay[9]~37_combout ),
	.cout(\mylcd|delay[9]~38 ));
// synopsys translate_off
defparam \mylcd|delay[9]~37 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N1
dffeas \mylcd|delay[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[9] .is_wysiwyg = "true";
defparam \mylcd|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N2
cycloneive_lcell_comb \mylcd|delay[10]~39 (
// Equation(s):
// \mylcd|delay[10]~39_combout  = (\mylcd|delay [10] & (\mylcd|delay[9]~38  $ (GND))) # (!\mylcd|delay [10] & (!\mylcd|delay[9]~38  & VCC))
// \mylcd|delay[10]~40  = CARRY((\mylcd|delay [10] & !\mylcd|delay[9]~38 ))

	.dataa(gnd),
	.datab(\mylcd|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[9]~38 ),
	.combout(\mylcd|delay[10]~39_combout ),
	.cout(\mylcd|delay[10]~40 ));
// synopsys translate_off
defparam \mylcd|delay[10]~39 .lut_mask = 16'hC30C;
defparam \mylcd|delay[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N3
dffeas \mylcd|delay[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[10] .is_wysiwyg = "true";
defparam \mylcd|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N4
cycloneive_lcell_comb \mylcd|delay[11]~41 (
// Equation(s):
// \mylcd|delay[11]~41_combout  = (\mylcd|delay [11] & (!\mylcd|delay[10]~40 )) # (!\mylcd|delay [11] & ((\mylcd|delay[10]~40 ) # (GND)))
// \mylcd|delay[11]~42  = CARRY((!\mylcd|delay[10]~40 ) # (!\mylcd|delay [11]))

	.dataa(gnd),
	.datab(\mylcd|delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[10]~40 ),
	.combout(\mylcd|delay[11]~41_combout ),
	.cout(\mylcd|delay[11]~42 ));
// synopsys translate_off
defparam \mylcd|delay[11]~41 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N5
dffeas \mylcd|delay[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[11] .is_wysiwyg = "true";
defparam \mylcd|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N6
cycloneive_lcell_comb \mylcd|delay[12]~43 (
// Equation(s):
// \mylcd|delay[12]~43_combout  = (\mylcd|delay [12] & (\mylcd|delay[11]~42  $ (GND))) # (!\mylcd|delay [12] & (!\mylcd|delay[11]~42  & VCC))
// \mylcd|delay[12]~44  = CARRY((\mylcd|delay [12] & !\mylcd|delay[11]~42 ))

	.dataa(\mylcd|delay [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[11]~42 ),
	.combout(\mylcd|delay[12]~43_combout ),
	.cout(\mylcd|delay[12]~44 ));
// synopsys translate_off
defparam \mylcd|delay[12]~43 .lut_mask = 16'hA50A;
defparam \mylcd|delay[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N7
dffeas \mylcd|delay[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[12] .is_wysiwyg = "true";
defparam \mylcd|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N30
cycloneive_lcell_comb \mylcd|LessThan4~3 (
// Equation(s):
// \mylcd|LessThan4~3_combout  = (((!\mylcd|delay [10]) # (!\mylcd|delay [11])) # (!\mylcd|delay [9])) # (!\mylcd|delay [12])

	.dataa(\mylcd|delay [12]),
	.datab(\mylcd|delay [9]),
	.datac(\mylcd|delay [11]),
	.datad(\mylcd|delay [10]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~3 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N8
cycloneive_lcell_comb \mylcd|delay[13]~45 (
// Equation(s):
// \mylcd|delay[13]~45_combout  = (\mylcd|delay [13] & (!\mylcd|delay[12]~44 )) # (!\mylcd|delay [13] & ((\mylcd|delay[12]~44 ) # (GND)))
// \mylcd|delay[13]~46  = CARRY((!\mylcd|delay[12]~44 ) # (!\mylcd|delay [13]))

	.dataa(gnd),
	.datab(\mylcd|delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[12]~44 ),
	.combout(\mylcd|delay[13]~45_combout ),
	.cout(\mylcd|delay[13]~46 ));
// synopsys translate_off
defparam \mylcd|delay[13]~45 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N9
dffeas \mylcd|delay[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[13] .is_wysiwyg = "true";
defparam \mylcd|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N10
cycloneive_lcell_comb \mylcd|delay[14]~47 (
// Equation(s):
// \mylcd|delay[14]~47_combout  = (\mylcd|delay [14] & (\mylcd|delay[13]~46  $ (GND))) # (!\mylcd|delay [14] & (!\mylcd|delay[13]~46  & VCC))
// \mylcd|delay[14]~48  = CARRY((\mylcd|delay [14] & !\mylcd|delay[13]~46 ))

	.dataa(\mylcd|delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[13]~46 ),
	.combout(\mylcd|delay[14]~47_combout ),
	.cout(\mylcd|delay[14]~48 ));
// synopsys translate_off
defparam \mylcd|delay[14]~47 .lut_mask = 16'hA50A;
defparam \mylcd|delay[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N11
dffeas \mylcd|delay[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[14] .is_wysiwyg = "true";
defparam \mylcd|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N12
cycloneive_lcell_comb \mylcd|delay[15]~49 (
// Equation(s):
// \mylcd|delay[15]~49_combout  = (\mylcd|delay [15] & (!\mylcd|delay[14]~48 )) # (!\mylcd|delay [15] & ((\mylcd|delay[14]~48 ) # (GND)))
// \mylcd|delay[15]~50  = CARRY((!\mylcd|delay[14]~48 ) # (!\mylcd|delay [15]))

	.dataa(\mylcd|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[14]~48 ),
	.combout(\mylcd|delay[15]~49_combout ),
	.cout(\mylcd|delay[15]~50 ));
// synopsys translate_off
defparam \mylcd|delay[15]~49 .lut_mask = 16'h5A5F;
defparam \mylcd|delay[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N13
dffeas \mylcd|delay[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[15] .is_wysiwyg = "true";
defparam \mylcd|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N14
cycloneive_lcell_comb \mylcd|delay[16]~51 (
// Equation(s):
// \mylcd|delay[16]~51_combout  = (\mylcd|delay [16] & (\mylcd|delay[15]~50  $ (GND))) # (!\mylcd|delay [16] & (!\mylcd|delay[15]~50  & VCC))
// \mylcd|delay[16]~52  = CARRY((\mylcd|delay [16] & !\mylcd|delay[15]~50 ))

	.dataa(gnd),
	.datab(\mylcd|delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[15]~50 ),
	.combout(\mylcd|delay[16]~51_combout ),
	.cout(\mylcd|delay[16]~52 ));
// synopsys translate_off
defparam \mylcd|delay[16]~51 .lut_mask = 16'hC30C;
defparam \mylcd|delay[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N15
dffeas \mylcd|delay[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[16] .is_wysiwyg = "true";
defparam \mylcd|delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N28
cycloneive_lcell_comb \mylcd|LessThan4~4 (
// Equation(s):
// \mylcd|LessThan4~4_combout  = (((!\mylcd|delay [15]) # (!\mylcd|delay [13])) # (!\mylcd|delay [16])) # (!\mylcd|delay [14])

	.dataa(\mylcd|delay [14]),
	.datab(\mylcd|delay [16]),
	.datac(\mylcd|delay [13]),
	.datad(\mylcd|delay [15]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~4 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N4
cycloneive_lcell_comb \mylcd|LessThan4~0 (
// Equation(s):
// \mylcd|LessThan4~0_combout  = (((!\mylcd|delay [3]) # (!\mylcd|delay [4])) # (!\mylcd|delay [1])) # (!\mylcd|delay [2])

	.dataa(\mylcd|delay [2]),
	.datab(\mylcd|delay [1]),
	.datac(\mylcd|delay [4]),
	.datad(\mylcd|delay [3]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~0 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N10
cycloneive_lcell_comb \mylcd|LessThan4~1 (
// Equation(s):
// \mylcd|LessThan4~1_combout  = (((!\mylcd|delay [5]) # (!\mylcd|delay [6])) # (!\mylcd|delay [7])) # (!\mylcd|delay [8])

	.dataa(\mylcd|delay [8]),
	.datab(\mylcd|delay [7]),
	.datac(\mylcd|delay [6]),
	.datad(\mylcd|delay [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y51_N12
cycloneive_lcell_comb \mylcd|LessThan4~2 (
// Equation(s):
// \mylcd|LessThan4~2_combout  = (\mylcd|LessThan4~0_combout ) # (\mylcd|LessThan4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|LessThan4~0_combout ),
	.datad(\mylcd|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\mylcd|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~2 .lut_mask = 16'hFFF0;
defparam \mylcd|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N16
cycloneive_lcell_comb \mylcd|delay[17]~53 (
// Equation(s):
// \mylcd|delay[17]~53_combout  = \mylcd|delay[16]~52  $ (\mylcd|delay [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|delay [17]),
	.cin(\mylcd|delay[16]~52 ),
	.combout(\mylcd|delay[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~53 .lut_mask = 16'h0FF0;
defparam \mylcd|delay[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y50_N17
dffeas \mylcd|delay[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[17] .is_wysiwyg = "true";
defparam \mylcd|delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N26
cycloneive_lcell_comb \mylcd|LessThan4~5 (
// Equation(s):
// \mylcd|LessThan4~5_combout  = (!\mylcd|LessThan4~3_combout  & (!\mylcd|LessThan4~4_combout  & (!\mylcd|LessThan4~2_combout  & \mylcd|delay [17])))

	.dataa(\mylcd|LessThan4~3_combout ),
	.datab(\mylcd|LessThan4~4_combout ),
	.datac(\mylcd|LessThan4~2_combout ),
	.datad(\mylcd|delay [17]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~5 .lut_mask = 16'h0100;
defparam \mylcd|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N22
cycloneive_lcell_comb \mylcd|Selector38~0 (
// Equation(s):
// \mylcd|Selector38~0_combout  = ((\mylcd|count [4] & !\mylcd|state2 [0])) # (!\mylcd|state2 [1])

	.dataa(gnd),
	.datab(\mylcd|count [4]),
	.datac(\mylcd|state2 [0]),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~0 .lut_mask = 16'h0CFF;
defparam \mylcd|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N20
cycloneive_lcell_comb \mylcd|Add5~10 (
// Equation(s):
// \mylcd|Add5~10_combout  = (!\mylcd|count [4] & (!\mylcd|state2 [0] & \mylcd|state2 [1]))

	.dataa(gnd),
	.datab(\mylcd|count [4]),
	.datac(\mylcd|state2 [0]),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~10 .lut_mask = 16'h0300;
defparam \mylcd|Add5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N0
cycloneive_lcell_comb \mylcd|Add5~0 (
// Equation(s):
// \mylcd|Add5~0_combout  = \mylcd|count [0] $ (VCC)
// \mylcd|Add5~1  = CARRY(\mylcd|count [0])

	.dataa(\mylcd|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add5~0_combout ),
	.cout(\mylcd|Add5~1 ));
// synopsys translate_off
defparam \mylcd|Add5~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N30
cycloneive_lcell_comb \mylcd|Selector40~0 (
// Equation(s):
// \mylcd|Selector40~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [0]) # ((\mylcd|Add5~10_combout  & \mylcd|Add5~0_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~10_combout  & ((\mylcd|Add5~0_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [0]),
	.datad(\mylcd|Add5~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector40~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N10
cycloneive_lcell_comb \mylcd|Selector0~0 (
// Equation(s):
// \mylcd|Selector0~0_combout  = (\mylcd|state1 [1] & (((\mylcd|cstart~q )))) # (!\mylcd|state1 [1] & (((!\mylcd|cdone~q  & \mylcd|cstart~q )) # (!\mylcd|state1 [0])))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|cdone~q ),
	.datac(\mylcd|cstart~q ),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector0~0 .lut_mask = 16'hB0F5;
defparam \mylcd|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y50_N11
dffeas \mylcd|cstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cstart .is_wysiwyg = "true";
defparam \mylcd|cstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N16
cycloneive_lcell_comb \mylcd|prestart~feeder (
// Equation(s):
// \mylcd|prestart~feeder_combout  = \mylcd|cstart~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|prestart~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|prestart~feeder .lut_mask = 16'hFF00;
defparam \mylcd|prestart~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y50_N17
dffeas \mylcd|prestart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|prestart~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|prestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|prestart .is_wysiwyg = "true";
defparam \mylcd|prestart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N26
cycloneive_lcell_comb \mylcd|mstart~1 (
// Equation(s):
// \mylcd|mstart~1_combout  = (!\mylcd|mstart~0_combout  & ((\mylcd|mstart~q ) # ((!\mylcd|prestart~q  & \mylcd|cstart~q ))))

	.dataa(\mylcd|mstart~0_combout ),
	.datab(\mylcd|prestart~q ),
	.datac(\mylcd|mstart~q ),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~1 .lut_mask = 16'h5150;
defparam \mylcd|mstart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y50_N27
dffeas \mylcd|mstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|mstart~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|mstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|mstart .is_wysiwyg = "true";
defparam \mylcd|mstart .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y50_N31
dffeas \mylcd|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[0] .is_wysiwyg = "true";
defparam \mylcd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N2
cycloneive_lcell_comb \mylcd|Add5~2 (
// Equation(s):
// \mylcd|Add5~2_combout  = (\mylcd|count [1] & (!\mylcd|Add5~1 )) # (!\mylcd|count [1] & ((\mylcd|Add5~1 ) # (GND)))
// \mylcd|Add5~3  = CARRY((!\mylcd|Add5~1 ) # (!\mylcd|count [1]))

	.dataa(\mylcd|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~1 ),
	.combout(\mylcd|Add5~2_combout ),
	.cout(\mylcd|Add5~3 ));
// synopsys translate_off
defparam \mylcd|Add5~2 .lut_mask = 16'h5A5F;
defparam \mylcd|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N12
cycloneive_lcell_comb \mylcd|Selector39~0 (
// Equation(s):
// \mylcd|Selector39~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [1]) # ((\mylcd|Add5~2_combout  & \mylcd|Add5~10_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~2_combout  & ((\mylcd|Add5~10_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~2_combout ),
	.datac(\mylcd|count [1]),
	.datad(\mylcd|Add5~10_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector39~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N13
dffeas \mylcd|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[1] .is_wysiwyg = "true";
defparam \mylcd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N4
cycloneive_lcell_comb \mylcd|Add5~4 (
// Equation(s):
// \mylcd|Add5~4_combout  = (\mylcd|count [2] & (\mylcd|Add5~3  $ (GND))) # (!\mylcd|count [2] & (!\mylcd|Add5~3  & VCC))
// \mylcd|Add5~5  = CARRY((\mylcd|count [2] & !\mylcd|Add5~3 ))

	.dataa(\mylcd|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~3 ),
	.combout(\mylcd|Add5~4_combout ),
	.cout(\mylcd|Add5~5 ));
// synopsys translate_off
defparam \mylcd|Add5~4 .lut_mask = 16'hA50A;
defparam \mylcd|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N26
cycloneive_lcell_comb \mylcd|Selector38~1 (
// Equation(s):
// \mylcd|Selector38~1_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [2]) # ((\mylcd|Add5~4_combout  & \mylcd|Add5~10_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~4_combout  & ((\mylcd|Add5~10_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~4_combout ),
	.datac(\mylcd|count [2]),
	.datad(\mylcd|Add5~10_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~1 .lut_mask = 16'hECA0;
defparam \mylcd|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N27
dffeas \mylcd|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[2] .is_wysiwyg = "true";
defparam \mylcd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N6
cycloneive_lcell_comb \mylcd|Add5~6 (
// Equation(s):
// \mylcd|Add5~6_combout  = (\mylcd|count [3] & (!\mylcd|Add5~5 )) # (!\mylcd|count [3] & ((\mylcd|Add5~5 ) # (GND)))
// \mylcd|Add5~7  = CARRY((!\mylcd|Add5~5 ) # (!\mylcd|count [3]))

	.dataa(gnd),
	.datab(\mylcd|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~5 ),
	.combout(\mylcd|Add5~6_combout ),
	.cout(\mylcd|Add5~7 ));
// synopsys translate_off
defparam \mylcd|Add5~6 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N16
cycloneive_lcell_comb \mylcd|Selector37~0 (
// Equation(s):
// \mylcd|Selector37~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [3]) # ((\mylcd|Add5~10_combout  & \mylcd|Add5~6_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~10_combout  & ((\mylcd|Add5~6_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [3]),
	.datad(\mylcd|Add5~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector37~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N17
dffeas \mylcd|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[3] .is_wysiwyg = "true";
defparam \mylcd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N8
cycloneive_lcell_comb \mylcd|Add5~8 (
// Equation(s):
// \mylcd|Add5~8_combout  = \mylcd|Add5~7  $ (!\mylcd|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|count [4]),
	.cin(\mylcd|Add5~7 ),
	.combout(\mylcd|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~8 .lut_mask = 16'hF00F;
defparam \mylcd|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N28
cycloneive_lcell_comb \mylcd|Selector36~0 (
// Equation(s):
// \mylcd|Selector36~0_combout  = (\mylcd|state2 [1] & (!\mylcd|state2 [0] & ((\mylcd|Add5~8_combout ) # (\mylcd|count [4])))) # (!\mylcd|state2 [1] & (((\mylcd|count [4]))))

	.dataa(\mylcd|Add5~8_combout ),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|count [4]),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector36~0 .lut_mask = 16'h32F0;
defparam \mylcd|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N29
dffeas \mylcd|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[4] .is_wysiwyg = "true";
defparam \mylcd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N24
cycloneive_lcell_comb \mylcd|Selector34~0 (
// Equation(s):
// \mylcd|Selector34~0_combout  = (!\mylcd|state2 [0] & ((\mylcd|count [4]) # (!\mylcd|state2 [1])))

	.dataa(gnd),
	.datab(\mylcd|count [4]),
	.datac(\mylcd|state2 [0]),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector34~0 .lut_mask = 16'h0C0F;
defparam \mylcd|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N25
dffeas \mylcd|state2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[0] .is_wysiwyg = "true";
defparam \mylcd|state2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N18
cycloneive_lcell_comb \mylcd|state2[1]~0 (
// Equation(s):
// \mylcd|state2[1]~0_combout  = \mylcd|state2 [1] $ (((\mylcd|state2 [0] & \mylcd|mstart~q )))

	.dataa(gnd),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|state2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2[1]~0 .lut_mask = 16'h3CF0;
defparam \mylcd|state2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N19
dffeas \mylcd|state2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|state2[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[1] .is_wysiwyg = "true";
defparam \mylcd|state2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N14
cycloneive_lcell_comb \mylcd|mstart~0 (
// Equation(s):
// \mylcd|mstart~0_combout  = (\mylcd|state2 [1] & (\mylcd|state2 [0] & \mylcd|mstart~q ))

	.dataa(gnd),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|state2 [0]),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~0 .lut_mask = 16'hC000;
defparam \mylcd|mstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N22
cycloneive_lcell_comb \mylcd|cdone~0 (
// Equation(s):
// \mylcd|cdone~0_combout  = (\mylcd|mstart~0_combout ) # ((\mylcd|cdone~q  & ((\mylcd|prestart~q ) # (!\mylcd|cstart~q ))))

	.dataa(\mylcd|mstart~0_combout ),
	.datab(\mylcd|prestart~q ),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|cdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|cdone~0 .lut_mask = 16'hEAFA;
defparam \mylcd|cdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y50_N23
dffeas \mylcd|cdone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|cdone~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cdone .is_wysiwyg = "true";
defparam \mylcd|cdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N18
cycloneive_lcell_comb \mylcd|Selector32~0 (
// Equation(s):
// \mylcd|Selector32~0_combout  = (\mylcd|state1 [1] & (\mylcd|LessThan4~5_combout  & (!\mylcd|state1 [0]))) # (!\mylcd|state1 [1] & (((!\mylcd|cdone~q ) # (!\mylcd|state1 [0]))))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(\mylcd|state1 [0]),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector32~0 .lut_mask = 16'h0D5D;
defparam \mylcd|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y50_N19
dffeas \mylcd|state1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[0] .is_wysiwyg = "true";
defparam \mylcd|state1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N12
cycloneive_lcell_comb \mylcd|Selector31~0 (
// Equation(s):
// \mylcd|Selector31~0_combout  = (\mylcd|state1 [0] & (!\mylcd|state1 [1] & \mylcd|cdone~q )) # (!\mylcd|state1 [0] & (\mylcd|state1 [1]))

	.dataa(gnd),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector31~0 .lut_mask = 16'h3C30;
defparam \mylcd|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y50_N13
dffeas \mylcd|state1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[1] .is_wysiwyg = "true";
defparam \mylcd|state1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N20
cycloneive_lcell_comb \mylcd|index~10 (
// Equation(s):
// \mylcd|index~10_combout  = (\mylcd|state1 [1] & (\mylcd|LessThan3~1_combout  & \mylcd|state1 [0]))

	.dataa(\mylcd|state1 [1]),
	.datab(gnd),
	.datac(\mylcd|LessThan3~1_combout ),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|index~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index~10 .lut_mask = 16'hA000;
defparam \mylcd|index~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y48_N21
dffeas \mylcd|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|index~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[0] .is_wysiwyg = "true";
defparam \mylcd|index[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y48_N23
dffeas \mylcd|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|index~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[1] .is_wysiwyg = "true";
defparam \mylcd|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N6
cycloneive_lcell_comb \mylcd|Equal2~0 (
// Equation(s):
// \mylcd|Equal2~0_combout  = (!\mylcd|index [2] & (\mylcd|LessThan3~0_combout  & (!\mylcd|index [5] & !\mylcd|index [0])))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|LessThan3~0_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~0 .lut_mask = 16'h0004;
defparam \mylcd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N16
cycloneive_lcell_comb \mylcd|Equal4~0 (
// Equation(s):
// \mylcd|Equal4~0_combout  = (\mylcd|index [1] & \mylcd|Equal2~0_combout )

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(gnd),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal4~0 .lut_mask = 16'hCC00;
defparam \mylcd|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N28
cycloneive_lcell_comb \mylcd|lcd_data[0]~0 (
// Equation(s):
// \mylcd|lcd_data[0]~0_combout  = (!\mylcd|state1 [1] & (\mylcd|LessThan3~1_combout  & !\mylcd|state1 [0]))

	.dataa(\mylcd|state1 [1]),
	.datab(gnd),
	.datac(\mylcd|LessThan3~1_combout ),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[0]~0 .lut_mask = 16'h0050;
defparam \mylcd|lcd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y52_N17
dffeas \mylcd|lcd_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[0] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N10
cycloneive_lcell_comb \mylcd|Equal3~0 (
// Equation(s):
// \mylcd|Equal3~0_combout  = (!\mylcd|index [2] & (\mylcd|LessThan3~0_combout  & (!\mylcd|index [5] & \mylcd|index [0])))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|LessThan3~0_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal3~0 .lut_mask = 16'h0400;
defparam \mylcd|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N0
cycloneive_lcell_comb \mylcd|Equal5~0 (
// Equation(s):
// \mylcd|Equal5~0_combout  = (\mylcd|index [1] & \mylcd|Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Equal3~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal5~0 .lut_mask = 16'hF000;
defparam \mylcd|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y48_N1
dffeas \mylcd|lcd_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Equal5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[1] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y48_N11
dffeas \mylcd|lcd_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[2] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N4
cycloneive_lcell_comb \mylcd|curbuf[3]~0 (
// Equation(s):
// \mylcd|curbuf[3]~0_combout  = (!\mylcd|index [1] & ((\mylcd|Equal3~0_combout ) # (\mylcd|Equal2~0_combout )))

	.dataa(\mylcd|Equal3~0_combout ),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~0 .lut_mask = 16'h0F0A;
defparam \mylcd|curbuf[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y48_N5
dffeas \mylcd|lcd_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[3] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N28
cycloneive_lcell_comb \mylcd|Equal2~1 (
// Equation(s):
// \mylcd|Equal2~1_combout  = (!\mylcd|index [1] & \mylcd|Equal2~0_combout )

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(gnd),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~1 .lut_mask = 16'h3300;
defparam \mylcd|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N18
cycloneive_lcell_comb \mylcd|lcd_data[4]~feeder (
// Equation(s):
// \mylcd|lcd_data[4]~feeder_combout  = \mylcd|Equal2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|lcd_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y52_N19
dffeas \mylcd|lcd_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[4] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y52_N29
dffeas \mylcd|lcd_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[5] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N14
cycloneive_lcell_comb \mylcd|Equal6~0 (
// Equation(s):
// \mylcd|Equal6~0_combout  = (!\mylcd|index [5] & (!\mylcd|index [1] & (!\mylcd|index [3] & \mylcd|index [2])))

	.dataa(\mylcd|index [5]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~0 .lut_mask = 16'h0100;
defparam \mylcd|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N18
cycloneive_lcell_comb \mylcd|Equal7~0 (
// Equation(s):
// \mylcd|Equal7~0_combout  = (\mylcd|index [0] & (\mylcd|Equal6~0_combout  & \mylcd|index [4]))

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Equal6~0_combout ),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal7~0 .lut_mask = 16'hC000;
defparam \mylcd|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y48_N19
dffeas \mylcd|lcd_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Equal7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[6] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N8
cycloneive_lcell_comb \mylcd|curbuf[7]~1 (
// Equation(s):
// \mylcd|curbuf[7]~1_combout  = (\mylcd|Equal6~0_combout  & (\mylcd|index [0] $ (!\mylcd|index [4])))

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Equal6~0_combout ),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|curbuf[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[7]~1 .lut_mask = 16'hC030;
defparam \mylcd|curbuf[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y48_N9
dffeas \mylcd|lcd_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[7] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N10
cycloneive_lcell_comb \mylcd|lcd_en~0 (
// Equation(s):
// \mylcd|lcd_en~0_combout  = (\mylcd|state2 [0] & ((\mylcd|mstart~q  & (!\mylcd|state2 [1])) # (!\mylcd|mstart~q  & ((\mylcd|lcd_en~q ))))) # (!\mylcd|state2 [0] & (((\mylcd|lcd_en~q ))))

	.dataa(\mylcd|state2 [1]),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|lcd_en~q ),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|lcd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_en~0 .lut_mask = 16'h74F0;
defparam \mylcd|lcd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N11
dffeas \mylcd|lcd_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_en .is_wysiwyg = "true";
defparam \mylcd|lcd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y48_N2
cycloneive_lcell_comb \mylcd|curbuf[8]~2 (
// Equation(s):
// \mylcd|curbuf[8]~2_combout  = (!\mylcd|Equal3~0_combout  & (!\mylcd|curbuf[7]~1_combout  & !\mylcd|Equal2~0_combout ))

	.dataa(\mylcd|Equal3~0_combout ),
	.datab(gnd),
	.datac(\mylcd|curbuf[7]~1_combout ),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[8]~2 .lut_mask = 16'h0005;
defparam \mylcd|curbuf[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y48_N3
dffeas \mylcd|lcd_rs (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_rs .is_wysiwyg = "true";
defparam \mylcd|lcd_rs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [0]),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hFF0F;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N7
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [7] & (\r0|Cont [4] & (\r0|Cont [5] & \r0|Cont [6])))

	.dataa(\r0|Cont [7]),
	.datab(\r0|Cont [4]),
	.datac(\r0|Cont [5]),
	.datad(\r0|Cont [6]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [1] & \r0|Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [1]),
	.datad(\r0|Cont [0]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'hF000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Equal0~2_combout  & (\r0|Cont [3] & (\r0|Equal0~1_combout  & \r0|Cont [2])))

	.dataa(\r0|Equal0~2_combout ),
	.datab(\r0|Cont [3]),
	.datac(\r0|Equal0~1_combout ),
	.datad(\r0|Cont [2]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Cont [15] & (\r0|Cont [12] & (\r0|Cont [14] & \r0|Cont [13])))

	.dataa(\r0|Cont [15]),
	.datab(\r0|Cont [12]),
	.datac(\r0|Cont [14]),
	.datad(\r0|Cont [13]),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [8] & (\r0|Cont [11] & (\r0|Cont [9] & \r0|Cont [10])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [19] & (\r0|Cont [17] & \r0|Cont [18])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [19]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [18]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~3_combout  & (\r0|Equal0~5_combout  & (\r0|Equal0~4_combout  & \r0|Equal0~0_combout )))

	.dataa(\r0|Equal0~3_combout ),
	.datab(\r0|Equal0~5_combout ),
	.datac(\r0|Equal0~4_combout ),
	.datad(\r0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \r0|oRESET~feeder (
// Equation(s):
// \r0|oRESET~feeder_combout  = \r0|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|oRESET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r0|oRESET~feeder .lut_mask = 16'hFF00;
defparam \r0|oRESET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N1
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|oRESET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \p1|altpll_component|pll (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|pll~FBOUT ),
	.clk(\p1|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|pll .auto_settings = "false";
defparam \p1|altpll_component|pll .bandwidth_type = "medium";
defparam \p1|altpll_component|pll .c0_high = 12;
defparam \p1|altpll_component|pll .c0_initial = 1;
defparam \p1|altpll_component|pll .c0_low = 12;
defparam \p1|altpll_component|pll .c0_mode = "even";
defparam \p1|altpll_component|pll .c0_ph = 0;
defparam \p1|altpll_component|pll .c1_high = 0;
defparam \p1|altpll_component|pll .c1_initial = 0;
defparam \p1|altpll_component|pll .c1_low = 0;
defparam \p1|altpll_component|pll .c1_mode = "bypass";
defparam \p1|altpll_component|pll .c1_ph = 0;
defparam \p1|altpll_component|pll .c1_use_casc_in = "off";
defparam \p1|altpll_component|pll .c2_high = 0;
defparam \p1|altpll_component|pll .c2_initial = 0;
defparam \p1|altpll_component|pll .c2_low = 0;
defparam \p1|altpll_component|pll .c2_mode = "bypass";
defparam \p1|altpll_component|pll .c2_ph = 0;
defparam \p1|altpll_component|pll .c2_use_casc_in = "off";
defparam \p1|altpll_component|pll .c3_high = 0;
defparam \p1|altpll_component|pll .c3_initial = 0;
defparam \p1|altpll_component|pll .c3_low = 0;
defparam \p1|altpll_component|pll .c3_mode = "bypass";
defparam \p1|altpll_component|pll .c3_ph = 0;
defparam \p1|altpll_component|pll .c3_use_casc_in = "off";
defparam \p1|altpll_component|pll .c4_high = 0;
defparam \p1|altpll_component|pll .c4_initial = 0;
defparam \p1|altpll_component|pll .c4_low = 0;
defparam \p1|altpll_component|pll .c4_mode = "bypass";
defparam \p1|altpll_component|pll .c4_ph = 0;
defparam \p1|altpll_component|pll .c4_use_casc_in = "off";
defparam \p1|altpll_component|pll .charge_pump_current_bits = 1;
defparam \p1|altpll_component|pll .clk0_counter = "unused";
defparam \p1|altpll_component|pll .clk0_divide_by = 0;
defparam \p1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk0_multiply_by = 0;
defparam \p1|altpll_component|pll .clk0_phase_shift = "0";
defparam \p1|altpll_component|pll .clk1_counter = "unused";
defparam \p1|altpll_component|pll .clk1_divide_by = 0;
defparam \p1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk1_multiply_by = 0;
defparam \p1|altpll_component|pll .clk1_phase_shift = "0";
defparam \p1|altpll_component|pll .clk2_counter = "c0";
defparam \p1|altpll_component|pll .clk2_divide_by = 2;
defparam \p1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk2_multiply_by = 1;
defparam \p1|altpll_component|pll .clk2_phase_shift = "0";
defparam \p1|altpll_component|pll .clk3_counter = "unused";
defparam \p1|altpll_component|pll .clk3_divide_by = 0;
defparam \p1|altpll_component|pll .clk3_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk3_multiply_by = 0;
defparam \p1|altpll_component|pll .clk3_phase_shift = "0";
defparam \p1|altpll_component|pll .clk4_counter = "unused";
defparam \p1|altpll_component|pll .clk4_divide_by = 0;
defparam \p1|altpll_component|pll .clk4_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk4_multiply_by = 0;
defparam \p1|altpll_component|pll .clk4_phase_shift = "0";
defparam \p1|altpll_component|pll .compensate_clock = "clock2";
defparam \p1|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|pll .inclk1_input_frequency = 0;
defparam \p1|altpll_component|pll .loop_filter_c_bits = 0;
defparam \p1|altpll_component|pll .loop_filter_r_bits = 27;
defparam \p1|altpll_component|pll .m = 12;
defparam \p1|altpll_component|pll .m_initial = 1;
defparam \p1|altpll_component|pll .m_ph = 0;
defparam \p1|altpll_component|pll .n = 1;
defparam \p1|altpll_component|pll .operation_mode = "normal";
defparam \p1|altpll_component|pll .pfd_max = 200000;
defparam \p1|altpll_component|pll .pfd_min = 3076;
defparam \p1|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|pll .simulation_type = "timing";
defparam \p1|altpll_component|pll .switch_over_type = "manual";
defparam \p1|altpll_component|pll .vco_center = 1538;
defparam \p1|altpll_component|pll .vco_divide_by = 0;
defparam \p1|altpll_component|pll .vco_frequency_control = "auto";
defparam \p1|altpll_component|pll .vco_max = 3333;
defparam \p1|altpll_component|pll .vco_min = 1538;
defparam \p1|altpll_component|pll .vco_multiply_by = 0;
defparam \p1|altpll_component|pll .vco_phase_shift_step = 208;
defparam \p1|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \p1|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(\vga_ins|LTM_ins|h_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N11
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N13
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N15
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N17
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N19
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [0] & (\vga_ins|LTM_ins|h_cnt [2] & \vga_ins|LTM_ins|h_cnt [1]))

	.dataa(\vga_ins|LTM_ins|h_cnt [0]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|h_cnt [2]),
	.datad(\vga_ins|LTM_ins|h_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'hA000;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|h_cnt [10] $ (!\vga_ins|LTM_ins|Add1~19 )

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hA5A5;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N31
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [10] & (!\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|h_cnt [5] & !\vga_ins|LTM_ins|h_cnt [6])))

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Add1~10_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N9
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N23
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N25
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Add1~16_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h2AAA;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N1
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (\vga_ins|LTM_ins|h_cnt [9] & (\vga_ins|LTM_ins|h_cnt [8] & \vga_ins|LTM_ins|h_cnt [4])))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(\vga_ins|LTM_ins|h_cnt [8]),
	.datad(\vga_ins|LTM_ins|h_cnt [4]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Add1~18_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N3
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|h_cnt [8] & ((!\vga_ins|LTM_ins|h_cnt [6]) # (!\vga_ins|LTM_ins|h_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0111;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = ((\vga_ins|LTM_ins|h_cnt [10]) # (\vga_ins|LTM_ins|h_cnt [7])) # (!\vga_ins|LTM_ins|LessThan0~0_combout )

	.dataa(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|h_cnt [10]),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFFF5;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N13
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \vga_ins|oHS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|Add0~0_combout ),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h0CCC;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~1_combout  & (\vga_ins|LTM_ins|Equal0~0_combout  & \vga_ins|LTM_ins|Equal0~2_combout ))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'h8800;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N21
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N13
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N15
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N17
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|Add0~17  $ (\vga_ins|LTM_ins|v_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|v_cnt [9]),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|Add0~18_combout ),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h0CCC;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N25
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (!\vga_ins|LTM_ins|v_cnt [0] & (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|v_cnt [3] & \vga_ins|LTM_ins|v_cnt [9])))

	.dataa(\vga_ins|LTM_ins|v_cnt [0]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [3]),
	.datad(\vga_ins|LTM_ins|v_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h4000;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N3
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~4_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N29
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Add0~6_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h0AAA;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N31
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N9
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N11
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|v_cnt [7] & !\vga_ins|LTM_ins|v_cnt [8]))

	.dataa(\vga_ins|LTM_ins|v_cnt [6]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|v_cnt [7]),
	.datad(\vga_ins|LTM_ins|v_cnt [8]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0005;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (!\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|LessThan5~0_combout  & !\vga_ins|LTM_ins|v_cnt [1])))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0010;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = ((\vga_ins|LTM_ins|v_cnt [2]) # ((\vga_ins|LTM_ins|v_cnt [9]) # (\vga_ins|LTM_ins|v_cnt [3]))) # (!\vga_ins|LTM_ins|Equal1~0_combout )

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFFFD;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N11
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N31
dffeas \vga_ins|oVS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|LTM_ins|VS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [4]) # ((\vga_ins|LTM_ins|h_cnt [5]) # (\vga_ins|LTM_ins|h_cnt [6]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFFFC;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (((!\vga_ins|LTM_ins|cDEN~1_combout  & !\vga_ins|LTM_ins|h_cnt [7])) # (!\vga_ins|LTM_ins|h_cnt [8]))) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|h_cnt [8]) # 
// ((\vga_ins|LTM_ins|cDEN~1_combout  & \vga_ins|LTM_ins|h_cnt [7]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|cDEN~1_combout ),
	.datac(\vga_ins|LTM_ins|h_cnt [8]),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h5E7A;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|v_cnt [2])))

	.dataa(\vga_ins|LTM_ins|v_cnt [1]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [4]),
	.datad(\vga_ins|LTM_ins|v_cnt [2]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [9] & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h2022;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((\vga_ins|LTM_ins|Equal1~0_combout  & (!\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|v_cnt [3]))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h0F2F;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (\vga_ins|LTM_ins|cDEN~2_combout  & (!\vga_ins|LTM_ins|LessThan5~2_combout  & (!\vga_ins|LTM_ins|h_cnt [10] & \vga_ins|LTM_ins|cDEN~0_combout )))

	.dataa(\vga_ins|LTM_ins|cDEN~2_combout ),
	.datab(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datac(\vga_ins|LTM_ins|h_cnt [10]),
	.datad(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h0200;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N9
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N1
dffeas \vga_ins|oBLANK_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|LTM_ins|blank_n~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \vga_ins|ADDR[0]~19 (
// Equation(s):
// \vga_ins|ADDR[0]~19_combout  = (\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] $ (VCC))) # (!\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] & VCC))
// \vga_ins|ADDR[0]~20  = CARRY((\vga_ins|LTM_ins|blank_n~q  & \vga_ins|ADDR [0]))

	.dataa(\vga_ins|LTM_ins|blank_n~q ),
	.datab(\vga_ins|ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~19_combout ),
	.cout(\vga_ins|ADDR[0]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~19 .lut_mask = 16'h6688;
defparam \vga_ins|ADDR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \vga_ins|always0~0 (
// Equation(s):
// \vga_ins|always0~0_combout  = (!\vga_ins|LTM_ins|VS~q  & !\vga_ins|LTM_ins|HS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|VS~q ),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~0 .lut_mask = 16'h000F;
defparam \vga_ins|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \vga_ins|ADDR[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~19_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \vga_ins|ADDR[1]~21 (
// Equation(s):
// \vga_ins|ADDR[1]~21_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~20 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~20 ) # (GND)))
// \vga_ins|ADDR[1]~22  = CARRY((!\vga_ins|ADDR[0]~20 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~20 ),
	.combout(\vga_ins|ADDR[1]~21_combout ),
	.cout(\vga_ins|ADDR[1]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \vga_ins|ADDR[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~21_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \vga_ins|ADDR[2]~23 (
// Equation(s):
// \vga_ins|ADDR[2]~23_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~22  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~22  & VCC))
// \vga_ins|ADDR[2]~24  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~22 ))

	.dataa(\vga_ins|ADDR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~22 ),
	.combout(\vga_ins|ADDR[2]~23_combout ),
	.cout(\vga_ins|ADDR[2]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~23 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \vga_ins|ADDR[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~23_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \vga_ins|ADDR[3]~25 (
// Equation(s):
// \vga_ins|ADDR[3]~25_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~24 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~24 ) # (GND)))
// \vga_ins|ADDR[3]~26  = CARRY((!\vga_ins|ADDR[2]~24 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~24 ),
	.combout(\vga_ins|ADDR[3]~25_combout ),
	.cout(\vga_ins|ADDR[3]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~25 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \vga_ins|ADDR[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~25_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \vga_ins|ADDR[4]~27 (
// Equation(s):
// \vga_ins|ADDR[4]~27_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~26  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~26  & VCC))
// \vga_ins|ADDR[4]~28  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~26 ))

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~26 ),
	.combout(\vga_ins|ADDR[4]~27_combout ),
	.cout(\vga_ins|ADDR[4]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~27 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \vga_ins|ADDR[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~27_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \vga_ins|ADDR[5]~29 (
// Equation(s):
// \vga_ins|ADDR[5]~29_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~28 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~28 ) # (GND)))
// \vga_ins|ADDR[5]~30  = CARRY((!\vga_ins|ADDR[4]~28 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~28 ),
	.combout(\vga_ins|ADDR[5]~29_combout ),
	.cout(\vga_ins|ADDR[5]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \vga_ins|ADDR[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~29_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \vga_ins|ADDR[6]~31 (
// Equation(s):
// \vga_ins|ADDR[6]~31_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~30  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~30  & VCC))
// \vga_ins|ADDR[6]~32  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~30 ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~30 ),
	.combout(\vga_ins|ADDR[6]~31_combout ),
	.cout(\vga_ins|ADDR[6]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~31 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \vga_ins|ADDR[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~31_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \vga_ins|ADDR[7]~33 (
// Equation(s):
// \vga_ins|ADDR[7]~33_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~32 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~32 ) # (GND)))
// \vga_ins|ADDR[7]~34  = CARRY((!\vga_ins|ADDR[6]~32 ) # (!\vga_ins|ADDR [7]))

	.dataa(\vga_ins|ADDR [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~32 ),
	.combout(\vga_ins|ADDR[7]~33_combout ),
	.cout(\vga_ins|ADDR[7]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~33 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \vga_ins|ADDR[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~33_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \vga_ins|ADDR[8]~35 (
// Equation(s):
// \vga_ins|ADDR[8]~35_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~34  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~34  & VCC))
// \vga_ins|ADDR[8]~36  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~34 ))

	.dataa(\vga_ins|ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~34 ),
	.combout(\vga_ins|ADDR[8]~35_combout ),
	.cout(\vga_ins|ADDR[8]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \vga_ins|ADDR[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~35_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \vga_ins|ADDR[9]~37 (
// Equation(s):
// \vga_ins|ADDR[9]~37_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~36 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~36 ) # (GND)))
// \vga_ins|ADDR[9]~38  = CARRY((!\vga_ins|ADDR[8]~36 ) # (!\vga_ins|ADDR [9]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~36 ),
	.combout(\vga_ins|ADDR[9]~37_combout ),
	.cout(\vga_ins|ADDR[9]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~37 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \vga_ins|ADDR[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~37_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \vga_ins|ADDR[10]~39 (
// Equation(s):
// \vga_ins|ADDR[10]~39_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~38  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~38  & VCC))
// \vga_ins|ADDR[10]~40  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~38 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~38 ),
	.combout(\vga_ins|ADDR[10]~39_combout ),
	.cout(\vga_ins|ADDR[10]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~39 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \vga_ins|ADDR[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~39_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \vga_ins|ADDR[11]~41 (
// Equation(s):
// \vga_ins|ADDR[11]~41_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~40 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~40 ) # (GND)))
// \vga_ins|ADDR[11]~42  = CARRY((!\vga_ins|ADDR[10]~40 ) # (!\vga_ins|ADDR [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~40 ),
	.combout(\vga_ins|ADDR[11]~41_combout ),
	.cout(\vga_ins|ADDR[11]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \vga_ins|ADDR[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~41_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \vga_ins|ADDR[12]~43 (
// Equation(s):
// \vga_ins|ADDR[12]~43_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~42  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~42  & VCC))
// \vga_ins|ADDR[12]~44  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~42 ))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~42 ),
	.combout(\vga_ins|ADDR[12]~43_combout ),
	.cout(\vga_ins|ADDR[12]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~43 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N7
dffeas \vga_ins|ADDR[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~43_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \vga_ins|ADDR[13]~45 (
// Equation(s):
// \vga_ins|ADDR[13]~45_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~44 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~44 ) # (GND)))
// \vga_ins|ADDR[13]~46  = CARRY((!\vga_ins|ADDR[12]~44 ) # (!\vga_ins|ADDR [13]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~44 ),
	.combout(\vga_ins|ADDR[13]~45_combout ),
	.cout(\vga_ins|ADDR[13]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~45 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \vga_ins|ADDR[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~45_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \vga_ins|ADDR[14]~47 (
// Equation(s):
// \vga_ins|ADDR[14]~47_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~46  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~46  & VCC))
// \vga_ins|ADDR[14]~48  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~46 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~46 ),
	.combout(\vga_ins|ADDR[14]~47_combout ),
	.cout(\vga_ins|ADDR[14]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~47 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \vga_ins|ADDR[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~47_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \vga_ins|ADDR[15]~49 (
// Equation(s):
// \vga_ins|ADDR[15]~49_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~48 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~48 ) # (GND)))
// \vga_ins|ADDR[15]~50  = CARRY((!\vga_ins|ADDR[14]~48 ) # (!\vga_ins|ADDR [15]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~48 ),
	.combout(\vga_ins|ADDR[15]~49_combout ),
	.cout(\vga_ins|ADDR[15]~50 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~49 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \vga_ins|ADDR[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~49_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \vga_ins|ADDR[16]~51 (
// Equation(s):
// \vga_ins|ADDR[16]~51_combout  = (\vga_ins|ADDR [16] & (\vga_ins|ADDR[15]~50  $ (GND))) # (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR[15]~50  & VCC))
// \vga_ins|ADDR[16]~52  = CARRY((\vga_ins|ADDR [16] & !\vga_ins|ADDR[15]~50 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[15]~50 ),
	.combout(\vga_ins|ADDR[16]~51_combout ),
	.cout(\vga_ins|ADDR[16]~52 ));
// synopsys translate_off
defparam \vga_ins|ADDR[16]~51 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \vga_ins|ADDR[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[16]~51_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \vga_ins|ADDR[17]~53 (
// Equation(s):
// \vga_ins|ADDR[17]~53_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR[16]~52 )) # (!\vga_ins|ADDR [17] & ((\vga_ins|ADDR[16]~52 ) # (GND)))
// \vga_ins|ADDR[17]~54  = CARRY((!\vga_ins|ADDR[16]~52 ) # (!\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[16]~52 ),
	.combout(\vga_ins|ADDR[17]~53_combout ),
	.cout(\vga_ins|ADDR[17]~54 ));
// synopsys translate_off
defparam \vga_ins|ADDR[17]~53 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \vga_ins|ADDR[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[17]~53_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \vga_ins|ADDR[18]~55 (
// Equation(s):
// \vga_ins|ADDR[18]~55_combout  = \vga_ins|ADDR [18] $ (!\vga_ins|ADDR[17]~54 )

	.dataa(\vga_ins|ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|ADDR[17]~54 ),
	.combout(\vga_ins|ADDR[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[18]~55 .lut_mask = 16'hA5A5;
defparam \vga_ins|ADDR[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \vga_ins|ADDR[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[18]~55_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  = \vga_ins|ADDR [16] $ (VCC)
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  = CARRY(\vga_ins|ADDR [16])

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .lut_mask = 16'h33CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  = (\vga_ins|ADDR [17] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  & VCC)) # (!\vga_ins|ADDR [17] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  = CARRY((!\vga_ins|ADDR [17] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .lut_mask = 16'hA505;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout  = (\vga_ins|ADDR [18] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  $ (GND))) # (!\vga_ins|ADDR [18] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  & VCC))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5  = CARRY((\vga_ins|ADDR [18] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  = !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .lut_mask = 16'h0F0F;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162_combout  = (\vga_ins|ADDR [18] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162 .lut_mask = 16'hCC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164_combout  = (\vga_ins|ADDR [17] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [17]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166_combout  = (\vga_ins|ADDR [16] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169_combout  = (\vga_ins|ADDR [15] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168_combout  = (\vga_ins|ADDR [15] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183_combout  = (\vga_ins|ADDR [13] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [13]),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183 .lut_mask = 16'h0A0A;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182_combout  = (\vga_ins|ADDR [13] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [13]),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182 .lut_mask = 16'hA0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170 .lut_mask = 16'h5050;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// ((\vga_ins|ADDR [17]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datac(\vga_ins|ADDR [17]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289 .lut_mask = 16'hA088;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// ((\vga_ins|ADDR [16]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290 .lut_mask = 16'hA088;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172_combout  = (\vga_ins|ADDR [15] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172 .lut_mask = 16'hC0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [14])

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174 .lut_mask = 16'hA0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176_combout  = (\vga_ins|ADDR [14] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175_combout  = (\vga_ins|ADDR [14] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [13]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293 .lut_mask = 16'hE040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 .lut_mask = 16'hFAFA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185 .lut_mask = 16'h0C0C;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252 .lut_mask = 16'hC4C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [15])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291 .lut_mask = 16'hD080;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [14]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292 .lut_mask = 16'hE400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253 .lut_mask = 16'hC4C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254 .lut_mask = 16'hC4C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255 .lut_mask = 16'h88C8;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191_combout  = (\vga_ins|ADDR [12] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190_combout  = (\vga_ins|ADDR [12] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [12]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294 .lut_mask = 16'hE400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192 .lut_mask = 16'h0C0C;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [12])

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189 .lut_mask = 16'hA0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193 .lut_mask = 16'h5500;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194 .lut_mask = 16'h0C0C;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256 .lut_mask = 16'hD0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197 .lut_mask = 16'h0C0C;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199_combout  = (\vga_ins|ADDR [11] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200_combout  = (\vga_ins|ADDR [11] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [11])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout )))))

	.dataa(\vga_ins|ADDR [11]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295 .lut_mask = 16'hB080;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [11])

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198 .lut_mask = 16'hC0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 .lut_mask = 16'hFCFC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260 .lut_mask = 16'hA2A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 .lut_mask = 16'hFCFC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204 .lut_mask = 16'h0A0A;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261 .lut_mask = 16'h8C88;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257 .lut_mask = 16'hB0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262 .lut_mask = 16'h8C88;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263 .lut_mask = 16'hCC40;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264 .lut_mask = 16'hCE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208_combout  = (\vga_ins|ADDR [10] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208 .lut_mask = 16'hAA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210_combout  = (\vga_ins|ADDR [10] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209_combout  = (\vga_ins|ADDR [10] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [10]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ),
	.datad(\vga_ins|ADDR [10]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296 .lut_mask = 16'hA820;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213 .lut_mask = 16'h0A0A;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266 .lut_mask = 16'hCC08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267 .lut_mask = 16'hA0A8;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 .lut_mask = 16'hFCFC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268 .lut_mask = 16'hA0A8;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269 .lut_mask = 16'hC0C8;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270 .lut_mask = 16'hC0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218 .lut_mask = 16'h5050;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220_combout  = (\vga_ins|ADDR [9] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [9]),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220 .lut_mask = 16'hA0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221_combout  = (\vga_ins|ADDR [9] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [9]),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221 .lut_mask = 16'h0A0A;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [9]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [9]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297 .lut_mask = 16'hE040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [9]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271 .lut_mask = 16'hD0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273 .lut_mask = 16'hCE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 .lut_mask = 16'hFCFC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275 .lut_mask = 16'hAA08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276 .lut_mask = 16'hF400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277 .lut_mask = 16'hB0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233 .lut_mask = 16'h5050;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232 .lut_mask = 16'hA0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231_combout  = (\vga_ins|ADDR [8] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [8]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [8])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout )))))

	.dataa(\vga_ins|ADDR [8]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298 .lut_mask = 16'hB800;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279 .lut_mask = 16'hCE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238 .lut_mask = 16'h0C0C;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280 .lut_mask = 16'hD0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281 .lut_mask = 16'hAA08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283 .lut_mask = 16'h8C88;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284 .lut_mask = 16'hA2A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 .lut_mask = 16'h5050;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout  = (\vga_ins|ADDR [7] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244_combout  = (\vga_ins|ADDR [7] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 .lut_mask = 16'hFCFC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [7])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout )))))

	.dataa(\vga_ins|ADDR [7]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299 .lut_mask = 16'h8C80;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243_combout  = (\vga_ins|ADDR [7] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247 .lut_mask = 16'h5500;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285 .lut_mask = 16'hC4C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248 .lut_mask = 16'h3030;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 .lut_mask = 16'hFAFA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287 .lut_mask = 16'hC4C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288 .lut_mask = 16'hCC08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 .lut_mask = 16'h00EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 .lut_mask = 16'h000E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \vga_ins|Add2~0 (
// Equation(s):
// \vga_ins|Add2~0_combout  = (\vga_ins|ADDR [7] & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ) # (GND))) # (!\vga_ins|ADDR [7] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  $ 
// (VCC)))
// \vga_ins|Add2~1  = CARRY((\vga_ins|ADDR [7]) # (\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ))

	.dataa(\vga_ins|ADDR [7]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add2~0_combout ),
	.cout(\vga_ins|Add2~1 ));
// synopsys translate_off
defparam \vga_ins|Add2~0 .lut_mask = 16'h99EE;
defparam \vga_ins|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \vga_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LessThan0~0_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~0 .lut_mask = 16'h0055;
defparam \vga_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \vga_ins|LessThan2~0 (
// Equation(s):
// \vga_ins|LessThan2~0_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan2~0 .lut_mask = 16'hCC00;
defparam \vga_ins|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \vga_ins|LessThan2~1 (
// Equation(s):
// \vga_ins|LessThan2~1_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|LessThan2~0_combout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan2~1 .lut_mask = 16'h8000;
defparam \vga_ins|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \vga_ins|LessThan2~2 (
// Equation(s):
// \vga_ins|LessThan2~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ) # ((!\vga_ins|LessThan0~0_combout  & 
// \vga_ins|LessThan2~1_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(\vga_ins|LessThan0~0_combout ),
	.datad(\vga_ins|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan2~2 .lut_mask = 16'h8C88;
defparam \vga_ins|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \vga_ins|LessThan4~1 (
// Equation(s):
// \vga_ins|LessThan4~1_combout  = (!\vga_ins|ADDR [0] & !\vga_ins|ADDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [0]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~1 .lut_mask = 16'h000F;
defparam \vga_ins|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \vga_ins|in_d~2 (
// Equation(s):
// \vga_ins|in_d~2_combout  = (((!\vga_ins|ADDR [2] & \vga_ins|LessThan4~1_combout )) # (!\vga_ins|ADDR [4])) # (!\vga_ins|ADDR [3])

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|LessThan4~1_combout ),
	.datad(\vga_ins|ADDR [4]),
	.cin(gnd),
	.combout(\vga_ins|in_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~2 .lut_mask = 16'h73FF;
defparam \vga_ins|in_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \vga_ins|LessThan3~0 (
// Equation(s):
// \vga_ins|LessThan3~0_combout  = (\vga_ins|ADDR [0] & (\vga_ins|ADDR [2] & \vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [0]),
	.datac(\vga_ins|ADDR [2]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan3~0 .lut_mask = 16'hC000;
defparam \vga_ins|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \vga_ins|in_d~3 (
// Equation(s):
// \vga_ins|in_d~3_combout  = ((!\vga_ins|ADDR [4] & ((!\vga_ins|ADDR [3]) # (!\vga_ins|LessThan3~0_combout )))) # (!\vga_ins|ADDR [5])

	.dataa(\vga_ins|LessThan3~0_combout ),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|ADDR [3]),
	.cin(gnd),
	.combout(\vga_ins|in_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~3 .lut_mask = 16'h373F;
defparam \vga_ins|in_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \vga_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LessThan0~1_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (((\vga_ins|LessThan0~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout )) # 
// (!\vga_ins|LessThan2~1_combout )))

	.dataa(\vga_ins|LessThan0~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datad(\vga_ins|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~1 .lut_mask = 16'h0233;
defparam \vga_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \vga_ins|in_d~0 (
// Equation(s):
// \vga_ins|in_d~0_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & (!\vga_ins|ADDR [5] & !\vga_ins|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(\vga_ins|ADDR [5]),
	.datad(\vga_ins|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~0 .lut_mask = 16'h000C;
defparam \vga_ins|in_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \vga_ins|in_d~4 (
// Equation(s):
// \vga_ins|in_d~4_combout  = (\vga_ins|LessThan2~2_combout  & (\vga_ins|in_d~2_combout  & ((\vga_ins|in_d~0_combout )))) # (!\vga_ins|LessThan2~2_combout  & ((\vga_ins|in_d~3_combout ) # ((\vga_ins|in_d~2_combout  & \vga_ins|in_d~0_combout ))))

	.dataa(\vga_ins|LessThan2~2_combout ),
	.datab(\vga_ins|in_d~2_combout ),
	.datac(\vga_ins|in_d~3_combout ),
	.datad(\vga_ins|in_d~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~4 .lut_mask = 16'hDC50;
defparam \vga_ins|in_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \vga_ins|LessThan4~0 (
// Equation(s):
// \vga_ins|LessThan4~0_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR [3] & ((\vga_ins|ADDR [0]) # (\vga_ins|ADDR [1]))))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [0]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~0 .lut_mask = 16'h8880;
defparam \vga_ins|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \vga_ins|LessThan0~2 (
// Equation(s):
// \vga_ins|LessThan0~2_combout  = (\vga_ins|LessThan0~1_combout ) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~2 .lut_mask = 16'hFF33;
defparam \vga_ins|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \vga_ins|in_d~5 (
// Equation(s):
// \vga_ins|in_d~5_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|LessThan0~2_combout  & ((\vga_ins|LessThan4~0_combout ) # (\vga_ins|ADDR [4]))))

	.dataa(\vga_ins|ADDR [5]),
	.datab(\vga_ins|LessThan4~0_combout ),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~5 .lut_mask = 16'h00A8;
defparam \vga_ins|in_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \vga_ins|in_d~1 (
// Equation(s):
// \vga_ins|in_d~1_combout  = (!\vga_ins|ADDR [5] & (((!\vga_ins|LessThan3~0_combout  & !\vga_ins|ADDR [3])) # (!\vga_ins|ADDR [4])))

	.dataa(\vga_ins|LessThan3~0_combout ),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|ADDR [3]),
	.cin(gnd),
	.combout(\vga_ins|in_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~1 .lut_mask = 16'h0313;
defparam \vga_ins|in_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \vga_ins|in_d~6 (
// Equation(s):
// \vga_ins|in_d~6_combout  = (\vga_ins|in_d~5_combout ) # ((!\vga_ins|LessThan2~2_combout  & !\vga_ins|in_d~1_combout ))

	.dataa(gnd),
	.datab(\vga_ins|in_d~5_combout ),
	.datac(\vga_ins|LessThan2~2_combout ),
	.datad(\vga_ins|in_d~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~6 .lut_mask = 16'hCCCF;
defparam \vga_ins|in_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \vga_ins|in_d~7 (
// Equation(s):
// \vga_ins|in_d~7_combout  = (\vga_ins|ADDR [6] & (!\vga_ins|Add2~0_combout  & ((\vga_ins|in_d~6_combout )))) # (!\vga_ins|ADDR [6] & (\vga_ins|Add2~0_combout  & (\vga_ins|in_d~4_combout )))

	.dataa(\vga_ins|ADDR [6]),
	.datab(\vga_ins|Add2~0_combout ),
	.datac(\vga_ins|in_d~4_combout ),
	.datad(\vga_ins|in_d~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_d~7 .lut_mask = 16'h6240;
defparam \vga_ins|in_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \vga_ins|Add2~2 (
// Equation(s):
// \vga_ins|Add2~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|ADDR [8] & (\vga_ins|Add2~1  & VCC)) # (!\vga_ins|ADDR [8] & (!\vga_ins|Add2~1 )))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|ADDR [8] & (!\vga_ins|Add2~1 )) # (!\vga_ins|ADDR [8] & ((\vga_ins|Add2~1 ) # (GND)))))
// \vga_ins|Add2~3  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & (!\vga_ins|ADDR [8] & !\vga_ins|Add2~1 )) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & 
// ((!\vga_ins|Add2~1 ) # (!\vga_ins|ADDR [8]))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~1 ),
	.combout(\vga_ins|Add2~2_combout ),
	.cout(\vga_ins|Add2~3 ));
// synopsys translate_off
defparam \vga_ins|Add2~2 .lut_mask = 16'h9617;
defparam \vga_ins|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \vga_ins|Add1~0 (
// Equation(s):
// \vga_ins|Add1~0_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  $ (\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~0 .lut_mask = 16'h0FF0;
defparam \vga_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \vga_ins|Add2~4 (
// Equation(s):
// \vga_ins|Add2~4_combout  = ((\vga_ins|Add1~0_combout  $ (\vga_ins|ADDR [9] $ (\vga_ins|Add2~3 )))) # (GND)
// \vga_ins|Add2~5  = CARRY((\vga_ins|Add1~0_combout  & (\vga_ins|ADDR [9] & !\vga_ins|Add2~3 )) # (!\vga_ins|Add1~0_combout  & ((\vga_ins|ADDR [9]) # (!\vga_ins|Add2~3 ))))

	.dataa(\vga_ins|Add1~0_combout ),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~3 ),
	.combout(\vga_ins|Add2~4_combout ),
	.cout(\vga_ins|Add2~5 ));
// synopsys translate_off
defparam \vga_ins|Add2~4 .lut_mask = 16'h964D;
defparam \vga_ins|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \vga_ins|Add1~1 (
// Equation(s):
// \vga_ins|Add1~1_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  $ (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  $ 
// (((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~1 .lut_mask = 16'hA596;
defparam \vga_ins|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \vga_ins|Add2~6 (
// Equation(s):
// \vga_ins|Add2~6_combout  = \vga_ins|Add1~1_combout  $ (\vga_ins|ADDR [10] $ (\vga_ins|Add2~5 ))

	.dataa(\vga_ins|Add1~1_combout ),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add2~5 ),
	.combout(\vga_ins|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add2~6 .lut_mask = 16'h9696;
defparam \vga_ins|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \vga_ins|pressed_d~0 (
// Equation(s):
// \vga_ins|pressed_d~0_combout  = (!\vga_ins|Add2~4_combout  & !\vga_ins|Add2~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Add2~4_combout ),
	.datad(\vga_ins|Add2~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_d~0 .lut_mask = 16'h000F;
defparam \vga_ins|pressed_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \vga_ins|pressed_d (
// Equation(s):
// \vga_ins|pressed_d~combout  = (\vga_ins|in_d~7_combout  & (!\vga_ins|Add2~2_combout  & (\SW[5]~input_o  & \vga_ins|pressed_d~0_combout )))

	.dataa(\vga_ins|in_d~7_combout ),
	.datab(\vga_ins|Add2~2_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\vga_ins|pressed_d~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_d~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_d .lut_mask = 16'h2000;
defparam \vga_ins|pressed_d .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \vga_ins|pressed_c~5 (
// Equation(s):
// \vga_ins|pressed_c~5_combout  = (\vga_ins|Add2~4_combout ) # (((\vga_ins|Add2~2_combout ) # (\vga_ins|Add2~6_combout )) # (!\SW[6]~input_o ))

	.dataa(\vga_ins|Add2~4_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\vga_ins|Add2~2_combout ),
	.datad(\vga_ins|Add2~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_c~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_c~5 .lut_mask = 16'hFFFB;
defparam \vga_ins|pressed_c~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \vga_ins|pressed_c~6 (
// Equation(s):
// \vga_ins|pressed_c~6_combout  = (\vga_ins|ADDR [2]) # ((\vga_ins|ADDR [3]) # ((\vga_ins|ADDR [4]) # (!\vga_ins|LessThan4~1_combout )))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|LessThan4~1_combout ),
	.datad(\vga_ins|ADDR [4]),
	.cin(gnd),
	.combout(\vga_ins|pressed_c~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_c~6 .lut_mask = 16'hFFEF;
defparam \vga_ins|pressed_c~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \vga_ins|pressed_c~4 (
// Equation(s):
// \vga_ins|pressed_c~4_combout  = (\vga_ins|ADDR [6] & (((\vga_ins|LessThan2~2_combout  & \vga_ins|pressed_c~6_combout )) # (!\vga_ins|in_d~1_combout )))

	.dataa(\vga_ins|LessThan2~2_combout ),
	.datab(\vga_ins|in_d~1_combout ),
	.datac(\vga_ins|pressed_c~6_combout ),
	.datad(\vga_ins|ADDR [6]),
	.cin(gnd),
	.combout(\vga_ins|pressed_c~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_c~4 .lut_mask = 16'hB300;
defparam \vga_ins|pressed_c~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \vga_ins|b_data[1]~1 (
// Equation(s):
// \vga_ins|b_data[1]~1_combout  = (!\vga_ins|pressed_d~combout  & ((\vga_ins|pressed_c~5_combout ) # ((\vga_ins|pressed_c~4_combout ) # (\vga_ins|Add2~0_combout ))))

	.dataa(\vga_ins|pressed_d~combout ),
	.datab(\vga_ins|pressed_c~5_combout ),
	.datac(\vga_ins|pressed_c~4_combout ),
	.datad(\vga_ins|Add2~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[1]~1 .lut_mask = 16'h5554;
defparam \vga_ins|b_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \vga_ins|pressed_e~3 (
// Equation(s):
// \vga_ins|pressed_e~3_combout  = (\vga_ins|ADDR [3] & (\vga_ins|ADDR [1] & \vga_ins|ADDR [2]))

	.dataa(\vga_ins|ADDR [3]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [1]),
	.datad(\vga_ins|ADDR [2]),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~3 .lut_mask = 16'hA000;
defparam \vga_ins|pressed_e~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \vga_ins|pressed_a~9 (
// Equation(s):
// \vga_ins|pressed_a~9_combout  = (!\vga_ins|pressed_e~3_combout  & (!\vga_ins|ADDR [5] & !\vga_ins|ADDR [4]))

	.dataa(\vga_ins|pressed_e~3_combout ),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|pressed_a~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_a~9 .lut_mask = 16'h0101;
defparam \vga_ins|pressed_a~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \vga_ins|LessThan14~1 (
// Equation(s):
// \vga_ins|LessThan14~1_combout  = (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR [3] & ((!\vga_ins|ADDR [1]) # (!\vga_ins|ADDR [0]))))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [0]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan14~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan14~1 .lut_mask = 16'h0111;
defparam \vga_ins|LessThan14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \vga_ins|in_b~0 (
// Equation(s):
// \vga_ins|in_b~0_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|LessThan0~2_combout  & ((\vga_ins|ADDR [4]) # (!\vga_ins|LessThan14~1_combout ))))

	.dataa(\vga_ins|LessThan14~1_combout ),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_b~0 .lut_mask = 16'h00C4;
defparam \vga_ins|in_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \vga_ins|pressed_a~5 (
// Equation(s):
// \vga_ins|pressed_a~5_combout  = (!\vga_ins|ADDR [6] & (!\vga_ins|Add2~2_combout  & !\vga_ins|Add2~0_combout ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(\vga_ins|Add2~2_combout ),
	.datad(\vga_ins|Add2~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_a~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_a~5 .lut_mask = 16'h0005;
defparam \vga_ins|pressed_a~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \vga_ins|in_b~1 (
// Equation(s):
// \vga_ins|in_b~1_combout  = (\vga_ins|in_b~0_combout ) # (((!\vga_ins|LessThan2~2_combout  & !\vga_ins|pressed_a~9_combout )) # (!\vga_ins|pressed_a~5_combout ))

	.dataa(\vga_ins|LessThan2~2_combout ),
	.datab(\vga_ins|pressed_a~9_combout ),
	.datac(\vga_ins|in_b~0_combout ),
	.datad(\vga_ins|pressed_a~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_b~1 .lut_mask = 16'hF1FF;
defparam \vga_ins|in_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \vga_ins|pressed_b (
// Equation(s):
// \vga_ins|pressed_b~combout  = (\SW[0]~input_o  & ((\vga_ins|Add2~6_combout ) # ((\vga_ins|Add2~4_combout  & \vga_ins|in_b~1_combout ))))

	.dataa(\vga_ins|Add2~4_combout ),
	.datab(\vga_ins|Add2~6_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\vga_ins|in_b~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_b~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_b .lut_mask = 16'hE0C0;
defparam \vga_ins|pressed_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \vga_ins|pressed_a~4 (
// Equation(s):
// \vga_ins|pressed_a~4_combout  = (!\vga_ins|ADDR [4] & !\vga_ins|ADDR [5])

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|pressed_a~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_a~4 .lut_mask = 16'h0505;
defparam \vga_ins|pressed_a~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \vga_ins|pressed_f~3 (
// Equation(s):
// \vga_ins|pressed_f~3_combout  = (!\vga_ins|ADDR [3] & (\vga_ins|pressed_a~4_combout  & (!\vga_ins|LessThan0~2_combout  & \vga_ins|ADDR [6])))

	.dataa(\vga_ins|ADDR [3]),
	.datab(\vga_ins|pressed_a~4_combout ),
	.datac(\vga_ins|LessThan0~2_combout ),
	.datad(\vga_ins|ADDR [6]),
	.cin(gnd),
	.combout(\vga_ins|pressed_f~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_f~3 .lut_mask = 16'h0400;
defparam \vga_ins|pressed_f~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \vga_ins|in_g~0 (
// Equation(s):
// \vga_ins|in_g~0_combout  = (!\vga_ins|ADDR [5] & ((!\vga_ins|LessThan4~0_combout ) # (!\vga_ins|ADDR [4])))

	.dataa(\vga_ins|ADDR [4]),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(\vga_ins|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_g~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_g~0 .lut_mask = 16'h1133;
defparam \vga_ins|in_g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \vga_ins|LessThan6~0 (
// Equation(s):
// \vga_ins|LessThan6~0_combout  = (!\vga_ins|ADDR [3] & (((!\vga_ins|ADDR [1]) # (!\vga_ins|ADDR [0])) # (!\vga_ins|ADDR [2])))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [0]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan6~0 .lut_mask = 16'h1333;
defparam \vga_ins|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \vga_ins|pressed_f~6 (
// Equation(s):
// \vga_ins|pressed_f~6_combout  = (!\vga_ins|ADDR [6] & ((\vga_ins|ADDR [4]) # ((\vga_ins|ADDR [5]) # (!\vga_ins|LessThan6~0_combout ))))

	.dataa(\vga_ins|ADDR [4]),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [6]),
	.datad(\vga_ins|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_f~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_f~6 .lut_mask = 16'h0E0F;
defparam \vga_ins|pressed_f~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \vga_ins|pressed_f~4 (
// Equation(s):
// \vga_ins|pressed_f~4_combout  = (\vga_ins|pressed_f~6_combout ) # ((!\vga_ins|LessThan2~2_combout  & (\vga_ins|in_g~0_combout  & \vga_ins|ADDR [6])))

	.dataa(\vga_ins|LessThan2~2_combout ),
	.datab(\vga_ins|in_g~0_combout ),
	.datac(\vga_ins|pressed_f~6_combout ),
	.datad(\vga_ins|ADDR [6]),
	.cin(gnd),
	.combout(\vga_ins|pressed_f~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_f~4 .lut_mask = 16'hF4F0;
defparam \vga_ins|pressed_f~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \vga_ins|pressed_f~2 (
// Equation(s):
// \vga_ins|pressed_f~2_combout  = (!\vga_ins|Add2~4_combout  & (\vga_ins|Add2~2_combout  & (\SW[3]~input_o  & !\vga_ins|Add2~6_combout )))

	.dataa(\vga_ins|Add2~4_combout ),
	.datab(\vga_ins|Add2~2_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\vga_ins|Add2~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_f~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_f~2 .lut_mask = 16'h0040;
defparam \vga_ins|pressed_f~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \vga_ins|pressed_f~5 (
// Equation(s):
// \vga_ins|pressed_f~5_combout  = (\vga_ins|pressed_f~2_combout  & (!\vga_ins|Add2~0_combout  & ((\vga_ins|pressed_f~3_combout ) # (\vga_ins|pressed_f~4_combout ))))

	.dataa(\vga_ins|pressed_f~3_combout ),
	.datab(\vga_ins|pressed_f~4_combout ),
	.datac(\vga_ins|pressed_f~2_combout ),
	.datad(\vga_ins|Add2~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_f~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_f~5 .lut_mask = 16'h00E0;
defparam \vga_ins|pressed_f~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \vga_ins|in_a~0 (
// Equation(s):
// \vga_ins|in_a~0_combout  = (\vga_ins|ADDR [4] & \vga_ins|ADDR [5])

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|in_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_a~0 .lut_mask = 16'hA0A0;
defparam \vga_ins|in_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \vga_ins|LessThan14~0 (
// Equation(s):
// \vga_ins|LessThan14~0_combout  = (!\vga_ins|ADDR [3] & !\vga_ins|ADDR [2])

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan14~0 .lut_mask = 16'h0303;
defparam \vga_ins|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \vga_ins|in_g~3 (
// Equation(s):
// \vga_ins|in_g~3_combout  = (\vga_ins|in_a~0_combout  & (((\vga_ins|ADDR [0] & \vga_ins|ADDR [1])) # (!\vga_ins|LessThan14~0_combout )))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|in_a~0_combout ),
	.datac(\vga_ins|ADDR [1]),
	.datad(\vga_ins|LessThan14~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_g~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_g~3 .lut_mask = 16'h80CC;
defparam \vga_ins|in_g~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \vga_ins|in_g~4 (
// Equation(s):
// \vga_ins|in_g~4_combout  = (\vga_ins|LessThan2~2_combout  & (\vga_ins|in_g~3_combout  & (!\vga_ins|LessThan0~2_combout ))) # (!\vga_ins|LessThan2~2_combout  & (((\vga_ins|in_g~3_combout  & !\vga_ins|LessThan0~2_combout )) # (!\vga_ins|in_g~0_combout )))

	.dataa(\vga_ins|LessThan2~2_combout ),
	.datab(\vga_ins|in_g~3_combout ),
	.datac(\vga_ins|LessThan0~2_combout ),
	.datad(\vga_ins|in_g~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_g~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_g~4 .lut_mask = 16'h0C5D;
defparam \vga_ins|in_g~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \vga_ins|in_g~1 (
// Equation(s):
// \vga_ins|in_g~1_combout  = (\vga_ins|in_d~0_combout  & (((!\vga_ins|ADDR [4]) # (!\vga_ins|ADDR [3])) # (!\vga_ins|LessThan3~0_combout )))

	.dataa(\vga_ins|LessThan3~0_combout ),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|in_d~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_g~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_g~1 .lut_mask = 16'h7F00;
defparam \vga_ins|in_g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \vga_ins|in_g~2 (
// Equation(s):
// \vga_ins|in_g~2_combout  = (\vga_ins|in_g~1_combout ) # ((!\vga_ins|LessThan2~2_combout  & ((\vga_ins|LessThan14~0_combout ) # (!\vga_ins|in_a~0_combout ))))

	.dataa(\vga_ins|LessThan2~2_combout ),
	.datab(\vga_ins|LessThan14~0_combout ),
	.datac(\vga_ins|in_a~0_combout ),
	.datad(\vga_ins|in_g~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_g~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_g~2 .lut_mask = 16'hFF45;
defparam \vga_ins|in_g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \vga_ins|in_g~5 (
// Equation(s):
// \vga_ins|in_g~5_combout  = (\vga_ins|ADDR [6] & (!\vga_ins|Add2~0_combout  & (\vga_ins|in_g~4_combout ))) # (!\vga_ins|ADDR [6] & (\vga_ins|Add2~0_combout  & ((\vga_ins|in_g~2_combout ))))

	.dataa(\vga_ins|ADDR [6]),
	.datab(\vga_ins|Add2~0_combout ),
	.datac(\vga_ins|in_g~4_combout ),
	.datad(\vga_ins|in_g~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_g~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_g~5 .lut_mask = 16'h6420;
defparam \vga_ins|in_g~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \vga_ins|pressed_g (
// Equation(s):
// \vga_ins|pressed_g~combout  = (\vga_ins|in_g~5_combout  & (\vga_ins|Add2~2_combout  & (\SW[2]~input_o  & \vga_ins|pressed_d~0_combout )))

	.dataa(\vga_ins|in_g~5_combout ),
	.datab(\vga_ins|Add2~2_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\vga_ins|pressed_d~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_g~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_g .lut_mask = 16'h8000;
defparam \vga_ins|pressed_g .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \vga_ins|pressed_e~0 (
// Equation(s):
// \vga_ins|pressed_e~0_combout  = (!\vga_ins|Add2~0_combout  & (!\vga_ins|ADDR [6] & ((!\vga_ins|ADDR [1]) # (!\vga_ins|ADDR [2]))))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|Add2~0_combout ),
	.datac(\vga_ins|ADDR [1]),
	.datad(\vga_ins|ADDR [6]),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~0 .lut_mask = 16'h0013;
defparam \vga_ins|pressed_e~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \vga_ins|pressed_e~1 (
// Equation(s):
// \vga_ins|pressed_e~1_combout  = (!\vga_ins|ADDR [3] & (\vga_ins|Add2~2_combout  & (\vga_ins|pressed_a~4_combout  & \vga_ins|pressed_e~0_combout )))

	.dataa(\vga_ins|ADDR [3]),
	.datab(\vga_ins|Add2~2_combout ),
	.datac(\vga_ins|pressed_a~4_combout ),
	.datad(\vga_ins|pressed_e~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~1 .lut_mask = 16'h4000;
defparam \vga_ins|pressed_e~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \vga_ins|pressed_e~2 (
// Equation(s):
// \vga_ins|pressed_e~2_combout  = (\vga_ins|ADDR [6] & (!\vga_ins|LessThan0~2_combout  & ((!\vga_ins|LessThan14~0_combout ) # (!\vga_ins|pressed_a~4_combout ))))

	.dataa(\vga_ins|ADDR [6]),
	.datab(\vga_ins|pressed_a~4_combout ),
	.datac(\vga_ins|LessThan0~2_combout ),
	.datad(\vga_ins|LessThan14~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~2 .lut_mask = 16'h020A;
defparam \vga_ins|pressed_e~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \vga_ins|pressed_e~4 (
// Equation(s):
// \vga_ins|pressed_e~4_combout  = (\vga_ins|ADDR [5] & ((\vga_ins|ADDR [4]) # ((\vga_ins|ADDR [0] & \vga_ins|pressed_e~3_combout ))))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|pressed_e~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~4 .lut_mask = 16'hC8C0;
defparam \vga_ins|pressed_e~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \vga_ins|pressed_e~5 (
// Equation(s):
// \vga_ins|pressed_e~5_combout  = (\vga_ins|pressed_e~2_combout ) # ((!\vga_ins|LessThan2~2_combout  & ((\vga_ins|pressed_e~4_combout ) # (\vga_ins|ADDR [6]))))

	.dataa(\vga_ins|pressed_e~2_combout ),
	.datab(\vga_ins|pressed_e~4_combout ),
	.datac(\vga_ins|LessThan2~2_combout ),
	.datad(\vga_ins|ADDR [6]),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~5 .lut_mask = 16'hAFAE;
defparam \vga_ins|pressed_e~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \vga_ins|pressed_e~6 (
// Equation(s):
// \vga_ins|pressed_e~6_combout  = (\vga_ins|pressed_e~1_combout ) # ((!\vga_ins|Add2~2_combout  & (\vga_ins|Add2~0_combout  & \vga_ins|pressed_e~5_combout )))

	.dataa(\vga_ins|Add2~2_combout ),
	.datab(\vga_ins|Add2~0_combout ),
	.datac(\vga_ins|pressed_e~1_combout ),
	.datad(\vga_ins|pressed_e~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~6 .lut_mask = 16'hF4F0;
defparam \vga_ins|pressed_e~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \vga_ins|pressed_e~7 (
// Equation(s):
// \vga_ins|pressed_e~7_combout  = (\vga_ins|pressed_e~6_combout  & (!\vga_ins|Add2~6_combout  & (\SW[4]~input_o  & !\vga_ins|Add2~4_combout )))

	.dataa(\vga_ins|pressed_e~6_combout ),
	.datab(\vga_ins|Add2~6_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\vga_ins|Add2~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_e~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_e~7 .lut_mask = 16'h0020;
defparam \vga_ins|pressed_e~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \vga_ins|b_data[1]~0 (
// Equation(s):
// \vga_ins|b_data[1]~0_combout  = (!\vga_ins|pressed_f~5_combout  & (!\vga_ins|pressed_g~combout  & !\vga_ins|pressed_e~7_combout ))

	.dataa(gnd),
	.datab(\vga_ins|pressed_f~5_combout ),
	.datac(\vga_ins|pressed_g~combout ),
	.datad(\vga_ins|pressed_e~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[1]~0 .lut_mask = 16'h0003;
defparam \vga_ins|b_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \vga_ins|pressed_a~7 (
// Equation(s):
// \vga_ins|pressed_a~7_combout  = (\vga_ins|Add2~4_combout  & (\vga_ins|pressed_a~9_combout  & (!\vga_ins|LessThan2~2_combout  & \vga_ins|pressed_a~5_combout )))

	.dataa(\vga_ins|Add2~4_combout ),
	.datab(\vga_ins|pressed_a~9_combout ),
	.datac(\vga_ins|LessThan2~2_combout ),
	.datad(\vga_ins|pressed_a~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_a~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_a~7 .lut_mask = 16'h0800;
defparam \vga_ins|pressed_a~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \vga_ins|LessThan2~3 (
// Equation(s):
// \vga_ins|LessThan2~3_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ) # ((\vga_ins|LessThan2~1_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan2~3 .lut_mask = 16'hFEF0;
defparam \vga_ins|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \vga_ins|in_a~1 (
// Equation(s):
// \vga_ins|in_a~1_combout  = (\vga_ins|in_a~0_combout  & ((\vga_ins|ADDR [3]) # ((\vga_ins|ADDR [2] & !\vga_ins|LessThan4~1_combout ))))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|LessThan4~1_combout ),
	.datad(\vga_ins|in_a~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_a~1 .lut_mask = 16'hCE00;
defparam \vga_ins|in_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \vga_ins|in_a~2 (
// Equation(s):
// \vga_ins|in_a~2_combout  = (\vga_ins|ADDR [6] & (((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )) # (!\vga_ins|LessThan2~3_combout ))) # (!\vga_ins|ADDR [6] & (\vga_ins|in_a~1_combout  & 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ) # (!\vga_ins|LessThan2~3_combout ))))

	.dataa(\vga_ins|ADDR [6]),
	.datab(\vga_ins|LessThan2~3_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|in_a~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_a~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_a~2 .lut_mask = 16'h3F2A;
defparam \vga_ins|in_a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \vga_ins|in_a~3 (
// Equation(s):
// \vga_ins|in_a~3_combout  = (\vga_ins|ADDR [4]) # ((\vga_ins|ADDR [3] & ((\vga_ins|ADDR [2]) # (\vga_ins|ADDR [1]))))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|in_a~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_a~3 .lut_mask = 16'hFCF8;
defparam \vga_ins|in_a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \vga_ins|in_a~4 (
// Equation(s):
// \vga_ins|in_a~4_combout  = (\vga_ins|ADDR [5] & ((\vga_ins|LessThan6~0_combout ) # ((!\vga_ins|ADDR [4])))) # (!\vga_ins|ADDR [5] & (((\vga_ins|in_a~3_combout ))))

	.dataa(\vga_ins|LessThan6~0_combout ),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|in_a~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|in_a~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_a~4 .lut_mask = 16'hBF8C;
defparam \vga_ins|in_a~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \vga_ins|in_a~5 (
// Equation(s):
// \vga_ins|in_a~5_combout  = (\vga_ins|in_a~2_combout ) # ((!\vga_ins|LessThan0~1_combout  & (\vga_ins|in_a~4_combout  & \vga_ins|ADDR [6])))

	.dataa(\vga_ins|in_a~2_combout ),
	.datab(\vga_ins|LessThan0~1_combout ),
	.datac(\vga_ins|in_a~4_combout ),
	.datad(\vga_ins|ADDR [6]),
	.cin(gnd),
	.combout(\vga_ins|in_a~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|in_a~5 .lut_mask = 16'hBAAA;
defparam \vga_ins|in_a~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \vga_ins|pressed_a~6 (
// Equation(s):
// \vga_ins|pressed_a~6_combout  = (\vga_ins|Add2~2_combout  & (\vga_ins|in_a~5_combout  & (!\vga_ins|Add2~4_combout  & \vga_ins|Add2~0_combout )))

	.dataa(\vga_ins|Add2~2_combout ),
	.datab(\vga_ins|in_a~5_combout ),
	.datac(\vga_ins|Add2~4_combout ),
	.datad(\vga_ins|Add2~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_a~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_a~6 .lut_mask = 16'h0800;
defparam \vga_ins|pressed_a~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \vga_ins|pressed_a~8 (
// Equation(s):
// \vga_ins|pressed_a~8_combout  = (!\vga_ins|Add2~6_combout  & (\SW[1]~input_o  & ((\vga_ins|pressed_a~7_combout ) # (\vga_ins|pressed_a~6_combout ))))

	.dataa(\vga_ins|pressed_a~7_combout ),
	.datab(\vga_ins|Add2~6_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\vga_ins|pressed_a~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|pressed_a~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|pressed_a~8 .lut_mask = 16'h3020;
defparam \vga_ins|pressed_a~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \vga_ins|b_data[1]~2 (
// Equation(s):
// \vga_ins|b_data[1]~2_combout  = (\vga_ins|b_data[1]~1_combout  & (!\vga_ins|pressed_b~combout  & (\vga_ins|b_data[1]~0_combout  & !\vga_ins|pressed_a~8_combout )))

	.dataa(\vga_ins|b_data[1]~1_combout ),
	.datab(\vga_ins|pressed_b~combout ),
	.datac(\vga_ins|b_data[1]~0_combout ),
	.datad(\vga_ins|pressed_a~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[1]~2 .lut_mask = 16'h0020;
defparam \vga_ins|b_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \vga_ins|b_data[6]~3 (
// Equation(s):
// \vga_ins|b_data[6]~3_combout  = (!\vga_ins|pressed_b~combout  & (!\vga_ins|pressed_a~8_combout  & ((!\vga_ins|b_data[1]~0_combout ) # (!\vga_ins|b_data[1]~1_combout ))))

	.dataa(\vga_ins|b_data[1]~1_combout ),
	.datab(\vga_ins|pressed_b~combout ),
	.datac(\vga_ins|b_data[1]~0_combout ),
	.datad(\vga_ins|pressed_a~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[6]~3 .lut_mask = 16'h0013;
defparam \vga_ins|b_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \free_play_mode~input (
	.i(free_play_mode),
	.ibar(gnd),
	.o(\free_play_mode~input_o ));
// synopsys translate_off
defparam \free_play_mode~input .bus_hold = "false";
defparam \free_play_mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \learn_song_mode~input (
	.i(learn_song_mode),
	.ibar(gnd),
	.o(\learn_song_mode~input_o ));
// synopsys translate_off
defparam \learn_song_mode~input .bus_hold = "false";
defparam \learn_song_mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [16]))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [16]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0 .lut_mask = 16'h000A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hADA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR [18] & \vga_ins|ADDR [16]))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [16]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1 .lut_mask = 16'h0A00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hFC07FFFFFF1FFFFFF3FFFF807FFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF81FFE07FFFFFFC7FFFFFFFF83C07FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFC07FFFFFF3FFFFFFE07FFFC07FFFFFF1FFFFFF7FFFF807FFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF81FFC0FFFFFFFC7FFFFFFFE0FF01FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFE07FFFFFF3FFFFFFE07FFFC03FFFFFF1FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFE07FFFC07FFFFF9FFFFFFFF81FF83FFFFFFFC7FFFFFFFC1FF81FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFE07FFFFFF3FFFFFFE07FFFC03FFFFFF1FFFFFFFFFFFC07FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFFFFFFFFFFFFE07FFFC07FFFFF9FFFFFFFF81FF07FFFFFFFC7FFFFFFF81FFC0FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFE07FFFFFF3FFFFFFE07FFFE03FFFFFF1FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFE07FFFC07FFFFF9FFFFFFFF81FC0FFFFFFFFC7FFFFFFF03FFC07FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFE07FFFFFF3FFFFFFE07FFFE03FFFFFF1FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF81F83FFFFFFFFC7FFFFFFF03FFC07FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFE07FFFFFF3FFFFFFE07FFFE03FFFFFF1FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFF81C0FFFFFFFFFC7FFFFFFF03FFE03FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFE07FFFFFF3FFFFFFE07FFFE07FFFFFF1FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF8007FFFFFFFFFC7FFFFFFE03FFE03FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFF07FFFFFF3FFFFFFE07FFFE07FFFFFF1FFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF801FFFFFFFFFFC7FFFFFFE03FFE03FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFE07FFFFFF3FFFFFFE07FFFE07FFFFFF1FFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF807FFFFFFFFFFC7FFFFFFE03FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h03FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF0000000FFFFFFF3FFFFFFE07FFFC07FFFFFF1FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF81FFFFFFFFFFFC7FFFFFFE03FFF03FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF0000000FFFFFFF3FFFFFFE07FFFC07FFFFFF1FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFE01FFFC07FFFFF9FFFFFFFF81FFE0FFFFFFFC7FFFFFFE03FFF03FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF00FFFE0FFFFFFF3FFFFFFE07FFFC0FFFFFFF1FFFFFFE7FFFC0FFFFFFFFFFFFFFFFFFFFFFF00FFFC07FFFFF9FFFFFFFF81FFE07FFFFFFC7FFFFFFE03FFF03FFFFFF8FFFFFFFFFC07FFFFFFFFF1F;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFF8000003FFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFF00F8000FFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFC1FFFF007FFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFC7FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h807FFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFF8FFFFFE07FFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFF1FFFFFE07FFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFE3FFFFFE0FFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFE3FFFFFE0FFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFE3FFFFFE1FFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFE3FFFFFE3FFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFE3FFFFFC7FFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFE0FFFFF8FFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF9FFFFFFFF8FFF0FFFFFFFFC7FFFFFE00007F9FFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFE0FFFFFFFFFF3FFFFFFFE7F83FFFFFFFFF1FFFFFFFFF07FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFF00FFFE1FFFFFFF3FFFFFFE03FFFC0FFFFFFF1FFFFFF81FFFC1FFFFFFFFFFFFFFFFFFFFFFF00FFFC07FFFFF9FFFFFFFF81FFE07FFFFFFC7FFFFFFF03FFF03FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF00FFFE1FFFFFFF3FFFFFFE03FFFC1FFFFFFF1FFFFFF80FFFC1FFFFFFFFFFFFFFFFFFFFFFF007FFC07FFFFF9FFFFFFFF81FFE07FFFFFFC7FFFFFFF03FFF07FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF80FFFE1FFFFFFF3FFFFFFE03FFF81FFFFFFF1FFFFFF80FFF83FFFFFFFFFFFFFFFFFFFFFFF807FF807FFFFF9FFFFFFFF81FFE07FFFFFFC7FFFFFFF03FFE07FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF80FFFE3FFFFFFF3FFFFFFE01FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hF83FFFFFFF1FFFFFF807FF83FFFFFFFFFFFFFFFFFFFFFFF801FE007FFFFF9FFFFFFFF80FFE0FFFFFFFC7FFFFFFF81FFE07FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF807FFC3FFFFFFF3FFFFFFE01FFF07FFFFFFF1FFFFFF807FF07FFFFFFFFFFFFFFFFFFFFFFFC0000407FFFFF9FFFFFFFF80FFC0FFFFFFFC7FFFFFC000FFC0FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFC07FF87FFFFFFF3FFFFFFE00FFE0FFFFFFFF1FFFFFFC07FE0FFFFFFFFFFFFFFFFFFFFFFFFE0000407FFFFF9FFFFFFFFC07FC1FFFFFFFC7FFFFFC000FFC1FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFE03FF0FFFFFFFF3FFFFFFE007FE0FFFFFFFF1FFFFFFC07FE0FFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000C07FFFFF9FFFFFFFFC03F83FFFFFFFC7FFFFFC0003F83FFFFFFF8FFFFFFFC00001FFFFFFFF1FFFFFFFF00FC1FFFFFFFF3FFFFFFE003F83FFFFFFFF1FFFFFFE01F83FFFFFFFFFFFFFFFFFFFFFFFFF8003C07FFFFF9FFFFFFFFF00007FFFFFFFC7FFFFFFFF01E0FFFFFFFF8FFFFFFFC00001FFFFFFFF1FFFFFFFF80007FFFFFFFF3FFFFFFE040007FFFFFFFF1FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFE007C07FFFFF9FFFFFFFFF8001FFFFFFFFC7FFFFFFFFC001FFFFFFFF8FFFFFFFC00001FFFFFFFF1FFFFFFFFE001FFFFFFFFF3FFFFFFE06001FFFFFFFFF1FFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFF83FC07FFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFFFFFF80FFFFFFFFFC7FFFFFFFFFC1FFFFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFC0FFFFFFFFFF3FFFFFFE07C0FFFFFFFFFF1FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFE0003FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE01FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFF800FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE0FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFF07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE3FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'hFFFFFFFF8FFFFFFFFFC0FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC0FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC0FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC0FFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC0FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC0FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE07FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFE7FFC0FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE03FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFF83FFC1FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE03FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFF81FFC1FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE03FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFF80FFC3FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE03FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFC01BFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFF807F87FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE019FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFF803F87FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE001FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFC01F0FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFE007FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFF9FFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'h0F0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFE003FFFFFFF9FFFFFFFF07FC03FFFFFFFC7FFFFFE0000001FFFFFFF8FFFFFFFE00001FFFFFFFF1FFFFFFFFF801FFFFFFFFF3FFFFFFF87E00FFFFFFFFF1FFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFF9FFFFFFFC01F000FFFFFFFC7FFFFFF0000000FFFFFFF8FFFFFFFC00001FFFFFFFF1FFFFFFFFE0007FFFFFFFF3FFFFFFE078003FFFFFFFF1FFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFE0FC01FFFFFF9FFFFFFF801C0007FFFFFFC7FFFFFF80000007FFFFFF8FFFFFFFFF001FFFFFFFFF1FFFFFFFF80001FFFFFFFF3FFFFFF0060000FFFFFFFF1FFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFC1FE007FFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'hFFFF00180007FFFFFFC7FFFFFFC0000007FFFFFF8FFFFFFFFF803FFFFFFFFF1FFFFFFFF00000FFFFFFFF3FFFFFC00400007FFFFFFF1FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFF07FF807FFFFF9FFFFFFE3000F807FFFFFFC7FFFFFFF8000003FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFE000007FFFFFFF3FFFFFC8007F003FFFFFFF1FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFF07FFC07FFFFF9FFFFFFE7003FC03FFFFFFC7FFFFFFFFF80003FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFE000003FFFFFFF3FFFFFFE01FF801FFFFFFF1FFFFFFE038007FFFFFFFFFFFFFFFFFFFFFFFE0FFFC07FFFFF9FFFFFFEF007FE03FFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h07FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFFC1FE003FFFFFFF3FFFFFFE03FFE01FFFFFFF1FFFFFFC1FF003FFFFFFFFFFFFFFFFFFFFFFFC1FFFC07FFFFF9FFFFFFFF81FFE03FFFFFFC7FFFFFFFFFFFF07FFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF87FF801FFFFFFF3FFFFFFE07FFE00FFFFFFF1FFFFFFC7FFC01FFFFFFFFFFFFFFFFFFFFFFF81FFFC07FFFFF9FFFFFFFF81FFF03FFFFFFC7FFFFFFFFFFFF0FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF8FFFC01FFFFFFF3FFFFFFE07FFF00FFFFFFF1FFFFFF8FFFE01FFFFFFFFFFFFFFFFFFFFFFF83FFFC07FFFFF9FFFFFFFF81FFF03FFFFFFC7FFFFFFFFFFFF1FFFFFFF8FFFFFFFFFC07FFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFFFF9FFFE01FFFFFFF3FFFFFFE07FFF807FFFFFF1FFFFFF9FFFE01FFFFFFFFFFFFFFFFFFFFFFF83FFFC07FFFFF9FFFFFFFF81FFF03FFFFFFC7FFFFFFFFFFFF1FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF1FFFF00FFFFFFF3FFFFFFE07FFF807FFFFFF1FFFFFF9FFFF00FFFFFFFFFFFFFFFFFFFFFFF03FFFC07FFFFF9FFFFFFFF81FFF03FFFFFFC7FFFFFFFFFC0C7FFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF3FFFF80FFFFFFF3FFFFFFE07FFFC07FFFFFF1FFFFFF3FFFF00FFFFFFFFFFFFFFFFFFFFFFE03FFFC07FFFFF9FFFFFFFF81FFE07FFFFFFC7FFFFFFFFC000FFFFFFFF8FFFFFFFFFC07FFFFFFFFF1FFFFFFF7FFFF807FFFFFF3FFFFFFE07FF;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFE0007FFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFF80001FFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFC000007FFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .lut_mask = 16'hFCF8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .lut_mask = 16'hE0C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2])

	.dataa(gnd),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'h3030;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout  = (!\vga_ins|ADDR [17] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [16])))

	.dataa(\vga_ins|ADDR [17]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [16]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0 .lut_mask = 16'h0004;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout 
// ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .lut_mask = 16'h4040;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .lut_mask = 16'h8080;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout  = (!\vga_ins|ADDR [17] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [16])))

	.dataa(\vga_ins|ADDR [17]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [16]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .lut_mask = 16'h0001;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout  = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1 .lut_mask = 16'h5000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .lut_mask = 16'hA000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout  = (!\vga_ins|ADDR [17] & (!\vga_ins|ADDR [18] & \vga_ins|ADDR [16]))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [16]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2 .lut_mask = 16'h0500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3] = (\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode496w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a 
// [2]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .lut_mask = 16'hAA8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .lut_mask = 16'hFE00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'h00F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout 
// ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .lut_mask = 16'h0500;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout  = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .lut_mask = 16'h5000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout 
// ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .lut_mask = 16'h5000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout 
// ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .lut_mask = 16'h0500;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # 
// ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hDA8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout  = (!\vga_ins|ADDR [17] & (\vga_ins|ADDR [18] & !\vga_ins|ADDR [16]))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [16]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0 .lut_mask = 16'h0050;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout )))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h3210;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & !\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(gnd),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h00A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h55555555555555555555555555555555555555555555555555555555415555555555555555555555555555555555555555555015555555555555555555555555555555555555555542555555555555555555555555555555555555555555815555555555555555555555555555555555555555550555555555555555555555555555555555555555555589555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554155555555555555555555555555555555555555555550155555555555555555555555555555555555555555425555555555555555555555555555555555555555558155;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h55555555555555555555555555555555555555550555555555555555555555555555555555555555555589555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554155555555555555555555555555555555555555555550155555555555555555555555555555555555555555425555555555555555555555555555555555555555558155555555555555555555555555555555555555555505555555555555555555555555555555555555555555895555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555541555555;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h55555555555555555555555555555555555550155555555555555555555555555555555555555555425555555555555555555555555555555555555555558155555555555555555555555555555555555555555505555555555555555555555555555555555555555555895555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555541555555555555555555555555555555555555555555501555555555555555555555555555555555555555554255555555555555555555555555555555555555555581555555555555555555555555555555555555555555055555555555555555555555;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h55555555555555555555895555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555541555555555555555555555555555555555555555555501555555555555555555555555555555555555555554255555555555555555555555555555555555555555581555555555555555555555555555555555555555555055555555555555555555555555555555555555555558955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555415555555555555555555555555555555555555555555015555555555555555555555555;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h1110;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # 
// ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .lut_mask = 16'hFF32;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000100000000000000000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h000000000000000000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000100000000000000A00000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000010000018000100000000008000000000000000000000000000010400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h0000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000400000000000000080000000000000000000000000000104000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000104000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000100000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h000000000000000000002024000000000000000000000000000000000000000000000000100000008040000000000080000000000000000000000000000100600000000000A000000000000000000000000000000000000000002002000000000000000000000000000000000000000000000000100000004008000000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000202010000000000080000000000000000000000000000100000000000000A00000000000000000000000000000000000000000202000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .lut_mask = 16'h0D08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h000000000000000000000000000104000010000000A000000400000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000800000000080000000800000000000000000000104000000000000A000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000100000000000800000000080000000000000200000000000000100000020000000A00000000000400000000000000000000000000000000000000000000000000000000000000000000000010000000010000000000080000000008000000000000000000000000000010200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h0000000000A000000008000000000000000000000000000400002000000000000000001000000000000000000000000008000000100000000000800000000080000000400000400000000000000100000000000000A000000008000000000000000000000000000200302000000000000000040002000000000000000200100210000000100000000000800000000080000000200000800000000000000101000000000000A000000000010000000000000000000000000000002000000000000000000800000000000000000200000000000000100000000000800000000080000000000000000000000000000100800100000000A000000000001000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h000000000000000000012000000000000000020400000000000000000200040040000000100000000000000000000080000000000020000000000000000100000000000000A0000001020000000000000000000000000000400020000000000000000000C0800000000000000000800000000000100000000000000000000080000000040000000000000000000102000800000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000200000000100000000000000000000080000000000000000000000000000101000000000000A00000000000000000000000000000000000000640200000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h0000000430000000000000000000022000000000100000000000800000000080000000002300000000000000000100310000000000A000000006200000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000800000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000800000000080000000000000000000000000000100000000000000A0000000000000000000000000000000000000000020000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h0000000000000000000000000000000000000000100000000400000000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000002100000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000100000000000000A000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000100000009800000000000080000000000000000000000000000140000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .lut_mask = 16'h3330;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000100080000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h000000000000000001004000000000000000000000000000000000000100000120000000100000001FFFFE0000000080000000000020000000000000000040000000000000A000000004000000000000000000000000000000000000000000000000202000100000000000000000000010000000100000002000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000080000000000000040000000000000100000000080200000000080000000040000000000000000000000000000000000A00000000000200000000000000000000000000001008000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h0000000000000000000000000000000000000000100000000040000000000080000000080001000000000000002002080000000000A000000000001000000000000000000000000080000000000000000001401100000000000000000004000004000000100000000000000000000080000000100000800000000000003400800040000000A00000000000080000000000000000000000000000000000000000000000000004000000000000000007F004000000100000000000800000000080000000000000400000000000000000000020000000A0000001044000000000000000000000000000000020000000000000010808000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000100000000000800000000080000000220100000000000000000004000000000000A000000220080000000000000000000000000000002000000000000000000001000000000000000000000080000000100000000000800000000080000000480040000000000000000000001000000000A000000000000000000000000000000000000400002000000000000000000000000000000000000000000080000000100000000000800000000080000000000020000000000000000000000000000000A000000400000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000800000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h000000000010000000000000000000000000000000A000000000010000000000000000000000000000002000000000000000000000000000000000000000000020000000100000000000800000000080000000A00000000000000000000100000000000000A000000200000100000000000000000000000000002000000000000000000000040000000000000000023200000000100000000000800000000080000000000000000000000000000100000000000000A00000080000800000000000000000000000100000200000000000000000000100000000000000000000000000000010000000000080000000008000000000000408000000000000010000;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h0000000000A000000400000080000000000000000000001040002000000000000000000000080000000000000000002000000000100000000000800000000080000000000000080000000000000100000000000000A000000000004080000000000000000000000040002000000000000000000002000000000000000000000020000000100000000000800000000080000000000000000000000000000100000004000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000100000000000800000000080000000000000000000000000000100000204000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h000000000000000000002000000000000000000000000000000000000004200000000000100000000000800000000080000000000000000000000000000100000004000000A000000000000000000000000000000000000000002000000000000000000021000000000000000008000000000000100000000000800000000080000000000000000000000000000100000004000000A000000000002000000000000000000000000040002000000000000000000000000000000000000000000200000000100000000000800000000080000000000000000000000000000100000004000000A00000000000200000000000000000000000004000200000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h0000000010000000000000000000000004000000100000000000800000000080000000000001000000000000000100000000000000A000000000002000000000000000000000000000002000000000000000001000000000000000000010400100000000100000000000800000000080000000000000080000000000000100000000000000A000000000000000000000000000000000000000002000000000000000000000000000000000000000400100000000100000000000800000000080000000000001080000000000000100000000000000A0000000000000800000000000000000000000000020000000000000000008000000000000000000004000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000100000000000800000000080000000000000000000000000000100000200000000A000000000002000000000000000000000000000002000000000000000000000000000000000000000400000000000100000000000800000000080000000000000000000000000000100000208000000A000000000002000000000000000000000000000002000000000000000000001000000000000000000000000000000100000000000800000000080000000000001000000000000000100000000000000A000000180000100000000000000000000000010002000000000000000000000080000000000000010000000000000100000000000800000000080;
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h0000000000000000000000000004000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000307000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000002000000800000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000800000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000100000010000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000040000011000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000040000002000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000010000040000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000220000000000000000040009000000000000000000038000000000100000000000000000000080000000001900000000000000000010064000000000A000000000980000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ) # 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .lut_mask = 16'hEEEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 .lut_mask = 16'h4540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .lut_mask = 16'hCC80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'h0E02;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a 
// [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .lut_mask = 16'hCC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ) # (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a 
// [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .lut_mask = 16'hFE00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .lut_mask = 16'h5450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000100000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000001000000000000000000000001FFFFFFFFFFFFFFF000000000003FFFFFFFFFF800000000003FFFFFFFFFF000000000007FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFC00000000000FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h0000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 .lut_mask = 16'h3210;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "lab7_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000008000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h0000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000080000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 .lut_mask = 16'hB800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 .lut_mask = 16'h0504;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ) # 
// ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .lut_mask = 16'hFF0E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(2'b00),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lab7_img_index.mif";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_fgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 3;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 144'h000000000000989898000FFFFFF000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF9FFFFFF3FFFFFC0FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0DFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFBE06FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87600FFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83D000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F000000FF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9_combout ) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .lut_mask = 16'hCC8C;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .lut_mask = 16'hAAA8;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .lut_mask = 16'h5540;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hBCB0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N2
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'h3210;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h1110;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFF87FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE27FFFFFFE3FFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h0D08;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'h3330;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ) # 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'hFCF8;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3BFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF479EFFDF7BFFEFFD5F7FEFFDF5ABEFBEFAFFF7FFFFFFFFFFEFFF7DFBEFEFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFE7FAFBAFBA3FFFEFEFBFD77FFF5F7FF5FFF5FFFEFFF7DFBEFFFFFFDFFFFFFFFFFFFFFFF467D2E2F87FC17FC60BFD3D2E2181701F87FF83C3FF0007FD07F82FC17D2FFD3FFFFFFFFFFFFFFFFFFFFFFFFFC6C607C7C23FFC1FD07F8F8FFF1F83F9FFF1FFFD07F80FC07D2FFD2FFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFFFC81E3D1E01F00FFC403FE3E1F1880E8078FFE01C1FF8007FE01E01700BE3FFF1FFFFFFFFFFFFFFFFFFFFFFFFFC7E0038F803FF807E01FC70FFF1E01F1FFF1BFFE01E01700BF1FFE1FFFFFFFFFFFFFFFFC00E3D1C00E007FC003FE3E1F180070038FFC00C1BF8007FC00A00F007E3FFF1FFFFFFFFFFFFFFFFFFFFFFFFF4360018F003FF003C00FC70FFF1C00F1FFF1BFFC00E00F007F1FFE1FFFFFFFFFFFFFFFF810A3D1C78C2C5FC122FE3E1F182C61438FFC28F1FF8007FC78468A143E3FFF1FFFFFFFFFFFFFFFFFFFFFFFFF83E0B18E1C3FD1E38707C70FFF1C3871FFF1BFFC58C6821C3F1FFE1FFFFFFFFFFFFFFFFC7C43D187843E3FE1E1FE3E;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h1F187C63E08FF87C71FFFF8BF8F8C7C43E3E3FFF1FFFFFFFFFFFFFFFFFFFFFFFFD83E1F18E3C3FE2E18F87C70FFF187C71FFF1BFF8F847C43E3F1FFE1FFFFFFFFFFFFFFFFC7C43D18FC4743FE3E1FE3E1F186C63F18FF87C71FFFF0FF8FCC7C47E1E3FFF1FFFFFFFFFFFFFFFFFFFFFFFFF81E1F0847E3FE3F18FC7C70FFF18FC31FFF1BFF8F4C3C4763F1FFE1FFFFFFFFFFFFFFFFC7C63D18EC43DFFE3E2FE3E1F18FC7DF18FF8FC71FFFE1FF87F47BFFF1E3FFF1FFFFFFFFFFFFFFFFFFFFFFFFF91E3F1847E3FFDF1F7C7C70FFF08EC71FFF1BFF87FC5BFFC1F1FFE1FFFFFFFFFFFFFFFFC7A23D18EC61D7FE243FE3E1F18F87FF18FF0FC11FFFC3FF83AC19D;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'hFF1E3FFF1FFFFFFFFFFFFFFFFFFFFFFFFF11E3C1847E3FFFF13F47C70FFF08FC31FFF1BFFC3AC1BDFB1F1FFE1FFFFFFFFFFFFFFFFCFE23D18FC602FFE207FE3E1F1880E0018FF8FE11FFFC3FFC05C07C001E3FC31FFFFFFFFFFFFFFFFFFFFFFFFF116203847E3FE0018007C70FFF18FE31FFF1BFFC05C07C001F1FC61FFFFFFFFFFFFFFFFCFE23D18FC500FFE00FFE3E1F180120018FE8FE31FFF87FFE01E00C001E3EDF1FFFFFFFFFFFFFFFFFFFFFFFFD18E0078C7E3FE0018007C70FFF10FE31FFF1BFFC01E00C001F1EDE1FFFFFFFFFFFFFFFFCFE23D18FC5807FE03FFE3E1F1807A0018FF0DE11FFF0FFFF80E80C001E3D001FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFA001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFD82FFFFFFF83FFF1BFFFFFFFFFFFFFFA001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFF7FFF87FFFFFFFFFFFFFFD802FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFF87FFFFFFF87FFF3FFFFFFFFFFFFFFFC802FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFEBFFF7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hFE30E01F847E3FE0018007C70FFF18FE31FFF1BFFF80E80C001F1F001FFFFFFFFFFFFFFFFC7A23D18EC7F03FE3CFFE3E1F187FE3D18FF8FC71FFE1FFFF60FB045F1E3E001FFFFFFFFFFFFFFFFFFFFFFFFE38E1E78C7E3FE2F18B47470FFF08FC51FFF1FFFFE0FB047A1E1E001FFFFFFFFFFFFFFFFC7C63D18FC77C7FE3E1FE2E1D18BCE3F18FF8FC71FFC3FFFAE8DFC47E1E2C001FFFFFFFFFFFFFFFFFFFFFFFFC38A3E3847E3FE3F18F87470FFF086C71FFF1BFFFF8FF847E3E18001FFFFFFFFFFFFFFFFC7C61E18FC63E3FA3E3FE1E1E10FC61C18FF8BC71FFC7FFF47CC7C63E3E38021FFFFFFFFFFFFFFFFFFFFFFFFE3462F1883C3FE3F18F47870FF518FC;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h71FFF1FFF07CC3C6360E18021FFFFFFFFFFFFFFFFC3871E1878E0C7FE2E3FF1E0E106851E38FF45871FFC6FFFC78C3C23C3C38FF1FFFFFFFFFFFFFFFFFFFFFFFFC7C41E18E3C3FD1E2878F871FDA1C58717FF1EFFC78C3C63C3C08FA1FFFFFFFFFFFFFFFFC10B001C20E087F6085FC00101810F0838FFC10407F8FFFFC30E10D086030FF1FFFFFFFFFFFFFFFFFFFFFFFFC7C70C38E183FF0C3C2080407D01C10C07FF1F7FC30E10D086010FC1FFFFFFFFFFFFFFFFC00F001A01F00FFE007FF00201C00E8078FFE01C07F8FD7FE01600F002030FF1FFFFFFFFFFFFFFFFFFFFFFFF47C30078F003FF803E0180407E01E01C07FF197F801E00F006010FE1FFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hFFFFFFFFF481FC11C02F81FFF81FFF81201E03F40F8FFF02C07F8F8FFC02F01F81E130FF1FFFFFFFFFFFFFFFFFFFFFFFFCBE380F8F823FFC0FD0380407F01F02C07FF117FD02F01F81E130FE1FFFFFFFFFFFFFFFFB5DFBB5EBDF7EFFF7AFFFFFC75EF5FAFF8FFEF5F1FF8FC7FEF5FFDFBEFEF0DF1FFFFFFFFFFFFFFFFFFFFFFFFB7FBFD78FFCBFFFF7EBFB951FEF7FF5D17FF01FFEF5FFDFBEFFF0FE1FFFFFFFFFFFFFFFFFEFFF7FFCFFF7FFFE7FFFE7FBFFCFFF7F8FFFEFF1FF8FC7FFEFFEFFF7FFF8FD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F8FEFFFFF3FFDFEFF0FFBFFEFF1FFF02FFFCFFEFFF7FFF8FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'hFFFFFFFFFF8FFFFFF1FF878BFFFFFFFFFFFFF85F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF0FFFFFFFF1FFF07FFFFFFFFFFFFFF85A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFF1FF430FFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF1FFFFFFFF1FFF0FFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFF1FFC01FFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFF81FFFFFFF81FFF1FFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFF3FFE03FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFE0FFF0382FE0360BFE9F83F800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFF0783FF0360FFDCF83F800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFD0783FF0360FFE0F83F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F60781FB0360FFC0F83E01FFA0FF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EE0F41BF03603EE0F83607FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FC0DC0FA03F07FC0F83C07FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81780FC04803D03F81F83C0FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001BC00003700003F83C0FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00037600003F80003F83C17FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FD00083F80007F83C1FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFF80183FC000FF83C1FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFF40347FF003FF87C1FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FFFFF9BBBFFF3FFFFBC1FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFBFFFFBDFEE6FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FF43FF87C1F007F87FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5000FF82FF83C18003F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007F82FF83A00001F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F82FF83600001F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001F82FF83600100F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFF01F81F82FF83601FC0B83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F40F82FF83603FE0F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FA0F82FF83603FE0783FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F60782FF83607FE0783FFFFFE0FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FD0782FF83607FD0783FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFF0782FF83607FE0783FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0DFF0382FF8360FFE0F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF0782FF8360FFE0F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17FF0582FF8360E780F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF0782FF8360B801783FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF8782FF83608001F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF8782FF83600003F83FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF8782FF8360000EF83FFFFFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF0782FF8360003FF83FFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17FF0582FF836003DFF83FF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF0782FF83603DFFF83FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hEA62;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5_combout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7_combout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h3120;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .lut_mask = 16'hAA80;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ) # 
// ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'hF3F2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .lut_mask = 16'h0D08;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000080000000000000000000000000000000000000000000000000000000000000810000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00004000000220000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010400000020000000000000000000000000000000000000000000000000000000000000400400000000000000000000000000000000000000000000000000000000000000000000000000000000000002040000002200000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220000000220000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 .lut_mask = 16'h0D08;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ) # (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .lut_mask = 16'h0F0C;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ) # 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .lut_mask = 16'hFFE0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000048000822040004820000020800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002080104800082200000082000002080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000080008220002048200000208000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004080100800082208040082000002080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400010080008220808088200000208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001028000822080000820000020800000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000400010280008220800108200000208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001028000022000020820000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000102000082200004082001FF2080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000001028000822000000020080000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000100800082200040080020000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080000220140008200000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h000801008000020080000820800000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000104800102208000002100000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000208000480000220802088200000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402048101022000008822002F2080;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102002000408822020020800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001020408408002204040082000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001500040480200248108240800208000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800010400002100001082408002080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040002020000210000208240000208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000400000020800040824100020800000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000010008010008204000800041000208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000801000402020200000020100020800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020800010028004080028400002080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000002400000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000006002C0028140808028000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000801000000804120000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080800082410002082000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000400000800000010820000020800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020800082200000882000002080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080001080008220000088200000208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h01008010800082200340082000002080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102000800008220102040000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400088000822000204820000020800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002040204800082204000082000002080;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000440400000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000002200000000000000000000000000000000000000000000000000000000000004008040780340010F0008000021401A020004818002FD000780780240000004000000000000000000000000040085020320001600580104000406804000400006807802C000000400000000000000000420000102080000600000000008000080001020200000001021000800000000000000000000000000000000044020000022004080000010000110210000000000210008000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000121012011008044000000111000800488020141008004020020010002000210000000000000000000000000002002890020080420104500011201110011000001000100020002100000000000000000002101000A0040400202001118005002880400C1008004040080080042000010000000000000000000000000022001880020100240084500011000810011000000C00A0002000210000000000000000010210103000400402002001118242102880020410080040050428214220002100000000000000000000000008020A088182000C0850045000110205100110000508282142200021000000000000000002840018480002040210200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h111044200088080051003C000808040422020002100000000000000000000000008020108A042020010000450001104051001100080844442022000210000000000000000044410180440020400102001110042201880800510000080000004002020002100000000000000000000000008021108400202201080445000100041100110008000044001200021000000000000000004421018844200002200200111004000088088411000000084004000012000210000000000000000000000000012010804200001100444500010884110011000040040000120002100000000000000000402101084009004242020011104057D18800841100001008124081;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h7A120002100000000000000000000000011021418442000BD03E4445000108043100110008104081721200021000000000000000000221010842000000000200111000400188008411000820040040040012000210000000000000000000000001102000844220000000044500010884310011000400400400020002100000000000000000022101084100800004020011100000018800801100084002012004001200C0100000000000000000000000001080008442202000000441000110843100110000012004001200C010000000000000000002210108400040000002020110000001880084110010800000880C00120000100000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000008800000000000008000000008000110000000000000000001000000000000000000000000000000000000000000000000000000004001020000000000000000000000000000000000000000000000000000000000000000800000000800010000000000000000000000000000000000000000000000000000000000000000000002000000000048000000000000000FF4000000000000000000000000000000020000000000000008000000008000400000000000000005F40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h0200A000840220200000044500010884310011000100800C00120200100000000000000000402101084010000248020210100922D188008411002100006002044A0000001000000000000000000000000228A12484422022D10A44050001080411001100002082046A12000010000000000000000044010108400420020002020010042201880804410042000200008400120000100000000000000000000000002800008442202201080405000000040100010002081084001200001000000000000000004441218006202002220202101004000188000051000200004044442202080010000000000000000000000000206001802420000188048500000804;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h5100110000000044220200001000000000000000002841410482040002420014001048412088004851008400044802821404005A000000000000000000000000040441208A002001200481050002100841001100040842861424005200000000000000000000100140000040200000000000001002880400000080000000800000201080100000000000000000000000004400028A0020100240080404001400804011400400800000201080100000000000000000009001001100402004010000140080048802004040881000002009002010821000000000000000000000000044300089002008002018040420120080401180000020090060108210000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h000000000001081100208080100800810012010000880100404080000000001080A0108210000000000000000000000000022800888020040000280404201100004011000000101080A11082000000000000000002040224084022000420002041408402208800441100880000840400201050821000000000000000000000000100021008448001100882111001404410001000008404402212508210000000000000000000000000000000000000000000000000880000110008040000000000001080100000000000000000000000000000008800000000000000000000000100102000000000000010801000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000008800001100840000000000000000521000000000000000000000000000000008000000000000010000000011001040000000000000085A10000000000000000000000000000000000000000000000000000000110000000000000000000800100000000000000000000000000000008800000000000000000000002100108000000000000000001000000000000000000000000000000000000000000000000088000001000000000000000000040010000000000000000000000000000000800000000000000810000000010011000000000000000400100000000000000000000000000000000000000000000000008000001200201000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hCBC8;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 .lut_mask = 16'h3202;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout  & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .lut_mask = 16'hE0C0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hFC22;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & 
// !\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a112 ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a112 ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~16_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 .lut_mask = 16'h0302;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'h0B08;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000004000020800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000408002080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h0000000000000000000002820400208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022007F208000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082000000080;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008200000008000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820080000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028003CFFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22_combout ) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .lut_mask = 16'hCC8C;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .lut_mask = 16'hF0E0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .lut_mask = 16'h5540;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ) # 
// ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .lut_mask = 16'hCFCE;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 12;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 4095;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 12;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ) # ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~30_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~31_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32 .lut_mask = 16'h000E;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000F87C007C1F800F87C000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000F87C007C1FC03FC7C000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F001F87C007C1F001F07C000001F0000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000F87C007C1F001F07C000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000F87C007C1F077F07C000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000F87C007C1F27FE07C000001F000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000003E000787C007C1F7FFE07C000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000787C00FC1FFFFC07C000003F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E00078FC007C1FFFF007C002009F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000000000000000000000000000000007E000F87C007C1FFFD00FC007FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000F87C007C1FFD8007E00FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E800F87C00FC1FC80007C07FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108000000000001A00000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000660001000500A0180050000001500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC003C007A3E0FFC0FA000003F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF007C007C3E3FFC07C000001F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000001FFF80FC007E1F7FFE07C000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC07C007C1FFFFE07C000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE07C007C1FFEFF07C000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00FE77E07C007C1FECBF07C000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC07F0FC007C1FC01F0FE000003F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F801F07C007C1FE01F87C000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F801F87C007C1F803FC7C000001F00;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h05F000F87C007C3F000807C07FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F800F87D00FC1F00000FC07FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000F87D01FC1F001F07C1FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F801F87E00FC1F001F07C1FFD09F00;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FC01F83E00FE1F801F07C1F8001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC03F03F01FC0F803E07C1FC003F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017E27E03F87FC0FDB7E07C3F0001F0000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE03FFFFC0FFFFC07C3F0001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC01FFFFC07FFFC07C3E0001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF800FFF7C07FFF807C3E0001F000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000FFF0007FE7C03FFF00FE3E0001F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0003FC3800FFF00F87E0001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016400026810008D400503E0001F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hD9C8;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hF858;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000387800000000000000000000000000000000000000000000000000000000000000000000000000000000000001E00000001C000000000000000000000000000000000000000000000000000000000000398040800004A0001000040C0402A024000003424005028008400401A00C000800000000000000000000000001810A80009E002800A00002000001400000000009400401200C000800000000000000003998C0C07803F0079F000C0C0C63F03E0F0007C7C007FF800F807C03F00C000D00000000000000000000000003818FCB0BDC003E01FA0346001E07C07001F0001F807C03E00C000C0000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h000000000B7E1C1E1FE0FF003BF803C3E0EFFF07F87001FE3E007FF801FF1FE0FF01D000E0000000000000000000000000781DFC707FC007F81FE038E000E1FE0E000E0003FE3FE0FF00F001E0000000000000000BFF9C1E7FF1FF803FFC01C3E0E7FF8FFC7003FF3E007FF803FF1FF2FF81D002E00000000000000000000000003C1FFE70FFC00FFC3FF038E000E7FF1E000E0007FF1FF0FFC0F001E0000000000000000FEF1C1E3871EB803F1C01C3E0E7CB9E7C7007CF0E007FF80B873871E3C1D000E00000000000000000000000007E1F0F73E3C00E1C78F038E000E7D78E000E000B877879E3C0F001E0000000000000000B839D1E787FE1C01C1E01C3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'hE0EF839C3E7007C38E0043F00707383BC1E1D000E00000000000000000000000007C1F0F71E3C01C3EF8FC38E000EF838E000E000707B83BC3C0F001E0000000000000000B839C1E783B81C01E3E01C3E0EFC39C0E7007078E0001F00F033C3FA1F1D000E00000000000000000000000007F1E0E73A3C01C1E703838E000FF038E000E000703383BA3C0F001E0000000000000000B839C1E703BC0405C1C01C3E0EF43801F7007038E0003F00780380802E1D000E00000000000000000000000016E1D0F7781E0000E003838E000E7038E000E000F80B80801E0F001E0000000000000000B81DC1E7039E4001C3C01C3E0EF3F880E700703CE0007C007C83F10;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h84E1D000E0000000000000000000000000EF1C9E7381E0140E013838E000E783CE000E0003CA3F3088E0F001E0000000000000000B41DC1E7039FC005DFA01C3E0EF7F1FFE700701CE0003C003F83FA3FFE1D000E0000000000000000000000000EE1DFC7381C03FFE7FF838E000F701CE000E0003F83FA3FFF0F001E0000000000000000B41DC1E7038FF005FF001C3E0EFFE1FFE700705EE00078001FE1FE3FFE1D002E0000000000000000000000000E73FFA7B81C01FFE7FF83CE000E701CE000E0001FE1FE3FFE0F003E0000000000000000B41DC1E7038BF805FD001C1F0EFFA1FFE700701CE000F00017F07F3FFE1D0FFE00000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h000001FFF00000000000000000000000000000007000000000000007C00000007C000E0000000000000001FFE000000000000000000000000000000000000000000000000020000000000780000000000000017FC00000000000000000000000000000003000000000000007A00000007A000C00000000000000007FC000000000000000000000000000000000000000000000000010000000000B000000000000000000800000000000000000000000000000001000000000000006400000006000000000000000000000A080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h01C71FE873C1C01FFE7FF838E000F701CE000E00007F0FF3FFE0F0FFE0000000000000000B81DC0E703C2F805D8401C1E0EFF29C0E700F038E001E00001F80FB94F3D5FFE0000000000000000000000001C71EC27381C01C0E713838E000E7838E000E00005F00FB91E1F5FFE0000000000000000B83BC0EF03D03805C3C01C1F0EF031C0E7007839E003C00000F103B81E1C3FFE0000000000000000000000001C73C0C7381C01C1E703838E000EF039E001E000007007B81C1F3FFE0000000000000000B839E1E7039C1C01C1C01E1E3E703FC1E700F038E0078000383383BC1C1C7FDE0000000000000000000000005C39C0E7BC3C03C0E703878E000F743;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h8E000E0003C37839C1C1EFFDE0000000000000000BC78E1EF871C3A03C1C02E1E5E7878E5C7003878E00380003877C39C3E3D724F0000000000000000000000003839E1F71E7C00E1CF87078F801E3C79E000E0003C73C39C3C3EF29F0000000000000000BEF0FFE3DFBF7801F7800FFEFF3EF0F7C7003EF7FC0700007CF1EF0F79FCF02E000000000000000000000000783CF3C71E7C00F3C3DF7FBF80FE3EF3F800E0003CF1EF0F79FEF01E0000000000000000BFF0FFE1FE0FF001FF800FFDFE3FF07F87001FE3F80700003FE1FF0FF9FCF00E000000000000000000000000383CFFA70FFC007F81FE7FBF81FE1FE3F800E6001FE1FF0FF9FEF01E0000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000037E03EE0FC07E0007E0007EDFE1FC03F87000FC3F80783400FC1FE07E1ECF00E000000000000000000000000B01C7F4707DC003F81FC7FBF80FE0FC3F800EE000FC0FE07E1ECF01F00000000000000001400000008040000000004680000000107000800E00703C0040084002028F00E0000000000000000000000002018400F020000220004000E80820800F000FF00040080000008F01E00000000000000000000000000000000000000000000000007000000E00F0380000000000000700E00000000000000000000000000000007000000000000001E00000001E000FC00000000000000701E000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000007000000E0078F0000000000000078CE0000000000000000000000000000000F000000000000000E00000000E000F800000000000000781E0000000000000000000000000000000000000000000000000F800000E003EF800000000000007FFE00000000000000000000000000000007000000000000002F00000000E000F000000000000000FFFE00000000000000000000000000000000000000000000000007000001E007FE800000000000003FFE00000000000000000000000000000007800000000000007E0000000FE000E0000000000000003FFE00000000000000000000000000000000000000000000000007800000C001FC000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33_combout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000058000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000FE800000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h001780000001C0000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F80000001E0000000000000000000000000000000000000000000000000000000000001E7800000000000000000000000000000000000000000000000000000000000000000000000000000000000000F80000001C000000000000000000000000000000000000000000000000000000000000787C00000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000001C0000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ) # (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout )))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .lut_mask = 16'h0F0A;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ) # 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39 .lut_mask = 16'hFFC8;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 .lut_mask = 16'hE0C0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hFC22;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000003F8001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h000000000000000000000501F8001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F81FC809F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E0FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C1FFFFFF00;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C0FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C07FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C03FFFFF0000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078017FFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000430040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "data_home_screen.mif";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 3;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'h4540;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37_combout ) # 
// (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 .lut_mask = 16'hF0B0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout  & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 .lut_mask = 16'hF0E0;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout  = (!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ) # ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 .lut_mask = 16'h0F08;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 (
// Equation(s):
// \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout  = (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ) # 
// ((!\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ) # 
// (\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ))))

	.dataa(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ),
	.datab(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ),
	.datac(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 .lut_mask = 16'hAFAE;
defparam \vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ,\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ,
\vga_ins|img_data_home_screen_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "index_home_screen.mif";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 288'h0000000000000000000000101010009D9D9D0000000000002121210002121210001B1B1B;
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N28
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[0]~0 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[0]~0_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [0])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [0])) # (!\learn_song_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[0]~0 .lut_mask = 16'hF1E0;
defparam \vga_ins|select_display_image_init|selected[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y60_N29
dffeas \vga_ins|bgr_data[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N2
cycloneive_lcell_comb \vga_ins|r_data[0]~0 (
// Equation(s):
// \vga_ins|r_data[0]~0_combout  = (\vga_ins|b_data[1]~2_combout  & ((\vga_ins|bgr_data [0]) # ((!\vga_ins|pressed_g~combout  & \vga_ins|b_data[6]~3_combout )))) # (!\vga_ins|b_data[1]~2_combout  & (!\vga_ins|pressed_g~combout  & 
// (\vga_ins|b_data[6]~3_combout )))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|pressed_g~combout ),
	.datac(\vga_ins|b_data[6]~3_combout ),
	.datad(\vga_ins|bgr_data [0]),
	.cin(gnd),
	.combout(\vga_ins|r_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[0]~0 .lut_mask = 16'hBA30;
defparam \vga_ins|r_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N4
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[1]~1 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[1]~1_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [1])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [1]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[1]~1 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y60_N5
dffeas \vga_ins|bgr_data[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N10
cycloneive_lcell_comb \vga_ins|r_data[1]~1 (
// Equation(s):
// \vga_ins|r_data[1]~1_combout  = (\vga_ins|b_data[6]~3_combout  & (((\vga_ins|bgr_data [1] & \vga_ins|b_data[1]~2_combout )) # (!\vga_ins|pressed_g~combout ))) # (!\vga_ins|b_data[6]~3_combout  & (((\vga_ins|bgr_data [1] & \vga_ins|b_data[1]~2_combout ))))

	.dataa(\vga_ins|b_data[6]~3_combout ),
	.datab(\vga_ins|pressed_g~combout ),
	.datac(\vga_ins|bgr_data [1]),
	.datad(\vga_ins|b_data[1]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|r_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[1]~1 .lut_mask = 16'hF222;
defparam \vga_ins|r_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N8
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[2]~2 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[2]~2_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [2])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[2]~2 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y60_N9
dffeas \vga_ins|bgr_data[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[2] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N14
cycloneive_lcell_comb \vga_ins|r_data[2]~2 (
// Equation(s):
// \vga_ins|r_data[2]~2_combout  = (\vga_ins|b_data[6]~3_combout  & (((\vga_ins|bgr_data [2] & \vga_ins|b_data[1]~2_combout )) # (!\vga_ins|pressed_g~combout ))) # (!\vga_ins|b_data[6]~3_combout  & (((\vga_ins|bgr_data [2] & \vga_ins|b_data[1]~2_combout ))))

	.dataa(\vga_ins|b_data[6]~3_combout ),
	.datab(\vga_ins|pressed_g~combout ),
	.datac(\vga_ins|bgr_data [2]),
	.datad(\vga_ins|b_data[1]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|r_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[2]~2 .lut_mask = 16'hF222;
defparam \vga_ins|r_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N16
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[3]~3 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[3]~3_combout  = (\free_play_mode~input_o  & (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [3])) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [3])) # (!\learn_song_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\free_play_mode~input_o ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\learn_song_mode~input_o ),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[3]~3 .lut_mask = 16'hCDC8;
defparam \vga_ins|select_display_image_init|selected[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y60_N17
dffeas \vga_ins|bgr_data[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[3] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N30
cycloneive_lcell_comb \vga_ins|r_data[3]~3 (
// Equation(s):
// \vga_ins|r_data[3]~3_combout  = (\vga_ins|b_data[1]~2_combout  & ((\vga_ins|bgr_data [3]) # ((!\vga_ins|pressed_g~combout  & \vga_ins|b_data[6]~3_combout )))) # (!\vga_ins|b_data[1]~2_combout  & (!\vga_ins|pressed_g~combout  & 
// (\vga_ins|b_data[6]~3_combout )))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|pressed_g~combout ),
	.datac(\vga_ins|b_data[6]~3_combout ),
	.datad(\vga_ins|bgr_data [3]),
	.cin(gnd),
	.combout(\vga_ins|r_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[3]~3 .lut_mask = 16'hBA30;
defparam \vga_ins|r_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N12
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[4]~4 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[4]~4_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [4])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [4]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\learn_song_mode~input_o ),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[4]~4 .lut_mask = 16'hFE04;
defparam \vga_ins|select_display_image_init|selected[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y60_N13
dffeas \vga_ins|bgr_data[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[4] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N18
cycloneive_lcell_comb \vga_ins|r_data[4]~4 (
// Equation(s):
// \vga_ins|r_data[4]~4_combout  = (\vga_ins|b_data[1]~2_combout  & ((\vga_ins|bgr_data [4]) # ((!\vga_ins|pressed_g~combout  & \vga_ins|b_data[6]~3_combout )))) # (!\vga_ins|b_data[1]~2_combout  & (!\vga_ins|pressed_g~combout  & 
// (\vga_ins|b_data[6]~3_combout )))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|pressed_g~combout ),
	.datac(\vga_ins|b_data[6]~3_combout ),
	.datad(\vga_ins|bgr_data [4]),
	.cin(gnd),
	.combout(\vga_ins|r_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[4]~4 .lut_mask = 16'hBA30;
defparam \vga_ins|r_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \vga_ins|r_data[5]~5 (
// Equation(s):
// \vga_ins|r_data[5]~5_combout  = (!\vga_ins|pressed_f~5_combout  & ((\vga_ins|pressed_e~7_combout ) # (!\vga_ins|pressed_d~combout )))

	.dataa(gnd),
	.datab(\vga_ins|pressed_f~5_combout ),
	.datac(\vga_ins|pressed_d~combout ),
	.datad(\vga_ins|pressed_e~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|r_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[5]~5 .lut_mask = 16'h3303;
defparam \vga_ins|r_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \vga_ins|r_data[5]~6 (
// Equation(s):
// \vga_ins|r_data[5]~6_combout  = (\vga_ins|pressed_a~8_combout ) # ((\vga_ins|r_data[5]~5_combout  & !\vga_ins|pressed_g~combout ))

	.dataa(gnd),
	.datab(\vga_ins|r_data[5]~5_combout ),
	.datac(\vga_ins|pressed_g~combout ),
	.datad(\vga_ins|pressed_a~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|r_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[5]~6 .lut_mask = 16'hFF0C;
defparam \vga_ins|r_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N12
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[5]~5 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[5]~5_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [5])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [5])) # (!\learn_song_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[5]~5 .lut_mask = 16'hF1E0;
defparam \vga_ins|select_display_image_init|selected[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N13
dffeas \vga_ins|bgr_data[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[5] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \vga_ins|r_data[5]~7 (
// Equation(s):
// \vga_ins|r_data[5]~7_combout  = (\vga_ins|b_data[1]~2_combout  & (((\vga_ins|bgr_data [5])))) # (!\vga_ins|b_data[1]~2_combout  & (\vga_ins|r_data[5]~6_combout  & ((!\vga_ins|pressed_b~combout ))))

	.dataa(\vga_ins|r_data[5]~6_combout ),
	.datab(\vga_ins|b_data[1]~2_combout ),
	.datac(\vga_ins|bgr_data [5]),
	.datad(\vga_ins|pressed_b~combout ),
	.cin(gnd),
	.combout(\vga_ins|r_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[5]~7 .lut_mask = 16'hC0E2;
defparam \vga_ins|r_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N16
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[6]~6 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[6]~6_combout  = (\free_play_mode~input_o  & (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [6])) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [6])) # (!\learn_song_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\free_play_mode~input_o ),
	.datac(\learn_song_mode~input_o ),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[6]~6 .lut_mask = 16'hABA8;
defparam \vga_ins|select_display_image_init|selected[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N17
dffeas \vga_ins|bgr_data[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[6] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N0
cycloneive_lcell_comb \vga_ins|r_data[6]~8 (
// Equation(s):
// \vga_ins|r_data[6]~8_combout  = (\vga_ins|b_data[6]~3_combout  & (\vga_ins|b_data[1]~0_combout  & ((\vga_ins|bgr_data [6]) # (!\vga_ins|b_data[1]~2_combout )))) # (!\vga_ins|b_data[6]~3_combout  & ((\vga_ins|bgr_data [6]) # ((!\vga_ins|b_data[1]~2_combout 
// ))))

	.dataa(\vga_ins|b_data[6]~3_combout ),
	.datab(\vga_ins|bgr_data [6]),
	.datac(\vga_ins|b_data[1]~0_combout ),
	.datad(\vga_ins|b_data[1]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|r_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[6]~8 .lut_mask = 16'hC4F5;
defparam \vga_ins|r_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N6
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[7]~7 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[7]~7_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [7])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [7]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[7]~7 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N7
dffeas \vga_ins|bgr_data[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[7] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N20
cycloneive_lcell_comb \vga_ins|r_data[7]~9 (
// Equation(s):
// \vga_ins|r_data[7]~9_combout  = (\vga_ins|b_data[6]~3_combout ) # ((\vga_ins|b_data[1]~2_combout  & \vga_ins|bgr_data [7]))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|b_data[6]~3_combout ),
	.datac(gnd),
	.datad(\vga_ins|bgr_data [7]),
	.cin(gnd),
	.combout(\vga_ins|r_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|r_data[7]~9 .lut_mask = 16'hEECC;
defparam \vga_ins|r_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N22
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[8]~8 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[8]~8_combout  = (\learn_song_mode~input_o  & (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [8])) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [8])) # (!\free_play_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\learn_song_mode~input_o ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\free_play_mode~input_o ),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[8]~8 .lut_mask = 16'hCDC8;
defparam \vga_ins|select_display_image_init|selected[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N23
dffeas \vga_ins|bgr_data[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[8] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N12
cycloneive_lcell_comb \vga_ins|g_data[0]~0 (
// Equation(s):
// \vga_ins|g_data[0]~0_combout  = (\vga_ins|bgr_data [8] & \vga_ins|b_data[1]~2_combout )

	.dataa(\vga_ins|bgr_data [8]),
	.datab(gnd),
	.datac(\vga_ins|b_data[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|g_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[0]~0 .lut_mask = 16'hA0A0;
defparam \vga_ins|g_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N2
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[9]~9 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[9]~9_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [9])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [9]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\learn_song_mode~input_o ),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[9]~9 .lut_mask = 16'hF0E4;
defparam \vga_ins|select_display_image_init|selected[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N3
dffeas \vga_ins|bgr_data[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[9] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N24
cycloneive_lcell_comb \vga_ins|g_data[1]~1 (
// Equation(s):
// \vga_ins|g_data[1]~1_combout  = (\vga_ins|b_data[1]~2_combout  & \vga_ins|bgr_data [9])

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data [9]),
	.cin(gnd),
	.combout(\vga_ins|g_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[1]~1 .lut_mask = 16'hAA00;
defparam \vga_ins|g_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N2
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[10]~10 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[10]~10_combout  = (\learn_song_mode~input_o  & (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [10])) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [10])) # (!\free_play_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\learn_song_mode~input_o ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\free_play_mode~input_o ),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[10]~10 .lut_mask = 16'hCCD8;
defparam \vga_ins|select_display_image_init|selected[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N3
dffeas \vga_ins|bgr_data[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[10] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N4
cycloneive_lcell_comb \vga_ins|g_data[2]~2 (
// Equation(s):
// \vga_ins|g_data[2]~2_combout  = (\vga_ins|b_data[1]~2_combout  & \vga_ins|bgr_data [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|b_data[1]~2_combout ),
	.datad(\vga_ins|bgr_data [10]),
	.cin(gnd),
	.combout(\vga_ins|g_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[2]~2 .lut_mask = 16'hF000;
defparam \vga_ins|g_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N6
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[11]~11 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[11]~11_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [11]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\free_play_mode~input_o ),
	.datac(\learn_song_mode~input_o ),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[11]~11 .lut_mask = 16'hFE02;
defparam \vga_ins|select_display_image_init|selected[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N7
dffeas \vga_ins|bgr_data[11] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[11] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N24
cycloneive_lcell_comb \vga_ins|g_data[3]~3 (
// Equation(s):
// \vga_ins|g_data[3]~3_combout  = (\vga_ins|b_data[1]~2_combout  & \vga_ins|bgr_data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|b_data[1]~2_combout ),
	.datad(\vga_ins|bgr_data [11]),
	.cin(gnd),
	.combout(\vga_ins|g_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[3]~3 .lut_mask = 16'hF000;
defparam \vga_ins|g_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N10
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[12]~12 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[12]~12_combout  = (\learn_song_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [12])))) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [12])) # (!\free_play_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(\learn_song_mode~input_o ),
	.datab(\free_play_mode~input_o ),
	.datac(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[12]~12 .lut_mask = 16'hF1E0;
defparam \vga_ins|select_display_image_init|selected[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N11
dffeas \vga_ins|bgr_data[12] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[12] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N20
cycloneive_lcell_comb \vga_ins|g_data[4]~4 (
// Equation(s):
// \vga_ins|g_data[4]~4_combout  = (\vga_ins|b_data[1]~2_combout  & \vga_ins|bgr_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|b_data[1]~2_combout ),
	.datad(\vga_ins|bgr_data [12]),
	.cin(gnd),
	.combout(\vga_ins|g_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[4]~4 .lut_mask = 16'hF000;
defparam \vga_ins|g_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N18
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[13]~13 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[13]~13_combout  = (\learn_song_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [13])))) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\free_play_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\learn_song_mode~input_o ),
	.datab(\free_play_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[13]~13 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N19
dffeas \vga_ins|bgr_data[13] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[13] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N28
cycloneive_lcell_comb \vga_ins|g_data[5]~5 (
// Equation(s):
// \vga_ins|g_data[5]~5_combout  = (\vga_ins|b_data[1]~2_combout  & \vga_ins|bgr_data [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|b_data[1]~2_combout ),
	.datad(\vga_ins|bgr_data [13]),
	.cin(gnd),
	.combout(\vga_ins|g_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[5]~5 .lut_mask = 16'hF000;
defparam \vga_ins|g_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N30
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[14]~14 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[14]~14_combout  = (\learn_song_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [14])))) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [14])) # (!\free_play_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\learn_song_mode~input_o ),
	.datab(\free_play_mode~input_o ),
	.datac(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[14]~14 .lut_mask = 16'hF1E0;
defparam \vga_ins|select_display_image_init|selected[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N31
dffeas \vga_ins|bgr_data[14] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[14] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N8
cycloneive_lcell_comb \vga_ins|g_data[6]~6 (
// Equation(s):
// \vga_ins|g_data[6]~6_combout  = (\vga_ins|bgr_data [14] & \vga_ins|b_data[1]~2_combout )

	.dataa(\vga_ins|bgr_data [14]),
	.datab(gnd),
	.datac(\vga_ins|b_data[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|g_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[6]~6 .lut_mask = 16'hA0A0;
defparam \vga_ins|g_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N26
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[15]~15 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[15]~15_combout  = (\learn_song_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\free_play_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\learn_song_mode~input_o ),
	.datab(\free_play_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[15]~15 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y60_N27
dffeas \vga_ins|bgr_data[15] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[15] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N0
cycloneive_lcell_comb \vga_ins|g_data[7]~7 (
// Equation(s):
// \vga_ins|g_data[7]~7_combout  = (\vga_ins|bgr_data [15] & \vga_ins|b_data[1]~2_combout )

	.dataa(\vga_ins|bgr_data [15]),
	.datab(gnd),
	.datac(\vga_ins|b_data[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|g_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|g_data[7]~7 .lut_mask = 16'hA0A0;
defparam \vga_ins|g_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N26
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[16]~16 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[16]~16_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[16]~16 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N27
dffeas \vga_ins|bgr_data[16] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[16] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N0
cycloneive_lcell_comb \vga_ins|b_data[0]~4 (
// Equation(s):
// \vga_ins|b_data[0]~4_combout  = (!\vga_ins|b_data[6]~3_combout  & ((\vga_ins|bgr_data [16]) # (!\vga_ins|b_data[1]~2_combout )))

	.dataa(gnd),
	.datab(\vga_ins|b_data[6]~3_combout ),
	.datac(\vga_ins|bgr_data [16]),
	.datad(\vga_ins|b_data[1]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[0]~4 .lut_mask = 16'h3033;
defparam \vga_ins|b_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N22
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[17]~17 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[17]~17_combout  = (\learn_song_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\free_play_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\learn_song_mode~input_o ),
	.datac(\free_play_mode~input_o ),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[17]~17 .lut_mask = 16'hFE02;
defparam \vga_ins|select_display_image_init|selected[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N23
dffeas \vga_ins|bgr_data[17] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[17] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N16
cycloneive_lcell_comb \vga_ins|b_data[1]~5 (
// Equation(s):
// \vga_ins|b_data[1]~5_combout  = (!\vga_ins|b_data[6]~3_combout  & ((\vga_ins|bgr_data [17]) # (!\vga_ins|b_data[1]~2_combout )))

	.dataa(gnd),
	.datab(\vga_ins|b_data[6]~3_combout ),
	.datac(\vga_ins|bgr_data [17]),
	.datad(\vga_ins|b_data[1]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[1]~5 .lut_mask = 16'h3033;
defparam \vga_ins|b_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N10
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[18]~18 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[18]~18_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[18]~18 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N11
dffeas \vga_ins|bgr_data[18] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[18] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N8
cycloneive_lcell_comb \vga_ins|b_data[2]~6 (
// Equation(s):
// \vga_ins|b_data[2]~6_combout  = (!\vga_ins|b_data[6]~3_combout  & ((\vga_ins|bgr_data [18]) # (!\vga_ins|b_data[1]~2_combout )))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|b_data[6]~3_combout ),
	.datac(gnd),
	.datad(\vga_ins|bgr_data [18]),
	.cin(gnd),
	.combout(\vga_ins|b_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[2]~6 .lut_mask = 16'h3311;
defparam \vga_ins|b_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N14
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[19]~19 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[19]~19_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [19])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [19]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\free_play_mode~input_o ),
	.datab(\learn_song_mode~input_o ),
	.datac(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[19]~19 .lut_mask = 16'hFE10;
defparam \vga_ins|select_display_image_init|selected[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N15
dffeas \vga_ins|bgr_data[19] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[19] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N28
cycloneive_lcell_comb \vga_ins|b_data[3]~7 (
// Equation(s):
// \vga_ins|b_data[3]~7_combout  = (!\vga_ins|b_data[6]~3_combout  & ((\vga_ins|bgr_data [19]) # (!\vga_ins|b_data[1]~2_combout )))

	.dataa(gnd),
	.datab(\vga_ins|b_data[6]~3_combout ),
	.datac(\vga_ins|bgr_data [19]),
	.datad(\vga_ins|b_data[1]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[3]~7 .lut_mask = 16'h3033;
defparam \vga_ins|b_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N18
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[20]~20 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[20]~20_combout  = (\free_play_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\learn_song_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\free_play_mode~input_o ),
	.datad(\learn_song_mode~input_o ),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[20]~20 .lut_mask = 16'hCCCA;
defparam \vga_ins|select_display_image_init|selected[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N19
dffeas \vga_ins|bgr_data[20] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[20] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N4
cycloneive_lcell_comb \vga_ins|b_data[4]~8 (
// Equation(s):
// \vga_ins|b_data[4]~8_combout  = (!\vga_ins|b_data[6]~3_combout  & ((\vga_ins|bgr_data [20]) # (!\vga_ins|b_data[1]~2_combout )))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|b_data[6]~3_combout ),
	.datac(gnd),
	.datad(\vga_ins|bgr_data [20]),
	.cin(gnd),
	.combout(\vga_ins|b_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[4]~8 .lut_mask = 16'h3311;
defparam \vga_ins|b_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \vga_ins|b_data[5]~9 (
// Equation(s):
// \vga_ins|b_data[5]~9_combout  = (!\vga_ins|r_data[5]~5_combout  & (!\vga_ins|pressed_g~combout  & !\vga_ins|pressed_a~8_combout ))

	.dataa(gnd),
	.datab(\vga_ins|r_data[5]~5_combout ),
	.datac(\vga_ins|pressed_g~combout ),
	.datad(\vga_ins|pressed_a~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[5]~9 .lut_mask = 16'h0003;
defparam \vga_ins|b_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N30
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[21]~21 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[21]~21_combout  = (\learn_song_mode~input_o  & (((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\learn_song_mode~input_o  & ((\free_play_mode~input_o  & 
// ((\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\free_play_mode~input_o  & (\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\learn_song_mode~input_o ),
	.datac(\free_play_mode~input_o ),
	.datad(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[21]~21 .lut_mask = 16'hFE02;
defparam \vga_ins|select_display_image_init|selected[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N31
dffeas \vga_ins|bgr_data[21] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[21] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \vga_ins|b_data[5]~10 (
// Equation(s):
// \vga_ins|b_data[5]~10_combout  = (\vga_ins|b_data[1]~2_combout  & (((\vga_ins|bgr_data [21])))) # (!\vga_ins|b_data[1]~2_combout  & ((\vga_ins|b_data[5]~9_combout ) # ((\vga_ins|pressed_b~combout ))))

	.dataa(\vga_ins|b_data[5]~9_combout ),
	.datab(\vga_ins|b_data[1]~2_combout ),
	.datac(\vga_ins|bgr_data [21]),
	.datad(\vga_ins|pressed_b~combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[5]~10 .lut_mask = 16'hF3E2;
defparam \vga_ins|b_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N20
cycloneive_lcell_comb \vga_ins|b_data[6]~11 (
// Equation(s):
// \vga_ins|b_data[6]~11_combout  = (\vga_ins|b_data[6]~3_combout  & !\vga_ins|pressed_g~combout )

	.dataa(\vga_ins|b_data[6]~3_combout ),
	.datab(gnd),
	.datac(\vga_ins|pressed_g~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|b_data[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[6]~11 .lut_mask = 16'h0A0A;
defparam \vga_ins|b_data[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \vga_ins|b_data[6]~12 (
// Equation(s):
// \vga_ins|b_data[6]~12_combout  = (!\vga_ins|pressed_f~5_combout  & (((!\vga_ins|pressed_d~0_combout ) # (!\SW[4]~input_o )) # (!\vga_ins|pressed_e~6_combout )))

	.dataa(\vga_ins|pressed_e~6_combout ),
	.datab(\vga_ins|pressed_f~5_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\vga_ins|pressed_d~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|b_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[6]~12 .lut_mask = 16'h1333;
defparam \vga_ins|b_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N6
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[22]~22 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[22]~22_combout  = (\free_play_mode~input_o  & (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [22])) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [22])) # (!\learn_song_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [22])))))

	.dataa(\free_play_mode~input_o ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\learn_song_mode~input_o ),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[22]~22 .lut_mask = 16'hCDC8;
defparam \vga_ins|select_display_image_init|selected[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y60_N7
dffeas \vga_ins|bgr_data[22] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[22] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N22
cycloneive_lcell_comb \vga_ins|b_data[6]~13 (
// Equation(s):
// \vga_ins|b_data[6]~13_combout  = (\vga_ins|b_data[1]~2_combout  & ((\vga_ins|bgr_data [22]) # ((\vga_ins|b_data[6]~11_combout  & !\vga_ins|b_data[6]~12_combout )))) # (!\vga_ins|b_data[1]~2_combout  & (\vga_ins|b_data[6]~11_combout  & 
// (!\vga_ins|b_data[6]~12_combout )))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|b_data[6]~11_combout ),
	.datac(\vga_ins|b_data[6]~12_combout ),
	.datad(\vga_ins|bgr_data [22]),
	.cin(gnd),
	.combout(\vga_ins|b_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[6]~13 .lut_mask = 16'hAE0C;
defparam \vga_ins|b_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N24
cycloneive_lcell_comb \vga_ins|select_display_image_init|selected[23]~23 (
// Equation(s):
// \vga_ins|select_display_image_init|selected[23]~23_combout  = (\free_play_mode~input_o  & (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [23])) # (!\free_play_mode~input_o  & ((\learn_song_mode~input_o  & 
// (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [23])) # (!\learn_song_mode~input_o  & ((\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [23])))))

	.dataa(\free_play_mode~input_o ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\learn_song_mode~input_o ),
	.datad(\vga_ins|img_index_home_screen_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\vga_ins|select_display_image_init|selected[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|select_display_image_init|selected[23]~23 .lut_mask = 16'hCDC8;
defparam \vga_ins|select_display_image_init|selected[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y60_N25
dffeas \vga_ins|bgr_data[23] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|select_display_image_init|selected[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[23] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y60_N26
cycloneive_lcell_comb \vga_ins|b_data[7]~14 (
// Equation(s):
// \vga_ins|b_data[7]~14_combout  = (\vga_ins|b_data[1]~2_combout  & (\vga_ins|bgr_data [23] & ((\vga_ins|pressed_g~combout ) # (!\vga_ins|b_data[6]~3_combout )))) # (!\vga_ins|b_data[1]~2_combout  & ((\vga_ins|pressed_g~combout ) # 
// ((!\vga_ins|b_data[6]~3_combout ))))

	.dataa(\vga_ins|b_data[1]~2_combout ),
	.datab(\vga_ins|pressed_g~combout ),
	.datac(\vga_ins|b_data[6]~3_combout ),
	.datad(\vga_ins|bgr_data [23]),
	.cin(gnd),
	.combout(\vga_ins|b_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|b_data[7]~14 .lut_mask = 16'hCF45;
defparam \vga_ins|b_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \Audio_Controller|Audio_Clock|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\Audio_Controller|Audio_Clock|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\Audio_Controller|Audio_Clock|altpll_component|pll~FBOUT ),
	.clk(\Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .auto_settings = "false";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .bandwidth_type = "medium";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_high = 24;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_initial = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_low = 24;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_mode = "even";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .charge_pump_current_bits = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_counter = "c0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_divide_by = 4;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_multiply_by = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .compensate_clock = "clock0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .inclk1_input_frequency = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .loop_filter_c_bits = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .loop_filter_r_bits = 27;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .m = 12;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .m_initial = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .m_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .n = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .operation_mode = "normal";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .pfd_max = 200000;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .pfd_min = 3076;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .simulation_type = "timing";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .switch_over_type = "manual";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_center = 1538;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_frequency_control = "auto";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_max = 3333;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_min = 1538;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_phase_shift_step = 208;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Audio_Controller|Audio_Clock|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y39_N19
dffeas \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N31
dffeas \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N16
cycloneive_lcell_comb \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder (
// Equation(s):
// \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout  = \AUD_ADCLRCK~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AUD_ADCLRCK~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder .lut_mask = 16'hFF00;
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N17
dffeas \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N26
cycloneive_lcell_comb \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~feeder (
// Equation(s):
// \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~feeder_combout  = \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~feeder .lut_mask = 16'hFF00;
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N27
dffeas \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N8
cycloneive_lcell_comb \Audio_Controller|done_adc_channel_sync~0 (
// Equation(s):
// \Audio_Controller|done_adc_channel_sync~0_combout  = (\Audio_Controller|done_adc_channel_sync~q ) # ((!\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q  & \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ))

	.dataa(\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(\Audio_Controller|done_adc_channel_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|done_adc_channel_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|done_adc_channel_sync~0 .lut_mask = 16'hF4F4;
defparam \Audio_Controller|done_adc_channel_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N9
dffeas \Audio_Controller|done_adc_channel_sync (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|done_adc_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|done_adc_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|done_adc_channel_sync .is_wysiwyg = "true";
defparam \Audio_Controller|done_adc_channel_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|comb~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|comb~2_combout  = (!\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q  & (\Audio_Controller|done_adc_channel_sync~q  & 
// !\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )))

	.dataa(\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(\Audio_Controller|done_adc_channel_sync~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|comb~2 .lut_mask = 16'h0040;
defparam \Audio_Controller|Audio_In_Deserializer|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// (\Audio_Controller|Audio_In_Deserializer|comb~2_combout  $ (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout )))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'hC030;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout )))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\Audio_Controller|Audio_In_Deserializer|comb~2_combout  $ 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N28
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~2_combout  $ (\Audio_Controller|Audio_In_Deserializer|comb~3_combout )) # 
// (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 16'h5FF5;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N17
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\Audio_Controller|Audio_In_Deserializer|comb~2_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\Audio_Controller|Audio_In_Deserializer|comb~2_combout  $ 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y39_N19
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout )))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & (\Audio_Controller|Audio_In_Deserializer|comb~2_combout  $ 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y39_N21
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\Audio_Controller|Audio_In_Deserializer|comb~2_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = 
// CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (\Audio_Controller|Audio_In_Deserializer|comb~2_combout )) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y39_N23
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout )))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & (\Audio_Controller|Audio_In_Deserializer|comb~2_combout  $ 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y39_N25
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\Audio_Controller|Audio_In_Deserializer|comb~2_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = 
// CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (\Audio_Controller|Audio_In_Deserializer|comb~2_combout )) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y39_N27
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  $ 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y39_N29
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 16'h0008;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hFFFC;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & ((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hA0E4;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ((\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ))))) # (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ((\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ))) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .lut_mask = 16'hF690;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y39_N23
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y39_N29
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~3_combout  & (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout  & (\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// ((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'h2064;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout )))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'hAAA0;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N19
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\Audio_Controller|Audio_In_Deserializer|comb~3_combout  $ (\Audio_Controller|Audio_In_Deserializer|comb~2_combout ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'hD0E0;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  & 
// (((\Audio_Controller|Audio_In_Deserializer|comb~2_combout ) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout )))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 16'hF070;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  & 
// ((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout )))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .lut_mask = 16'h30F0;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N23
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|comb~3 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|comb~3_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\Audio_Controller|audio_in_available~q  & \Audio_Controller|audio_out_allowed~q 
// ))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(\Audio_Controller|audio_in_available~q ),
	.datac(\Audio_Controller|audio_out_allowed~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|comb~3 .lut_mask = 16'h8080;
defparam \Audio_Controller|Audio_In_Deserializer|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # ((\Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 16'h5450;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y39_N5
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout  = (\KEY[0]~input_o  & \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1 .lut_mask = 16'hAA00;
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N13
dffeas \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|comb~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|comb~0_combout  = (\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q  & (!\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q  & (\Audio_Controller|done_adc_channel_sync~q  & 
// !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )))

	.dataa(\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(\Audio_Controller|done_adc_channel_sync~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|comb~0 .lut_mask = 16'h0020;
defparam \Audio_Controller|Audio_In_Deserializer|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\Audio_Controller|Audio_In_Deserializer|comb~1_combout  $ (\Audio_Controller|Audio_In_Deserializer|comb~0_combout ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'hF060;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N31
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  & 
// (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout ) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout )))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 16'hC4CC;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N19
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout )))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\Audio_Controller|Audio_In_Deserializer|comb~0_combout  $ 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout  $ (\Audio_Controller|Audio_In_Deserializer|comb~0_combout )) # 
// (!\KEY[0]~input_o )

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 16'h6F6F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y39_N9
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = 
// CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\Audio_Controller|Audio_In_Deserializer|comb~0_combout )) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y39_N11
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout )))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y39_N13
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\Audio_Controller|Audio_In_Deserializer|comb~0_combout  $ 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y39_N15
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout )))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & (\Audio_Controller|Audio_In_Deserializer|comb~0_combout  $ 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y39_N17
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hFFFC;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\Audio_Controller|Audio_In_Deserializer|comb~0_combout  $ 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y39_N19
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  $ 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y39_N21
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N0
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 16'h0020;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hC5C0;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N2
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout  & ((\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ))))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout  & ((\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ))) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .lut_mask = 16'hF690;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N3
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout ))) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// (((\Audio_Controller|Audio_In_Deserializer|comb~1_combout  & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'h3404;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N0
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// (\Audio_Controller|Audio_In_Deserializer|comb~1_combout  $ (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout )))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'hA500;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N30
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ) # 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout )))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'hF0C0;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  & 
// ((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout )))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .lut_mask = 16'h3F00;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N5
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|comb~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|comb~1_combout  = (\Audio_Controller|audio_out_allowed~q  & (\Audio_Controller|audio_in_available~q  & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q 
// ))

	.dataa(\Audio_Controller|audio_out_allowed~q ),
	.datab(\Audio_Controller|audio_in_available~q ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|comb~1 .lut_mask = 16'h8080;
defparam \Audio_Controller|Audio_In_Deserializer|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout  & 
// ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # ((\Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 16'h5450;
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N25
dffeas \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout  = (\KEY[0]~input_o  & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1 .lut_mask = 16'hAA00;
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N29
dffeas \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout  = (\KEY[0]~input_o  & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0 .lut_mask = 16'hAA00;
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N23
dffeas \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0 (
// Equation(s):
// \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout  = (\KEY[0]~input_o  & \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0 .lut_mask = 16'hAA00;
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N11
dffeas \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N20
cycloneive_lcell_comb \Audio_Controller|always0~0 (
// Equation(s):
// \Audio_Controller|always0~0_combout  = (\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7] & ((\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]) # 
// ((\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6])))) # (!\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7] & (\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [6] & 
// ((\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]) # (\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6]))))

	.dataa(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7]),
	.datab(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]),
	.datac(\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6]),
	.datad(\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [6]),
	.cin(gnd),
	.combout(\Audio_Controller|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|always0~0 .lut_mask = 16'hFCA8;
defparam \Audio_Controller|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N21
dffeas \Audio_Controller|audio_in_available (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|audio_in_available~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|audio_in_available .is_wysiwyg = "true";
defparam \Audio_Controller|audio_in_available .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|comb~0_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & (\Audio_Controller|audio_out_allowed~q  & \Audio_Controller|audio_in_available~q 
// ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(\Audio_Controller|audio_out_allowed~q ),
	.datac(\Audio_Controller|audio_in_available~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|comb~0 .lut_mask = 16'h4040;
defparam \Audio_Controller|Audio_Out_Serializer|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = (\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout 
// )) # (!\KEY[0]~input_o )

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 16'h5FAF;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N3
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y39_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y39_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y39_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y39_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (\Audio_Controller|Audio_Out_Serializer|comb~0_combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y39_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y39_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & 
// (\Audio_Controller|audio_out_allowed~q  & (\Audio_Controller|audio_in_available~q  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(\Audio_Controller|audio_out_allowed~q ),
	.datac(\Audio_Controller|audio_in_available~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 16'h4000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 16'hA000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 16'h3230;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3 .lut_mask = 16'h0011;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5 .lut_mask = 16'h00CF;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7 .lut_mask = 16'h0003;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9 .lut_mask = 16'h00CF;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11 .lut_mask = 16'h0003;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// ((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ) # (GND))) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ))
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ),
	.combout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13 ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12 .lut_mask = 16'hA5AF;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout  = \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13 ),
	.combout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14 .lut_mask = 16'hF00F;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y40_N13
dffeas \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\Audio_Controller|Audio_Out_Serializer|comb~1_combout  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout )) 
// # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 16'h77DD;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y38_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & (\Audio_Controller|Audio_Out_Serializer|comb~1_combout  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~1_combout  $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3 .lut_mask = 16'h0011;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5 .lut_mask = 16'h00CF;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7 .lut_mask = 16'h0005;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9 .lut_mask = 16'h00AF;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11 .lut_mask = 16'h0005;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// ((\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ) # (GND))) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ))
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ),
	.combout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13 ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12 .lut_mask = 16'hA5AF;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y40_N29
dffeas \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 16'hA000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & 
// (\Audio_Controller|audio_out_allowed~q  & (\Audio_Controller|audio_in_available~q  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(\Audio_Controller|audio_out_allowed~q ),
	.datac(\Audio_Controller|audio_in_available~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 16'h4000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 16'h5450;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout  = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  $ 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13 )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13 ),
	.combout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14 .lut_mask = 16'hA5A5;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y40_N31
dffeas \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N14
cycloneive_lcell_comb \Audio_Controller|always1~0 (
// Equation(s):
// \Audio_Controller|always1~0_combout  = (\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7] & ((\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]) # 
// ((\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7])))) # (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7] & (\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6] & 
// ((\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]) # (\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.datac(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.datad(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.cin(gnd),
	.combout(\Audio_Controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|always1~0 .lut_mask = 16'hFCA8;
defparam \Audio_Controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N15
dffeas \Audio_Controller|audio_out_allowed (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|audio_out_allowed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|audio_out_allowed .is_wysiwyg = "true";
defparam \Audio_Controller|audio_out_allowed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|comb~1_combout  = (\Audio_Controller|audio_out_allowed~q  & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \Audio_Controller|audio_in_available~q ))

	.dataa(gnd),
	.datab(\Audio_Controller|audio_out_allowed~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|audio_in_available~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|comb~1 .lut_mask = 16'h0C00;
defparam \Audio_Controller|Audio_Out_Serializer|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'hC4C8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hFFFA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 16'h0008;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hD1C0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout )) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .lut_mask = 16'hE4D8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N29
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ((!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & \Audio_Controller|Audio_Out_Serializer|comb~1_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'h0588;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// (\Audio_Controller|Audio_Out_Serializer|comb~1_combout  $ (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'hA050;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ) # 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'hCC88;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # ((!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 16'h8AAA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  & 
// ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .lut_mask = 16'h0AAA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N21
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N6
cycloneive_lcell_comb \Audio_Controller|done_dac_channel_sync~0 (
// Equation(s):
// \Audio_Controller|done_dac_channel_sync~0_combout  = (\Audio_Controller|done_dac_channel_sync~q ) # ((\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & !\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))

	.dataa(gnd),
	.datab(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(\Audio_Controller|done_dac_channel_sync~q ),
	.datad(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|done_dac_channel_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|done_dac_channel_sync~0 .lut_mask = 16'hF0FC;
defparam \Audio_Controller|done_dac_channel_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N7
dffeas \Audio_Controller|done_dac_channel_sync (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|done_dac_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|done_dac_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|done_dac_channel_sync .is_wysiwyg = "true";
defparam \Audio_Controller|done_dac_channel_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|always4~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|always4~0_combout  = (\Audio_Controller|done_dac_channel_sync~q  & (\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q )))

	.dataa(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(gnd),
	.datac(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\Audio_Controller|done_dac_channel_sync~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|always4~0 .lut_mask = 16'h5A00;
defparam \Audio_Controller|Audio_Out_Serializer|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hFFFA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 16'h0040;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'h8B88;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout )) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .lut_mask = 16'hE4D8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  $ (\Audio_Controller|Audio_Out_Serializer|comb~0_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'hC4C8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout )) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q 
// )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 16'hCC4C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N27
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ((!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  
// & (((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & \Audio_Controller|Audio_Out_Serializer|comb~0_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'h0588;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  $ (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'hA00A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\KEY[0]~input_o  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ) # 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout )))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'hCCC0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  & 
// ((!\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout )))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .lut_mask = 16'h30F0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N25
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  = (\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\Audio_Controller|Audio_Out_Serializer|always4~0_combout  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|always4~0_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|read_left_channel .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_Out_Serializer|read_left_channel .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # ((!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0 .lut_mask = 16'hFF50;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N13
dffeas \Audio_Controller|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  = (\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// (!\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \Audio_Controller|done_dac_channel_sync~q )))

	.dataa(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(\Audio_Controller|done_dac_channel_sync~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 16'h0800;
defparam \Audio_Controller|Audio_Out_Serializer|read_right_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ((\Audio_Controller|audio_out_allowed~q  & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \Audio_Controller|audio_in_available~q ))) # (!\KEY[0]~input_o )

	.dataa(\Audio_Controller|audio_out_allowed~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|audio_in_available~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'h3B33;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y39_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y39_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y39_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y39_N19
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y39_N21
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y39_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F00;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hF3F3;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h7200;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h22EE;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'h55F5;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'hC840;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hAFA0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'hC840;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N19
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hACAC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'hD800;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hCACA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'hD800;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hCACA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'hD800;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCACA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'hC840;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N0
cycloneive_lcell_comb \cnt6[0]~32 (
// Equation(s):
// \cnt6[0]~32_combout  = cnt6[0] $ (VCC)
// \cnt6[0]~33  = CARRY(cnt6[0])

	.dataa(gnd),
	.datab(cnt6[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt6[0]~32_combout ),
	.cout(\cnt6[0]~33 ));
// synopsys translate_off
defparam \cnt6[0]~32 .lut_mask = 16'h33CC;
defparam \cnt6[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y31_N1
dffeas \cnt6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[0] .is_wysiwyg = "true";
defparam \cnt6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N2
cycloneive_lcell_comb \cnt6[1]~34 (
// Equation(s):
// \cnt6[1]~34_combout  = (cnt6[1] & (!\cnt6[0]~33 )) # (!cnt6[1] & ((\cnt6[0]~33 ) # (GND)))
// \cnt6[1]~35  = CARRY((!\cnt6[0]~33 ) # (!cnt6[1]))

	.dataa(gnd),
	.datab(cnt6[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[0]~33 ),
	.combout(\cnt6[1]~34_combout ),
	.cout(\cnt6[1]~35 ));
// synopsys translate_off
defparam \cnt6[1]~34 .lut_mask = 16'h3C3F;
defparam \cnt6[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N3
dffeas \cnt6[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[1] .is_wysiwyg = "true";
defparam \cnt6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N4
cycloneive_lcell_comb \cnt6[2]~36 (
// Equation(s):
// \cnt6[2]~36_combout  = (cnt6[2] & (\cnt6[1]~35  $ (GND))) # (!cnt6[2] & (!\cnt6[1]~35  & VCC))
// \cnt6[2]~37  = CARRY((cnt6[2] & !\cnt6[1]~35 ))

	.dataa(gnd),
	.datab(cnt6[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[1]~35 ),
	.combout(\cnt6[2]~36_combout ),
	.cout(\cnt6[2]~37 ));
// synopsys translate_off
defparam \cnt6[2]~36 .lut_mask = 16'hC30C;
defparam \cnt6[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N5
dffeas \cnt6[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[2] .is_wysiwyg = "true";
defparam \cnt6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N6
cycloneive_lcell_comb \cnt6[3]~38 (
// Equation(s):
// \cnt6[3]~38_combout  = (cnt6[3] & (!\cnt6[2]~37 )) # (!cnt6[3] & ((\cnt6[2]~37 ) # (GND)))
// \cnt6[3]~39  = CARRY((!\cnt6[2]~37 ) # (!cnt6[3]))

	.dataa(cnt6[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[2]~37 ),
	.combout(\cnt6[3]~38_combout ),
	.cout(\cnt6[3]~39 ));
// synopsys translate_off
defparam \cnt6[3]~38 .lut_mask = 16'h5A5F;
defparam \cnt6[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N7
dffeas \cnt6[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[3] .is_wysiwyg = "true";
defparam \cnt6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N8
cycloneive_lcell_comb \cnt6[4]~40 (
// Equation(s):
// \cnt6[4]~40_combout  = (cnt6[4] & (\cnt6[3]~39  $ (GND))) # (!cnt6[4] & (!\cnt6[3]~39  & VCC))
// \cnt6[4]~41  = CARRY((cnt6[4] & !\cnt6[3]~39 ))

	.dataa(gnd),
	.datab(cnt6[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[3]~39 ),
	.combout(\cnt6[4]~40_combout ),
	.cout(\cnt6[4]~41 ));
// synopsys translate_off
defparam \cnt6[4]~40 .lut_mask = 16'hC30C;
defparam \cnt6[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N9
dffeas \cnt6[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[4] .is_wysiwyg = "true";
defparam \cnt6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N10
cycloneive_lcell_comb \cnt6[5]~42 (
// Equation(s):
// \cnt6[5]~42_combout  = (cnt6[5] & (!\cnt6[4]~41 )) # (!cnt6[5] & ((\cnt6[4]~41 ) # (GND)))
// \cnt6[5]~43  = CARRY((!\cnt6[4]~41 ) # (!cnt6[5]))

	.dataa(cnt6[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[4]~41 ),
	.combout(\cnt6[5]~42_combout ),
	.cout(\cnt6[5]~43 ));
// synopsys translate_off
defparam \cnt6[5]~42 .lut_mask = 16'h5A5F;
defparam \cnt6[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N11
dffeas \cnt6[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[5] .is_wysiwyg = "true";
defparam \cnt6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N12
cycloneive_lcell_comb \cnt6[6]~44 (
// Equation(s):
// \cnt6[6]~44_combout  = (cnt6[6] & (\cnt6[5]~43  $ (GND))) # (!cnt6[6] & (!\cnt6[5]~43  & VCC))
// \cnt6[6]~45  = CARRY((cnt6[6] & !\cnt6[5]~43 ))

	.dataa(cnt6[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[5]~43 ),
	.combout(\cnt6[6]~44_combout ),
	.cout(\cnt6[6]~45 ));
// synopsys translate_off
defparam \cnt6[6]~44 .lut_mask = 16'hA50A;
defparam \cnt6[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N13
dffeas \cnt6[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[6] .is_wysiwyg = "true";
defparam \cnt6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N14
cycloneive_lcell_comb \cnt6[7]~46 (
// Equation(s):
// \cnt6[7]~46_combout  = (cnt6[7] & (!\cnt6[6]~45 )) # (!cnt6[7] & ((\cnt6[6]~45 ) # (GND)))
// \cnt6[7]~47  = CARRY((!\cnt6[6]~45 ) # (!cnt6[7]))

	.dataa(gnd),
	.datab(cnt6[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[6]~45 ),
	.combout(\cnt6[7]~46_combout ),
	.cout(\cnt6[7]~47 ));
// synopsys translate_off
defparam \cnt6[7]~46 .lut_mask = 16'h3C3F;
defparam \cnt6[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N15
dffeas \cnt6[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[7] .is_wysiwyg = "true";
defparam \cnt6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N16
cycloneive_lcell_comb \cnt6[8]~48 (
// Equation(s):
// \cnt6[8]~48_combout  = (cnt6[8] & (\cnt6[7]~47  $ (GND))) # (!cnt6[8] & (!\cnt6[7]~47  & VCC))
// \cnt6[8]~49  = CARRY((cnt6[8] & !\cnt6[7]~47 ))

	.dataa(gnd),
	.datab(cnt6[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[7]~47 ),
	.combout(\cnt6[8]~48_combout ),
	.cout(\cnt6[8]~49 ));
// synopsys translate_off
defparam \cnt6[8]~48 .lut_mask = 16'hC30C;
defparam \cnt6[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N17
dffeas \cnt6[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[8] .is_wysiwyg = "true";
defparam \cnt6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N18
cycloneive_lcell_comb \cnt6[9]~50 (
// Equation(s):
// \cnt6[9]~50_combout  = (cnt6[9] & (!\cnt6[8]~49 )) # (!cnt6[9] & ((\cnt6[8]~49 ) # (GND)))
// \cnt6[9]~51  = CARRY((!\cnt6[8]~49 ) # (!cnt6[9]))

	.dataa(gnd),
	.datab(cnt6[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[8]~49 ),
	.combout(\cnt6[9]~50_combout ),
	.cout(\cnt6[9]~51 ));
// synopsys translate_off
defparam \cnt6[9]~50 .lut_mask = 16'h3C3F;
defparam \cnt6[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N19
dffeas \cnt6[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[9] .is_wysiwyg = "true";
defparam \cnt6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N20
cycloneive_lcell_comb \cnt6[10]~52 (
// Equation(s):
// \cnt6[10]~52_combout  = (cnt6[10] & (\cnt6[9]~51  $ (GND))) # (!cnt6[10] & (!\cnt6[9]~51  & VCC))
// \cnt6[10]~53  = CARRY((cnt6[10] & !\cnt6[9]~51 ))

	.dataa(gnd),
	.datab(cnt6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[9]~51 ),
	.combout(\cnt6[10]~52_combout ),
	.cout(\cnt6[10]~53 ));
// synopsys translate_off
defparam \cnt6[10]~52 .lut_mask = 16'hC30C;
defparam \cnt6[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N21
dffeas \cnt6[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[10] .is_wysiwyg = "true";
defparam \cnt6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y31_N18
cycloneive_lcell_comb \LessThan6~6 (
// Equation(s):
// \LessThan6~6_combout  = ((!cnt6[9]) # (!cnt6[8])) # (!cnt6[10])

	.dataa(gnd),
	.datab(cnt6[10]),
	.datac(cnt6[8]),
	.datad(cnt6[9]),
	.cin(gnd),
	.combout(\LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~6 .lut_mask = 16'h3FFF;
defparam \LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N22
cycloneive_lcell_comb \cnt6[11]~54 (
// Equation(s):
// \cnt6[11]~54_combout  = (cnt6[11] & (!\cnt6[10]~53 )) # (!cnt6[11] & ((\cnt6[10]~53 ) # (GND)))
// \cnt6[11]~55  = CARRY((!\cnt6[10]~53 ) # (!cnt6[11]))

	.dataa(cnt6[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[10]~53 ),
	.combout(\cnt6[11]~54_combout ),
	.cout(\cnt6[11]~55 ));
// synopsys translate_off
defparam \cnt6[11]~54 .lut_mask = 16'h5A5F;
defparam \cnt6[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N23
dffeas \cnt6[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[11] .is_wysiwyg = "true";
defparam \cnt6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N24
cycloneive_lcell_comb \cnt6[12]~56 (
// Equation(s):
// \cnt6[12]~56_combout  = (cnt6[12] & (\cnt6[11]~55  $ (GND))) # (!cnt6[12] & (!\cnt6[11]~55  & VCC))
// \cnt6[12]~57  = CARRY((cnt6[12] & !\cnt6[11]~55 ))

	.dataa(gnd),
	.datab(cnt6[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[11]~55 ),
	.combout(\cnt6[12]~56_combout ),
	.cout(\cnt6[12]~57 ));
// synopsys translate_off
defparam \cnt6[12]~56 .lut_mask = 16'hC30C;
defparam \cnt6[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N25
dffeas \cnt6[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[12] .is_wysiwyg = "true";
defparam \cnt6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N26
cycloneive_lcell_comb \cnt6[13]~58 (
// Equation(s):
// \cnt6[13]~58_combout  = (cnt6[13] & (!\cnt6[12]~57 )) # (!cnt6[13] & ((\cnt6[12]~57 ) # (GND)))
// \cnt6[13]~59  = CARRY((!\cnt6[12]~57 ) # (!cnt6[13]))

	.dataa(cnt6[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[12]~57 ),
	.combout(\cnt6[13]~58_combout ),
	.cout(\cnt6[13]~59 ));
// synopsys translate_off
defparam \cnt6[13]~58 .lut_mask = 16'h5A5F;
defparam \cnt6[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N27
dffeas \cnt6[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[13] .is_wysiwyg = "true";
defparam \cnt6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y31_N8
cycloneive_lcell_comb \LessThan6~5 (
// Equation(s):
// \LessThan6~5_combout  = (!cnt6[12] & (!cnt6[13] & !cnt6[11]))

	.dataa(gnd),
	.datab(cnt6[12]),
	.datac(cnt6[13]),
	.datad(cnt6[11]),
	.cin(gnd),
	.combout(\LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~5 .lut_mask = 16'h0003;
defparam \LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y31_N12
cycloneive_lcell_comb \LessThan6~7 (
// Equation(s):
// \LessThan6~7_combout  = (!cnt6[6] & (((!cnt6[4]) # (!cnt6[3])) # (!cnt6[5])))

	.dataa(cnt6[5]),
	.datab(cnt6[6]),
	.datac(cnt6[3]),
	.datad(cnt6[4]),
	.cin(gnd),
	.combout(\LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~7 .lut_mask = 16'h1333;
defparam \LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y31_N10
cycloneive_lcell_comb \LessThan6~8 (
// Equation(s):
// \LessThan6~8_combout  = (\LessThan6~5_combout  & ((\LessThan6~6_combout ) # ((!cnt6[7] & \LessThan6~7_combout ))))

	.dataa(cnt6[7]),
	.datab(\LessThan6~6_combout ),
	.datac(\LessThan6~5_combout ),
	.datad(\LessThan6~7_combout ),
	.cin(gnd),
	.combout(\LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~8 .lut_mask = 16'hD0C0;
defparam \LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N28
cycloneive_lcell_comb \cnt6[14]~60 (
// Equation(s):
// \cnt6[14]~60_combout  = (cnt6[14] & (\cnt6[13]~59  $ (GND))) # (!cnt6[14] & (!\cnt6[13]~59  & VCC))
// \cnt6[14]~61  = CARRY((cnt6[14] & !\cnt6[13]~59 ))

	.dataa(gnd),
	.datab(cnt6[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[13]~59 ),
	.combout(\cnt6[14]~60_combout ),
	.cout(\cnt6[14]~61 ));
// synopsys translate_off
defparam \cnt6[14]~60 .lut_mask = 16'hC30C;
defparam \cnt6[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N29
dffeas \cnt6[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[14] .is_wysiwyg = "true";
defparam \cnt6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N30
cycloneive_lcell_comb \cnt6[15]~62 (
// Equation(s):
// \cnt6[15]~62_combout  = (cnt6[15] & (!\cnt6[14]~61 )) # (!cnt6[15] & ((\cnt6[14]~61 ) # (GND)))
// \cnt6[15]~63  = CARRY((!\cnt6[14]~61 ) # (!cnt6[15]))

	.dataa(cnt6[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[14]~61 ),
	.combout(\cnt6[15]~62_combout ),
	.cout(\cnt6[15]~63 ));
// synopsys translate_off
defparam \cnt6[15]~62 .lut_mask = 16'h5A5F;
defparam \cnt6[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y31_N31
dffeas \cnt6[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[15] .is_wysiwyg = "true";
defparam \cnt6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N0
cycloneive_lcell_comb \cnt6[16]~64 (
// Equation(s):
// \cnt6[16]~64_combout  = (cnt6[16] & (\cnt6[15]~63  $ (GND))) # (!cnt6[16] & (!\cnt6[15]~63  & VCC))
// \cnt6[16]~65  = CARRY((cnt6[16] & !\cnt6[15]~63 ))

	.dataa(gnd),
	.datab(cnt6[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[15]~63 ),
	.combout(\cnt6[16]~64_combout ),
	.cout(\cnt6[16]~65 ));
// synopsys translate_off
defparam \cnt6[16]~64 .lut_mask = 16'hC30C;
defparam \cnt6[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N1
dffeas \cnt6[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[16] .is_wysiwyg = "true";
defparam \cnt6[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N2
cycloneive_lcell_comb \cnt6[17]~66 (
// Equation(s):
// \cnt6[17]~66_combout  = (cnt6[17] & (!\cnt6[16]~65 )) # (!cnt6[17] & ((\cnt6[16]~65 ) # (GND)))
// \cnt6[17]~67  = CARRY((!\cnt6[16]~65 ) # (!cnt6[17]))

	.dataa(gnd),
	.datab(cnt6[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[16]~65 ),
	.combout(\cnt6[17]~66_combout ),
	.cout(\cnt6[17]~67 ));
// synopsys translate_off
defparam \cnt6[17]~66 .lut_mask = 16'h3C3F;
defparam \cnt6[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N3
dffeas \cnt6[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[17] .is_wysiwyg = "true";
defparam \cnt6[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N4
cycloneive_lcell_comb \cnt6[18]~68 (
// Equation(s):
// \cnt6[18]~68_combout  = (cnt6[18] & (\cnt6[17]~67  $ (GND))) # (!cnt6[18] & (!\cnt6[17]~67  & VCC))
// \cnt6[18]~69  = CARRY((cnt6[18] & !\cnt6[17]~67 ))

	.dataa(gnd),
	.datab(cnt6[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[17]~67 ),
	.combout(\cnt6[18]~68_combout ),
	.cout(\cnt6[18]~69 ));
// synopsys translate_off
defparam \cnt6[18]~68 .lut_mask = 16'hC30C;
defparam \cnt6[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N5
dffeas \cnt6[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[18] .is_wysiwyg = "true";
defparam \cnt6[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N6
cycloneive_lcell_comb \cnt6[19]~70 (
// Equation(s):
// \cnt6[19]~70_combout  = (cnt6[19] & (!\cnt6[18]~69 )) # (!cnt6[19] & ((\cnt6[18]~69 ) # (GND)))
// \cnt6[19]~71  = CARRY((!\cnt6[18]~69 ) # (!cnt6[19]))

	.dataa(cnt6[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[18]~69 ),
	.combout(\cnt6[19]~70_combout ),
	.cout(\cnt6[19]~71 ));
// synopsys translate_off
defparam \cnt6[19]~70 .lut_mask = 16'h5A5F;
defparam \cnt6[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N7
dffeas \cnt6[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[19] .is_wysiwyg = "true";
defparam \cnt6[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N8
cycloneive_lcell_comb \cnt6[20]~72 (
// Equation(s):
// \cnt6[20]~72_combout  = (cnt6[20] & (\cnt6[19]~71  $ (GND))) # (!cnt6[20] & (!\cnt6[19]~71  & VCC))
// \cnt6[20]~73  = CARRY((cnt6[20] & !\cnt6[19]~71 ))

	.dataa(gnd),
	.datab(cnt6[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[19]~71 ),
	.combout(\cnt6[20]~72_combout ),
	.cout(\cnt6[20]~73 ));
// synopsys translate_off
defparam \cnt6[20]~72 .lut_mask = 16'hC30C;
defparam \cnt6[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N9
dffeas \cnt6[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[20] .is_wysiwyg = "true";
defparam \cnt6[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N10
cycloneive_lcell_comb \cnt6[21]~74 (
// Equation(s):
// \cnt6[21]~74_combout  = (cnt6[21] & (!\cnt6[20]~73 )) # (!cnt6[21] & ((\cnt6[20]~73 ) # (GND)))
// \cnt6[21]~75  = CARRY((!\cnt6[20]~73 ) # (!cnt6[21]))

	.dataa(cnt6[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[20]~73 ),
	.combout(\cnt6[21]~74_combout ),
	.cout(\cnt6[21]~75 ));
// synopsys translate_off
defparam \cnt6[21]~74 .lut_mask = 16'h5A5F;
defparam \cnt6[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N11
dffeas \cnt6[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[21] .is_wysiwyg = "true";
defparam \cnt6[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N12
cycloneive_lcell_comb \cnt6[22]~76 (
// Equation(s):
// \cnt6[22]~76_combout  = (cnt6[22] & (\cnt6[21]~75  $ (GND))) # (!cnt6[22] & (!\cnt6[21]~75  & VCC))
// \cnt6[22]~77  = CARRY((cnt6[22] & !\cnt6[21]~75 ))

	.dataa(cnt6[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[21]~75 ),
	.combout(\cnt6[22]~76_combout ),
	.cout(\cnt6[22]~77 ));
// synopsys translate_off
defparam \cnt6[22]~76 .lut_mask = 16'hA50A;
defparam \cnt6[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N13
dffeas \cnt6[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[22] .is_wysiwyg = "true";
defparam \cnt6[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N14
cycloneive_lcell_comb \cnt6[23]~78 (
// Equation(s):
// \cnt6[23]~78_combout  = (cnt6[23] & (!\cnt6[22]~77 )) # (!cnt6[23] & ((\cnt6[22]~77 ) # (GND)))
// \cnt6[23]~79  = CARRY((!\cnt6[22]~77 ) # (!cnt6[23]))

	.dataa(gnd),
	.datab(cnt6[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[22]~77 ),
	.combout(\cnt6[23]~78_combout ),
	.cout(\cnt6[23]~79 ));
// synopsys translate_off
defparam \cnt6[23]~78 .lut_mask = 16'h3C3F;
defparam \cnt6[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N15
dffeas \cnt6[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[23] .is_wysiwyg = "true";
defparam \cnt6[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y30_N10
cycloneive_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = (!cnt6[23] & (!cnt6[22] & (!cnt6[20] & !cnt6[21])))

	.dataa(cnt6[23]),
	.datab(cnt6[22]),
	.datac(cnt6[20]),
	.datad(cnt6[21]),
	.cin(gnd),
	.combout(\LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'h0001;
defparam \LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N16
cycloneive_lcell_comb \cnt6[24]~80 (
// Equation(s):
// \cnt6[24]~80_combout  = (cnt6[24] & (\cnt6[23]~79  $ (GND))) # (!cnt6[24] & (!\cnt6[23]~79  & VCC))
// \cnt6[24]~81  = CARRY((cnt6[24] & !\cnt6[23]~79 ))

	.dataa(gnd),
	.datab(cnt6[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[23]~79 ),
	.combout(\cnt6[24]~80_combout ),
	.cout(\cnt6[24]~81 ));
// synopsys translate_off
defparam \cnt6[24]~80 .lut_mask = 16'hC30C;
defparam \cnt6[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N17
dffeas \cnt6[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[24] .is_wysiwyg = "true";
defparam \cnt6[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N18
cycloneive_lcell_comb \cnt6[25]~82 (
// Equation(s):
// \cnt6[25]~82_combout  = (cnt6[25] & (!\cnt6[24]~81 )) # (!cnt6[25] & ((\cnt6[24]~81 ) # (GND)))
// \cnt6[25]~83  = CARRY((!\cnt6[24]~81 ) # (!cnt6[25]))

	.dataa(gnd),
	.datab(cnt6[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[24]~81 ),
	.combout(\cnt6[25]~82_combout ),
	.cout(\cnt6[25]~83 ));
// synopsys translate_off
defparam \cnt6[25]~82 .lut_mask = 16'h3C3F;
defparam \cnt6[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N19
dffeas \cnt6[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[25] .is_wysiwyg = "true";
defparam \cnt6[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N20
cycloneive_lcell_comb \cnt6[26]~84 (
// Equation(s):
// \cnt6[26]~84_combout  = (cnt6[26] & (\cnt6[25]~83  $ (GND))) # (!cnt6[26] & (!\cnt6[25]~83  & VCC))
// \cnt6[26]~85  = CARRY((cnt6[26] & !\cnt6[25]~83 ))

	.dataa(gnd),
	.datab(cnt6[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[25]~83 ),
	.combout(\cnt6[26]~84_combout ),
	.cout(\cnt6[26]~85 ));
// synopsys translate_off
defparam \cnt6[26]~84 .lut_mask = 16'hC30C;
defparam \cnt6[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N21
dffeas \cnt6[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[26] .is_wysiwyg = "true";
defparam \cnt6[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N22
cycloneive_lcell_comb \cnt6[27]~86 (
// Equation(s):
// \cnt6[27]~86_combout  = (cnt6[27] & (!\cnt6[26]~85 )) # (!cnt6[27] & ((\cnt6[26]~85 ) # (GND)))
// \cnt6[27]~87  = CARRY((!\cnt6[26]~85 ) # (!cnt6[27]))

	.dataa(cnt6[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[26]~85 ),
	.combout(\cnt6[27]~86_combout ),
	.cout(\cnt6[27]~87 ));
// synopsys translate_off
defparam \cnt6[27]~86 .lut_mask = 16'h5A5F;
defparam \cnt6[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N23
dffeas \cnt6[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[27] .is_wysiwyg = "true";
defparam \cnt6[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y30_N28
cycloneive_lcell_comb \LessThan6~2 (
// Equation(s):
// \LessThan6~2_combout  = (!cnt6[26] & (!cnt6[27] & (!cnt6[24] & !cnt6[25])))

	.dataa(cnt6[26]),
	.datab(cnt6[27]),
	.datac(cnt6[24]),
	.datad(cnt6[25]),
	.cin(gnd),
	.combout(\LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~2 .lut_mask = 16'h0001;
defparam \LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y30_N8
cycloneive_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (!cnt6[16] & (!cnt6[19] & (!cnt6[18] & !cnt6[17])))

	.dataa(cnt6[16]),
	.datab(cnt6[19]),
	.datac(cnt6[18]),
	.datad(cnt6[17]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'h0001;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N24
cycloneive_lcell_comb \cnt6[28]~88 (
// Equation(s):
// \cnt6[28]~88_combout  = (cnt6[28] & (\cnt6[27]~87  $ (GND))) # (!cnt6[28] & (!\cnt6[27]~87  & VCC))
// \cnt6[28]~89  = CARRY((cnt6[28] & !\cnt6[27]~87 ))

	.dataa(gnd),
	.datab(cnt6[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[27]~87 ),
	.combout(\cnt6[28]~88_combout ),
	.cout(\cnt6[28]~89 ));
// synopsys translate_off
defparam \cnt6[28]~88 .lut_mask = 16'hC30C;
defparam \cnt6[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N25
dffeas \cnt6[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[28] .is_wysiwyg = "true";
defparam \cnt6[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N26
cycloneive_lcell_comb \cnt6[29]~90 (
// Equation(s):
// \cnt6[29]~90_combout  = (cnt6[29] & (!\cnt6[28]~89 )) # (!cnt6[29] & ((\cnt6[28]~89 ) # (GND)))
// \cnt6[29]~91  = CARRY((!\cnt6[28]~89 ) # (!cnt6[29]))

	.dataa(cnt6[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[28]~89 ),
	.combout(\cnt6[29]~90_combout ),
	.cout(\cnt6[29]~91 ));
// synopsys translate_off
defparam \cnt6[29]~90 .lut_mask = 16'h5A5F;
defparam \cnt6[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N27
dffeas \cnt6[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[29] .is_wysiwyg = "true";
defparam \cnt6[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N28
cycloneive_lcell_comb \cnt6[30]~92 (
// Equation(s):
// \cnt6[30]~92_combout  = (cnt6[30] & (\cnt6[29]~91  $ (GND))) # (!cnt6[30] & (!\cnt6[29]~91  & VCC))
// \cnt6[30]~93  = CARRY((cnt6[30] & !\cnt6[29]~91 ))

	.dataa(gnd),
	.datab(cnt6[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt6[29]~91 ),
	.combout(\cnt6[30]~92_combout ),
	.cout(\cnt6[30]~93 ));
// synopsys translate_off
defparam \cnt6[30]~92 .lut_mask = 16'hC30C;
defparam \cnt6[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N29
dffeas \cnt6[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[30] .is_wysiwyg = "true";
defparam \cnt6[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N30
cycloneive_lcell_comb \cnt6[31]~94 (
// Equation(s):
// \cnt6[31]~94_combout  = cnt6[31] $ (\cnt6[30]~93 )

	.dataa(cnt6[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt6[30]~93 ),
	.combout(\cnt6[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt6[31]~94 .lut_mask = 16'h5A5A;
defparam \cnt6[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y30_N31
dffeas \cnt6[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt6[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~9_combout ),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt6[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt6[31] .is_wysiwyg = "true";
defparam \cnt6[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y30_N18
cycloneive_lcell_comb \LessThan6~3 (
// Equation(s):
// \LessThan6~3_combout  = (!cnt6[30] & (!cnt6[31] & (!cnt6[29] & !cnt6[28])))

	.dataa(cnt6[30]),
	.datab(cnt6[31]),
	.datac(cnt6[29]),
	.datad(cnt6[28]),
	.cin(gnd),
	.combout(\LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~3 .lut_mask = 16'h0001;
defparam \LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y30_N0
cycloneive_lcell_comb \LessThan6~4 (
// Equation(s):
// \LessThan6~4_combout  = (\LessThan6~1_combout  & (\LessThan6~2_combout  & (\LessThan6~0_combout  & \LessThan6~3_combout )))

	.dataa(\LessThan6~1_combout ),
	.datab(\LessThan6~2_combout ),
	.datac(\LessThan6~0_combout ),
	.datad(\LessThan6~3_combout ),
	.cin(gnd),
	.combout(\LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~4 .lut_mask = 16'h8000;
defparam \LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y31_N24
cycloneive_lcell_comb \LessThan6~9 (
// Equation(s):
// \LessThan6~9_combout  = ((!\LessThan6~8_combout  & (cnt6[14] & cnt6[15]))) # (!\LessThan6~4_combout )

	.dataa(\LessThan6~8_combout ),
	.datab(cnt6[14]),
	.datac(cnt6[15]),
	.datad(\LessThan6~4_combout ),
	.cin(gnd),
	.combout(\LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~9 .lut_mask = 16'h40FF;
defparam \LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N0
cycloneive_lcell_comb \add6~3 (
// Equation(s):
// \add6~3_combout  = (add6[8]) # (\LessThan6~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(add6[8]),
	.datad(\LessThan6~9_combout ),
	.cin(gnd),
	.combout(\add6~3_combout ),
	.cout());
// synopsys translate_off
defparam \add6~3 .lut_mask = 16'hFFF0;
defparam \add6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y30_N1
dffeas \add6[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add6[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add6[8] .is_wysiwyg = "true";
defparam \add6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N0
cycloneive_lcell_comb \cnt4[0]~32 (
// Equation(s):
// \cnt4[0]~32_combout  = cnt4[0] $ (VCC)
// \cnt4[0]~33  = CARRY(cnt4[0])

	.dataa(gnd),
	.datab(cnt4[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt4[0]~32_combout ),
	.cout(\cnt4[0]~33 ));
// synopsys translate_off
defparam \cnt4[0]~32 .lut_mask = 16'h33CC;
defparam \cnt4[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N4
cycloneive_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = (!cnt4[24] & (!cnt4[25] & (!cnt4[26] & !cnt4[27])))

	.dataa(cnt4[24]),
	.datab(cnt4[25]),
	.datac(cnt4[26]),
	.datad(cnt4[27]),
	.cin(gnd),
	.combout(\LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'h0001;
defparam \LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N12
cycloneive_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (!cnt4[21] & (!cnt4[22] & (!cnt4[20] & !cnt4[23])))

	.dataa(cnt4[21]),
	.datab(cnt4[22]),
	.datac(cnt4[20]),
	.datad(cnt4[23]),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h0001;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N18
cycloneive_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (!cnt4[18] & (!cnt4[19] & (!cnt4[16] & !cnt4[17])))

	.dataa(cnt4[18]),
	.datab(cnt4[19]),
	.datac(cnt4[16]),
	.datad(cnt4[17]),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'h0001;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N30
cycloneive_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = ((!cnt4[13]) # (!cnt4[15])) # (!cnt4[14])

	.dataa(gnd),
	.datab(cnt4[14]),
	.datac(cnt4[15]),
	.datad(cnt4[13]),
	.cin(gnd),
	.combout(\LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'h3FFF;
defparam \LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N0
cycloneive_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (((!cnt4[9] & !cnt4[10])) # (!cnt4[11])) # (!cnt4[12])

	.dataa(cnt4[12]),
	.datab(cnt4[9]),
	.datac(cnt4[10]),
	.datad(cnt4[11]),
	.cin(gnd),
	.combout(\LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = 16'h57FF;
defparam \LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N2
cycloneive_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = (\LessThan4~1_combout  & (\LessThan4~0_combout  & ((\LessThan4~3_combout ) # (\LessThan4~2_combout ))))

	.dataa(\LessThan4~1_combout ),
	.datab(\LessThan4~0_combout ),
	.datac(\LessThan4~3_combout ),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(\LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~4 .lut_mask = 16'h8880;
defparam \LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N6
cycloneive_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_combout  = ((!\LessThan4~4_combout ) # (!\LessThan4~5_combout )) # (!\LessThan4~6_combout )

	.dataa(\LessThan4~6_combout ),
	.datab(gnd),
	.datac(\LessThan4~5_combout ),
	.datad(\LessThan4~4_combout ),
	.cin(gnd),
	.combout(\LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'h5FFF;
defparam \LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y14_N1
dffeas \cnt4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[0] .is_wysiwyg = "true";
defparam \cnt4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N2
cycloneive_lcell_comb \cnt4[1]~34 (
// Equation(s):
// \cnt4[1]~34_combout  = (cnt4[1] & (!\cnt4[0]~33 )) # (!cnt4[1] & ((\cnt4[0]~33 ) # (GND)))
// \cnt4[1]~35  = CARRY((!\cnt4[0]~33 ) # (!cnt4[1]))

	.dataa(gnd),
	.datab(cnt4[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[0]~33 ),
	.combout(\cnt4[1]~34_combout ),
	.cout(\cnt4[1]~35 ));
// synopsys translate_off
defparam \cnt4[1]~34 .lut_mask = 16'h3C3F;
defparam \cnt4[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N3
dffeas \cnt4[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[1] .is_wysiwyg = "true";
defparam \cnt4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N4
cycloneive_lcell_comb \cnt4[2]~36 (
// Equation(s):
// \cnt4[2]~36_combout  = (cnt4[2] & (\cnt4[1]~35  $ (GND))) # (!cnt4[2] & (!\cnt4[1]~35  & VCC))
// \cnt4[2]~37  = CARRY((cnt4[2] & !\cnt4[1]~35 ))

	.dataa(gnd),
	.datab(cnt4[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[1]~35 ),
	.combout(\cnt4[2]~36_combout ),
	.cout(\cnt4[2]~37 ));
// synopsys translate_off
defparam \cnt4[2]~36 .lut_mask = 16'hC30C;
defparam \cnt4[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N5
dffeas \cnt4[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[2] .is_wysiwyg = "true";
defparam \cnt4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N6
cycloneive_lcell_comb \cnt4[3]~38 (
// Equation(s):
// \cnt4[3]~38_combout  = (cnt4[3] & (!\cnt4[2]~37 )) # (!cnt4[3] & ((\cnt4[2]~37 ) # (GND)))
// \cnt4[3]~39  = CARRY((!\cnt4[2]~37 ) # (!cnt4[3]))

	.dataa(cnt4[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[2]~37 ),
	.combout(\cnt4[3]~38_combout ),
	.cout(\cnt4[3]~39 ));
// synopsys translate_off
defparam \cnt4[3]~38 .lut_mask = 16'h5A5F;
defparam \cnt4[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N7
dffeas \cnt4[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[3] .is_wysiwyg = "true";
defparam \cnt4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N8
cycloneive_lcell_comb \cnt4[4]~40 (
// Equation(s):
// \cnt4[4]~40_combout  = (cnt4[4] & (\cnt4[3]~39  $ (GND))) # (!cnt4[4] & (!\cnt4[3]~39  & VCC))
// \cnt4[4]~41  = CARRY((cnt4[4] & !\cnt4[3]~39 ))

	.dataa(gnd),
	.datab(cnt4[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[3]~39 ),
	.combout(\cnt4[4]~40_combout ),
	.cout(\cnt4[4]~41 ));
// synopsys translate_off
defparam \cnt4[4]~40 .lut_mask = 16'hC30C;
defparam \cnt4[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N9
dffeas \cnt4[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[4] .is_wysiwyg = "true";
defparam \cnt4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N10
cycloneive_lcell_comb \cnt4[5]~42 (
// Equation(s):
// \cnt4[5]~42_combout  = (cnt4[5] & (!\cnt4[4]~41 )) # (!cnt4[5] & ((\cnt4[4]~41 ) # (GND)))
// \cnt4[5]~43  = CARRY((!\cnt4[4]~41 ) # (!cnt4[5]))

	.dataa(cnt4[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[4]~41 ),
	.combout(\cnt4[5]~42_combout ),
	.cout(\cnt4[5]~43 ));
// synopsys translate_off
defparam \cnt4[5]~42 .lut_mask = 16'h5A5F;
defparam \cnt4[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N11
dffeas \cnt4[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[5] .is_wysiwyg = "true";
defparam \cnt4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N12
cycloneive_lcell_comb \cnt4[6]~44 (
// Equation(s):
// \cnt4[6]~44_combout  = (cnt4[6] & (\cnt4[5]~43  $ (GND))) # (!cnt4[6] & (!\cnt4[5]~43  & VCC))
// \cnt4[6]~45  = CARRY((cnt4[6] & !\cnt4[5]~43 ))

	.dataa(cnt4[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[5]~43 ),
	.combout(\cnt4[6]~44_combout ),
	.cout(\cnt4[6]~45 ));
// synopsys translate_off
defparam \cnt4[6]~44 .lut_mask = 16'hA50A;
defparam \cnt4[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N13
dffeas \cnt4[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[6] .is_wysiwyg = "true";
defparam \cnt4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N14
cycloneive_lcell_comb \cnt4[7]~46 (
// Equation(s):
// \cnt4[7]~46_combout  = (cnt4[7] & (!\cnt4[6]~45 )) # (!cnt4[7] & ((\cnt4[6]~45 ) # (GND)))
// \cnt4[7]~47  = CARRY((!\cnt4[6]~45 ) # (!cnt4[7]))

	.dataa(gnd),
	.datab(cnt4[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[6]~45 ),
	.combout(\cnt4[7]~46_combout ),
	.cout(\cnt4[7]~47 ));
// synopsys translate_off
defparam \cnt4[7]~46 .lut_mask = 16'h3C3F;
defparam \cnt4[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N15
dffeas \cnt4[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[7] .is_wysiwyg = "true";
defparam \cnt4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N16
cycloneive_lcell_comb \cnt4[8]~48 (
// Equation(s):
// \cnt4[8]~48_combout  = (cnt4[8] & (\cnt4[7]~47  $ (GND))) # (!cnt4[8] & (!\cnt4[7]~47  & VCC))
// \cnt4[8]~49  = CARRY((cnt4[8] & !\cnt4[7]~47 ))

	.dataa(gnd),
	.datab(cnt4[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[7]~47 ),
	.combout(\cnt4[8]~48_combout ),
	.cout(\cnt4[8]~49 ));
// synopsys translate_off
defparam \cnt4[8]~48 .lut_mask = 16'hC30C;
defparam \cnt4[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N17
dffeas \cnt4[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[8] .is_wysiwyg = "true";
defparam \cnt4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N18
cycloneive_lcell_comb \cnt4[9]~50 (
// Equation(s):
// \cnt4[9]~50_combout  = (cnt4[9] & (!\cnt4[8]~49 )) # (!cnt4[9] & ((\cnt4[8]~49 ) # (GND)))
// \cnt4[9]~51  = CARRY((!\cnt4[8]~49 ) # (!cnt4[9]))

	.dataa(gnd),
	.datab(cnt4[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[8]~49 ),
	.combout(\cnt4[9]~50_combout ),
	.cout(\cnt4[9]~51 ));
// synopsys translate_off
defparam \cnt4[9]~50 .lut_mask = 16'h3C3F;
defparam \cnt4[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N19
dffeas \cnt4[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[9] .is_wysiwyg = "true";
defparam \cnt4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N20
cycloneive_lcell_comb \cnt4[10]~52 (
// Equation(s):
// \cnt4[10]~52_combout  = (cnt4[10] & (\cnt4[9]~51  $ (GND))) # (!cnt4[10] & (!\cnt4[9]~51  & VCC))
// \cnt4[10]~53  = CARRY((cnt4[10] & !\cnt4[9]~51 ))

	.dataa(gnd),
	.datab(cnt4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[9]~51 ),
	.combout(\cnt4[10]~52_combout ),
	.cout(\cnt4[10]~53 ));
// synopsys translate_off
defparam \cnt4[10]~52 .lut_mask = 16'hC30C;
defparam \cnt4[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N21
dffeas \cnt4[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[10] .is_wysiwyg = "true";
defparam \cnt4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N22
cycloneive_lcell_comb \cnt4[11]~54 (
// Equation(s):
// \cnt4[11]~54_combout  = (cnt4[11] & (!\cnt4[10]~53 )) # (!cnt4[11] & ((\cnt4[10]~53 ) # (GND)))
// \cnt4[11]~55  = CARRY((!\cnt4[10]~53 ) # (!cnt4[11]))

	.dataa(cnt4[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[10]~53 ),
	.combout(\cnt4[11]~54_combout ),
	.cout(\cnt4[11]~55 ));
// synopsys translate_off
defparam \cnt4[11]~54 .lut_mask = 16'h5A5F;
defparam \cnt4[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N23
dffeas \cnt4[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[11] .is_wysiwyg = "true";
defparam \cnt4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N24
cycloneive_lcell_comb \cnt4[12]~56 (
// Equation(s):
// \cnt4[12]~56_combout  = (cnt4[12] & (\cnt4[11]~55  $ (GND))) # (!cnt4[12] & (!\cnt4[11]~55  & VCC))
// \cnt4[12]~57  = CARRY((cnt4[12] & !\cnt4[11]~55 ))

	.dataa(gnd),
	.datab(cnt4[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[11]~55 ),
	.combout(\cnt4[12]~56_combout ),
	.cout(\cnt4[12]~57 ));
// synopsys translate_off
defparam \cnt4[12]~56 .lut_mask = 16'hC30C;
defparam \cnt4[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N25
dffeas \cnt4[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[12] .is_wysiwyg = "true";
defparam \cnt4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N26
cycloneive_lcell_comb \cnt4[13]~58 (
// Equation(s):
// \cnt4[13]~58_combout  = (cnt4[13] & (!\cnt4[12]~57 )) # (!cnt4[13] & ((\cnt4[12]~57 ) # (GND)))
// \cnt4[13]~59  = CARRY((!\cnt4[12]~57 ) # (!cnt4[13]))

	.dataa(cnt4[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[12]~57 ),
	.combout(\cnt4[13]~58_combout ),
	.cout(\cnt4[13]~59 ));
// synopsys translate_off
defparam \cnt4[13]~58 .lut_mask = 16'h5A5F;
defparam \cnt4[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N27
dffeas \cnt4[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[13] .is_wysiwyg = "true";
defparam \cnt4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N28
cycloneive_lcell_comb \cnt4[14]~60 (
// Equation(s):
// \cnt4[14]~60_combout  = (cnt4[14] & (\cnt4[13]~59  $ (GND))) # (!cnt4[14] & (!\cnt4[13]~59  & VCC))
// \cnt4[14]~61  = CARRY((cnt4[14] & !\cnt4[13]~59 ))

	.dataa(gnd),
	.datab(cnt4[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[13]~59 ),
	.combout(\cnt4[14]~60_combout ),
	.cout(\cnt4[14]~61 ));
// synopsys translate_off
defparam \cnt4[14]~60 .lut_mask = 16'hC30C;
defparam \cnt4[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N29
dffeas \cnt4[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[14] .is_wysiwyg = "true";
defparam \cnt4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N30
cycloneive_lcell_comb \cnt4[15]~62 (
// Equation(s):
// \cnt4[15]~62_combout  = (cnt4[15] & (!\cnt4[14]~61 )) # (!cnt4[15] & ((\cnt4[14]~61 ) # (GND)))
// \cnt4[15]~63  = CARRY((!\cnt4[14]~61 ) # (!cnt4[15]))

	.dataa(cnt4[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[14]~61 ),
	.combout(\cnt4[15]~62_combout ),
	.cout(\cnt4[15]~63 ));
// synopsys translate_off
defparam \cnt4[15]~62 .lut_mask = 16'h5A5F;
defparam \cnt4[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y14_N31
dffeas \cnt4[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[15] .is_wysiwyg = "true";
defparam \cnt4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N0
cycloneive_lcell_comb \cnt4[16]~64 (
// Equation(s):
// \cnt4[16]~64_combout  = (cnt4[16] & (\cnt4[15]~63  $ (GND))) # (!cnt4[16] & (!\cnt4[15]~63  & VCC))
// \cnt4[16]~65  = CARRY((cnt4[16] & !\cnt4[15]~63 ))

	.dataa(gnd),
	.datab(cnt4[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[15]~63 ),
	.combout(\cnt4[16]~64_combout ),
	.cout(\cnt4[16]~65 ));
// synopsys translate_off
defparam \cnt4[16]~64 .lut_mask = 16'hC30C;
defparam \cnt4[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N1
dffeas \cnt4[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[16] .is_wysiwyg = "true";
defparam \cnt4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N2
cycloneive_lcell_comb \cnt4[17]~66 (
// Equation(s):
// \cnt4[17]~66_combout  = (cnt4[17] & (!\cnt4[16]~65 )) # (!cnt4[17] & ((\cnt4[16]~65 ) # (GND)))
// \cnt4[17]~67  = CARRY((!\cnt4[16]~65 ) # (!cnt4[17]))

	.dataa(gnd),
	.datab(cnt4[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[16]~65 ),
	.combout(\cnt4[17]~66_combout ),
	.cout(\cnt4[17]~67 ));
// synopsys translate_off
defparam \cnt4[17]~66 .lut_mask = 16'h3C3F;
defparam \cnt4[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N3
dffeas \cnt4[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[17] .is_wysiwyg = "true";
defparam \cnt4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N4
cycloneive_lcell_comb \cnt4[18]~68 (
// Equation(s):
// \cnt4[18]~68_combout  = (cnt4[18] & (\cnt4[17]~67  $ (GND))) # (!cnt4[18] & (!\cnt4[17]~67  & VCC))
// \cnt4[18]~69  = CARRY((cnt4[18] & !\cnt4[17]~67 ))

	.dataa(gnd),
	.datab(cnt4[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[17]~67 ),
	.combout(\cnt4[18]~68_combout ),
	.cout(\cnt4[18]~69 ));
// synopsys translate_off
defparam \cnt4[18]~68 .lut_mask = 16'hC30C;
defparam \cnt4[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N5
dffeas \cnt4[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[18] .is_wysiwyg = "true";
defparam \cnt4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N6
cycloneive_lcell_comb \cnt4[19]~70 (
// Equation(s):
// \cnt4[19]~70_combout  = (cnt4[19] & (!\cnt4[18]~69 )) # (!cnt4[19] & ((\cnt4[18]~69 ) # (GND)))
// \cnt4[19]~71  = CARRY((!\cnt4[18]~69 ) # (!cnt4[19]))

	.dataa(cnt4[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[18]~69 ),
	.combout(\cnt4[19]~70_combout ),
	.cout(\cnt4[19]~71 ));
// synopsys translate_off
defparam \cnt4[19]~70 .lut_mask = 16'h5A5F;
defparam \cnt4[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N7
dffeas \cnt4[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[19] .is_wysiwyg = "true";
defparam \cnt4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N8
cycloneive_lcell_comb \cnt4[20]~72 (
// Equation(s):
// \cnt4[20]~72_combout  = (cnt4[20] & (\cnt4[19]~71  $ (GND))) # (!cnt4[20] & (!\cnt4[19]~71  & VCC))
// \cnt4[20]~73  = CARRY((cnt4[20] & !\cnt4[19]~71 ))

	.dataa(gnd),
	.datab(cnt4[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[19]~71 ),
	.combout(\cnt4[20]~72_combout ),
	.cout(\cnt4[20]~73 ));
// synopsys translate_off
defparam \cnt4[20]~72 .lut_mask = 16'hC30C;
defparam \cnt4[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N9
dffeas \cnt4[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[20] .is_wysiwyg = "true";
defparam \cnt4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N10
cycloneive_lcell_comb \cnt4[21]~74 (
// Equation(s):
// \cnt4[21]~74_combout  = (cnt4[21] & (!\cnt4[20]~73 )) # (!cnt4[21] & ((\cnt4[20]~73 ) # (GND)))
// \cnt4[21]~75  = CARRY((!\cnt4[20]~73 ) # (!cnt4[21]))

	.dataa(cnt4[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[20]~73 ),
	.combout(\cnt4[21]~74_combout ),
	.cout(\cnt4[21]~75 ));
// synopsys translate_off
defparam \cnt4[21]~74 .lut_mask = 16'h5A5F;
defparam \cnt4[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N11
dffeas \cnt4[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[21] .is_wysiwyg = "true";
defparam \cnt4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N12
cycloneive_lcell_comb \cnt4[22]~76 (
// Equation(s):
// \cnt4[22]~76_combout  = (cnt4[22] & (\cnt4[21]~75  $ (GND))) # (!cnt4[22] & (!\cnt4[21]~75  & VCC))
// \cnt4[22]~77  = CARRY((cnt4[22] & !\cnt4[21]~75 ))

	.dataa(cnt4[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[21]~75 ),
	.combout(\cnt4[22]~76_combout ),
	.cout(\cnt4[22]~77 ));
// synopsys translate_off
defparam \cnt4[22]~76 .lut_mask = 16'hA50A;
defparam \cnt4[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N13
dffeas \cnt4[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[22] .is_wysiwyg = "true";
defparam \cnt4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N14
cycloneive_lcell_comb \cnt4[23]~78 (
// Equation(s):
// \cnt4[23]~78_combout  = (cnt4[23] & (!\cnt4[22]~77 )) # (!cnt4[23] & ((\cnt4[22]~77 ) # (GND)))
// \cnt4[23]~79  = CARRY((!\cnt4[22]~77 ) # (!cnt4[23]))

	.dataa(gnd),
	.datab(cnt4[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[22]~77 ),
	.combout(\cnt4[23]~78_combout ),
	.cout(\cnt4[23]~79 ));
// synopsys translate_off
defparam \cnt4[23]~78 .lut_mask = 16'h3C3F;
defparam \cnt4[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N15
dffeas \cnt4[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[23] .is_wysiwyg = "true";
defparam \cnt4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N16
cycloneive_lcell_comb \cnt4[24]~80 (
// Equation(s):
// \cnt4[24]~80_combout  = (cnt4[24] & (\cnt4[23]~79  $ (GND))) # (!cnt4[24] & (!\cnt4[23]~79  & VCC))
// \cnt4[24]~81  = CARRY((cnt4[24] & !\cnt4[23]~79 ))

	.dataa(gnd),
	.datab(cnt4[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[23]~79 ),
	.combout(\cnt4[24]~80_combout ),
	.cout(\cnt4[24]~81 ));
// synopsys translate_off
defparam \cnt4[24]~80 .lut_mask = 16'hC30C;
defparam \cnt4[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N17
dffeas \cnt4[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[24] .is_wysiwyg = "true";
defparam \cnt4[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N18
cycloneive_lcell_comb \cnt4[25]~82 (
// Equation(s):
// \cnt4[25]~82_combout  = (cnt4[25] & (!\cnt4[24]~81 )) # (!cnt4[25] & ((\cnt4[24]~81 ) # (GND)))
// \cnt4[25]~83  = CARRY((!\cnt4[24]~81 ) # (!cnt4[25]))

	.dataa(gnd),
	.datab(cnt4[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[24]~81 ),
	.combout(\cnt4[25]~82_combout ),
	.cout(\cnt4[25]~83 ));
// synopsys translate_off
defparam \cnt4[25]~82 .lut_mask = 16'h3C3F;
defparam \cnt4[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N19
dffeas \cnt4[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[25] .is_wysiwyg = "true";
defparam \cnt4[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N20
cycloneive_lcell_comb \cnt4[26]~84 (
// Equation(s):
// \cnt4[26]~84_combout  = (cnt4[26] & (\cnt4[25]~83  $ (GND))) # (!cnt4[26] & (!\cnt4[25]~83  & VCC))
// \cnt4[26]~85  = CARRY((cnt4[26] & !\cnt4[25]~83 ))

	.dataa(gnd),
	.datab(cnt4[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[25]~83 ),
	.combout(\cnt4[26]~84_combout ),
	.cout(\cnt4[26]~85 ));
// synopsys translate_off
defparam \cnt4[26]~84 .lut_mask = 16'hC30C;
defparam \cnt4[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N21
dffeas \cnt4[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[26] .is_wysiwyg = "true";
defparam \cnt4[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N22
cycloneive_lcell_comb \cnt4[27]~86 (
// Equation(s):
// \cnt4[27]~86_combout  = (cnt4[27] & (!\cnt4[26]~85 )) # (!cnt4[27] & ((\cnt4[26]~85 ) # (GND)))
// \cnt4[27]~87  = CARRY((!\cnt4[26]~85 ) # (!cnt4[27]))

	.dataa(cnt4[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[26]~85 ),
	.combout(\cnt4[27]~86_combout ),
	.cout(\cnt4[27]~87 ));
// synopsys translate_off
defparam \cnt4[27]~86 .lut_mask = 16'h5A5F;
defparam \cnt4[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N23
dffeas \cnt4[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[27] .is_wysiwyg = "true";
defparam \cnt4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N24
cycloneive_lcell_comb \cnt4[28]~88 (
// Equation(s):
// \cnt4[28]~88_combout  = (cnt4[28] & (\cnt4[27]~87  $ (GND))) # (!cnt4[28] & (!\cnt4[27]~87  & VCC))
// \cnt4[28]~89  = CARRY((cnt4[28] & !\cnt4[27]~87 ))

	.dataa(gnd),
	.datab(cnt4[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[27]~87 ),
	.combout(\cnt4[28]~88_combout ),
	.cout(\cnt4[28]~89 ));
// synopsys translate_off
defparam \cnt4[28]~88 .lut_mask = 16'hC30C;
defparam \cnt4[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N25
dffeas \cnt4[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[28] .is_wysiwyg = "true";
defparam \cnt4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N26
cycloneive_lcell_comb \cnt4[29]~90 (
// Equation(s):
// \cnt4[29]~90_combout  = (cnt4[29] & (!\cnt4[28]~89 )) # (!cnt4[29] & ((\cnt4[28]~89 ) # (GND)))
// \cnt4[29]~91  = CARRY((!\cnt4[28]~89 ) # (!cnt4[29]))

	.dataa(cnt4[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[28]~89 ),
	.combout(\cnt4[29]~90_combout ),
	.cout(\cnt4[29]~91 ));
// synopsys translate_off
defparam \cnt4[29]~90 .lut_mask = 16'h5A5F;
defparam \cnt4[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N27
dffeas \cnt4[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[29] .is_wysiwyg = "true";
defparam \cnt4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N28
cycloneive_lcell_comb \cnt4[30]~92 (
// Equation(s):
// \cnt4[30]~92_combout  = (cnt4[30] & (\cnt4[29]~91  $ (GND))) # (!cnt4[30] & (!\cnt4[29]~91  & VCC))
// \cnt4[30]~93  = CARRY((cnt4[30] & !\cnt4[29]~91 ))

	.dataa(gnd),
	.datab(cnt4[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt4[29]~91 ),
	.combout(\cnt4[30]~92_combout ),
	.cout(\cnt4[30]~93 ));
// synopsys translate_off
defparam \cnt4[30]~92 .lut_mask = 16'hC30C;
defparam \cnt4[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N29
dffeas \cnt4[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[30] .is_wysiwyg = "true";
defparam \cnt4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N30
cycloneive_lcell_comb \cnt4[31]~94 (
// Equation(s):
// \cnt4[31]~94_combout  = cnt4[31] $ (\cnt4[30]~93 )

	.dataa(cnt4[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt4[30]~93 ),
	.combout(\cnt4[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt4[31]~94 .lut_mask = 16'h5A5A;
defparam \cnt4[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y13_N31
dffeas \cnt4[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt4[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan4~7_combout ),
	.sload(gnd),
	.ena(\SW[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt4[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt4[31] .is_wysiwyg = "true";
defparam \cnt4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N10
cycloneive_lcell_comb \LessThan4~6 (
// Equation(s):
// \LessThan4~6_combout  = (!cnt4[29] & (!cnt4[30] & (!cnt4[31] & !cnt4[28])))

	.dataa(cnt4[29]),
	.datab(cnt4[30]),
	.datac(cnt4[31]),
	.datad(cnt4[28]),
	.cin(gnd),
	.combout(\LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~6 .lut_mask = 16'h0001;
defparam \LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N28
cycloneive_lcell_comb \add4~3 (
// Equation(s):
// \add4~3_combout  = (((add4[8]) # (!\LessThan4~4_combout )) # (!\LessThan4~5_combout )) # (!\LessThan4~6_combout )

	.dataa(\LessThan4~6_combout ),
	.datab(\LessThan4~5_combout ),
	.datac(add4[8]),
	.datad(\LessThan4~4_combout ),
	.cin(gnd),
	.combout(\add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \add4~3 .lut_mask = 16'hF7FF;
defparam \add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N29
dffeas \add4[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add4[8] .is_wysiwyg = "true";
defparam \add4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N0
cycloneive_lcell_comb \cnt5[0]~32 (
// Equation(s):
// \cnt5[0]~32_combout  = cnt5[0] $ (VCC)
// \cnt5[0]~33  = CARRY(cnt5[0])

	.dataa(gnd),
	.datab(cnt5[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt5[0]~32_combout ),
	.cout(\cnt5[0]~33 ));
// synopsys translate_off
defparam \cnt5[0]~32 .lut_mask = 16'h33CC;
defparam \cnt5[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y24_N1
dffeas \cnt5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[0] .is_wysiwyg = "true";
defparam \cnt5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N2
cycloneive_lcell_comb \cnt5[1]~34 (
// Equation(s):
// \cnt5[1]~34_combout  = (cnt5[1] & (!\cnt5[0]~33 )) # (!cnt5[1] & ((\cnt5[0]~33 ) # (GND)))
// \cnt5[1]~35  = CARRY((!\cnt5[0]~33 ) # (!cnt5[1]))

	.dataa(gnd),
	.datab(cnt5[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[0]~33 ),
	.combout(\cnt5[1]~34_combout ),
	.cout(\cnt5[1]~35 ));
// synopsys translate_off
defparam \cnt5[1]~34 .lut_mask = 16'h3C3F;
defparam \cnt5[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N3
dffeas \cnt5[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[1] .is_wysiwyg = "true";
defparam \cnt5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N4
cycloneive_lcell_comb \cnt5[2]~36 (
// Equation(s):
// \cnt5[2]~36_combout  = (cnt5[2] & (\cnt5[1]~35  $ (GND))) # (!cnt5[2] & (!\cnt5[1]~35  & VCC))
// \cnt5[2]~37  = CARRY((cnt5[2] & !\cnt5[1]~35 ))

	.dataa(gnd),
	.datab(cnt5[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[1]~35 ),
	.combout(\cnt5[2]~36_combout ),
	.cout(\cnt5[2]~37 ));
// synopsys translate_off
defparam \cnt5[2]~36 .lut_mask = 16'hC30C;
defparam \cnt5[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N5
dffeas \cnt5[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[2] .is_wysiwyg = "true";
defparam \cnt5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N6
cycloneive_lcell_comb \cnt5[3]~38 (
// Equation(s):
// \cnt5[3]~38_combout  = (cnt5[3] & (!\cnt5[2]~37 )) # (!cnt5[3] & ((\cnt5[2]~37 ) # (GND)))
// \cnt5[3]~39  = CARRY((!\cnt5[2]~37 ) # (!cnt5[3]))

	.dataa(cnt5[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[2]~37 ),
	.combout(\cnt5[3]~38_combout ),
	.cout(\cnt5[3]~39 ));
// synopsys translate_off
defparam \cnt5[3]~38 .lut_mask = 16'h5A5F;
defparam \cnt5[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N7
dffeas \cnt5[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[3] .is_wysiwyg = "true";
defparam \cnt5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N8
cycloneive_lcell_comb \cnt5[4]~40 (
// Equation(s):
// \cnt5[4]~40_combout  = (cnt5[4] & (\cnt5[3]~39  $ (GND))) # (!cnt5[4] & (!\cnt5[3]~39  & VCC))
// \cnt5[4]~41  = CARRY((cnt5[4] & !\cnt5[3]~39 ))

	.dataa(gnd),
	.datab(cnt5[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[3]~39 ),
	.combout(\cnt5[4]~40_combout ),
	.cout(\cnt5[4]~41 ));
// synopsys translate_off
defparam \cnt5[4]~40 .lut_mask = 16'hC30C;
defparam \cnt5[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N9
dffeas \cnt5[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[4] .is_wysiwyg = "true";
defparam \cnt5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N10
cycloneive_lcell_comb \cnt5[5]~42 (
// Equation(s):
// \cnt5[5]~42_combout  = (cnt5[5] & (!\cnt5[4]~41 )) # (!cnt5[5] & ((\cnt5[4]~41 ) # (GND)))
// \cnt5[5]~43  = CARRY((!\cnt5[4]~41 ) # (!cnt5[5]))

	.dataa(cnt5[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[4]~41 ),
	.combout(\cnt5[5]~42_combout ),
	.cout(\cnt5[5]~43 ));
// synopsys translate_off
defparam \cnt5[5]~42 .lut_mask = 16'h5A5F;
defparam \cnt5[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N11
dffeas \cnt5[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[5] .is_wysiwyg = "true";
defparam \cnt5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N12
cycloneive_lcell_comb \cnt5[6]~44 (
// Equation(s):
// \cnt5[6]~44_combout  = (cnt5[6] & (\cnt5[5]~43  $ (GND))) # (!cnt5[6] & (!\cnt5[5]~43  & VCC))
// \cnt5[6]~45  = CARRY((cnt5[6] & !\cnt5[5]~43 ))

	.dataa(cnt5[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[5]~43 ),
	.combout(\cnt5[6]~44_combout ),
	.cout(\cnt5[6]~45 ));
// synopsys translate_off
defparam \cnt5[6]~44 .lut_mask = 16'hA50A;
defparam \cnt5[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N13
dffeas \cnt5[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[6] .is_wysiwyg = "true";
defparam \cnt5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N14
cycloneive_lcell_comb \cnt5[7]~46 (
// Equation(s):
// \cnt5[7]~46_combout  = (cnt5[7] & (!\cnt5[6]~45 )) # (!cnt5[7] & ((\cnt5[6]~45 ) # (GND)))
// \cnt5[7]~47  = CARRY((!\cnt5[6]~45 ) # (!cnt5[7]))

	.dataa(gnd),
	.datab(cnt5[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[6]~45 ),
	.combout(\cnt5[7]~46_combout ),
	.cout(\cnt5[7]~47 ));
// synopsys translate_off
defparam \cnt5[7]~46 .lut_mask = 16'h3C3F;
defparam \cnt5[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N15
dffeas \cnt5[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[7] .is_wysiwyg = "true";
defparam \cnt5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N16
cycloneive_lcell_comb \cnt5[8]~48 (
// Equation(s):
// \cnt5[8]~48_combout  = (cnt5[8] & (\cnt5[7]~47  $ (GND))) # (!cnt5[8] & (!\cnt5[7]~47  & VCC))
// \cnt5[8]~49  = CARRY((cnt5[8] & !\cnt5[7]~47 ))

	.dataa(gnd),
	.datab(cnt5[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[7]~47 ),
	.combout(\cnt5[8]~48_combout ),
	.cout(\cnt5[8]~49 ));
// synopsys translate_off
defparam \cnt5[8]~48 .lut_mask = 16'hC30C;
defparam \cnt5[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N17
dffeas \cnt5[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[8] .is_wysiwyg = "true";
defparam \cnt5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N18
cycloneive_lcell_comb \cnt5[9]~50 (
// Equation(s):
// \cnt5[9]~50_combout  = (cnt5[9] & (!\cnt5[8]~49 )) # (!cnt5[9] & ((\cnt5[8]~49 ) # (GND)))
// \cnt5[9]~51  = CARRY((!\cnt5[8]~49 ) # (!cnt5[9]))

	.dataa(gnd),
	.datab(cnt5[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[8]~49 ),
	.combout(\cnt5[9]~50_combout ),
	.cout(\cnt5[9]~51 ));
// synopsys translate_off
defparam \cnt5[9]~50 .lut_mask = 16'h3C3F;
defparam \cnt5[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N19
dffeas \cnt5[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[9] .is_wysiwyg = "true";
defparam \cnt5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N20
cycloneive_lcell_comb \cnt5[10]~52 (
// Equation(s):
// \cnt5[10]~52_combout  = (cnt5[10] & (\cnt5[9]~51  $ (GND))) # (!cnt5[10] & (!\cnt5[9]~51  & VCC))
// \cnt5[10]~53  = CARRY((cnt5[10] & !\cnt5[9]~51 ))

	.dataa(gnd),
	.datab(cnt5[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[9]~51 ),
	.combout(\cnt5[10]~52_combout ),
	.cout(\cnt5[10]~53 ));
// synopsys translate_off
defparam \cnt5[10]~52 .lut_mask = 16'hC30C;
defparam \cnt5[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N21
dffeas \cnt5[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[10] .is_wysiwyg = "true";
defparam \cnt5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N22
cycloneive_lcell_comb \cnt5[11]~54 (
// Equation(s):
// \cnt5[11]~54_combout  = (cnt5[11] & (!\cnt5[10]~53 )) # (!cnt5[11] & ((\cnt5[10]~53 ) # (GND)))
// \cnt5[11]~55  = CARRY((!\cnt5[10]~53 ) # (!cnt5[11]))

	.dataa(cnt5[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[10]~53 ),
	.combout(\cnt5[11]~54_combout ),
	.cout(\cnt5[11]~55 ));
// synopsys translate_off
defparam \cnt5[11]~54 .lut_mask = 16'h5A5F;
defparam \cnt5[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N23
dffeas \cnt5[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[11] .is_wysiwyg = "true";
defparam \cnt5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N24
cycloneive_lcell_comb \cnt5[12]~56 (
// Equation(s):
// \cnt5[12]~56_combout  = (cnt5[12] & (\cnt5[11]~55  $ (GND))) # (!cnt5[12] & (!\cnt5[11]~55  & VCC))
// \cnt5[12]~57  = CARRY((cnt5[12] & !\cnt5[11]~55 ))

	.dataa(gnd),
	.datab(cnt5[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[11]~55 ),
	.combout(\cnt5[12]~56_combout ),
	.cout(\cnt5[12]~57 ));
// synopsys translate_off
defparam \cnt5[12]~56 .lut_mask = 16'hC30C;
defparam \cnt5[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N25
dffeas \cnt5[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[12] .is_wysiwyg = "true";
defparam \cnt5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N26
cycloneive_lcell_comb \cnt5[13]~58 (
// Equation(s):
// \cnt5[13]~58_combout  = (cnt5[13] & (!\cnt5[12]~57 )) # (!cnt5[13] & ((\cnt5[12]~57 ) # (GND)))
// \cnt5[13]~59  = CARRY((!\cnt5[12]~57 ) # (!cnt5[13]))

	.dataa(cnt5[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[12]~57 ),
	.combout(\cnt5[13]~58_combout ),
	.cout(\cnt5[13]~59 ));
// synopsys translate_off
defparam \cnt5[13]~58 .lut_mask = 16'h5A5F;
defparam \cnt5[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N27
dffeas \cnt5[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[13] .is_wysiwyg = "true";
defparam \cnt5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N28
cycloneive_lcell_comb \cnt5[14]~60 (
// Equation(s):
// \cnt5[14]~60_combout  = (cnt5[14] & (\cnt5[13]~59  $ (GND))) # (!cnt5[14] & (!\cnt5[13]~59  & VCC))
// \cnt5[14]~61  = CARRY((cnt5[14] & !\cnt5[13]~59 ))

	.dataa(gnd),
	.datab(cnt5[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[13]~59 ),
	.combout(\cnt5[14]~60_combout ),
	.cout(\cnt5[14]~61 ));
// synopsys translate_off
defparam \cnt5[14]~60 .lut_mask = 16'hC30C;
defparam \cnt5[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N29
dffeas \cnt5[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[14] .is_wysiwyg = "true";
defparam \cnt5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y24_N30
cycloneive_lcell_comb \cnt5[15]~62 (
// Equation(s):
// \cnt5[15]~62_combout  = (cnt5[15] & (!\cnt5[14]~61 )) # (!cnt5[15] & ((\cnt5[14]~61 ) # (GND)))
// \cnt5[15]~63  = CARRY((!\cnt5[14]~61 ) # (!cnt5[15]))

	.dataa(cnt5[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[14]~61 ),
	.combout(\cnt5[15]~62_combout ),
	.cout(\cnt5[15]~63 ));
// synopsys translate_off
defparam \cnt5[15]~62 .lut_mask = 16'h5A5F;
defparam \cnt5[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y24_N31
dffeas \cnt5[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[15] .is_wysiwyg = "true";
defparam \cnt5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N0
cycloneive_lcell_comb \cnt5[16]~64 (
// Equation(s):
// \cnt5[16]~64_combout  = (cnt5[16] & (\cnt5[15]~63  $ (GND))) # (!cnt5[16] & (!\cnt5[15]~63  & VCC))
// \cnt5[16]~65  = CARRY((cnt5[16] & !\cnt5[15]~63 ))

	.dataa(gnd),
	.datab(cnt5[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[15]~63 ),
	.combout(\cnt5[16]~64_combout ),
	.cout(\cnt5[16]~65 ));
// synopsys translate_off
defparam \cnt5[16]~64 .lut_mask = 16'hC30C;
defparam \cnt5[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N1
dffeas \cnt5[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[16] .is_wysiwyg = "true";
defparam \cnt5[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N2
cycloneive_lcell_comb \cnt5[17]~66 (
// Equation(s):
// \cnt5[17]~66_combout  = (cnt5[17] & (!\cnt5[16]~65 )) # (!cnt5[17] & ((\cnt5[16]~65 ) # (GND)))
// \cnt5[17]~67  = CARRY((!\cnt5[16]~65 ) # (!cnt5[17]))

	.dataa(gnd),
	.datab(cnt5[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[16]~65 ),
	.combout(\cnt5[17]~66_combout ),
	.cout(\cnt5[17]~67 ));
// synopsys translate_off
defparam \cnt5[17]~66 .lut_mask = 16'h3C3F;
defparam \cnt5[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N3
dffeas \cnt5[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[17] .is_wysiwyg = "true";
defparam \cnt5[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N4
cycloneive_lcell_comb \cnt5[18]~68 (
// Equation(s):
// \cnt5[18]~68_combout  = (cnt5[18] & (\cnt5[17]~67  $ (GND))) # (!cnt5[18] & (!\cnt5[17]~67  & VCC))
// \cnt5[18]~69  = CARRY((cnt5[18] & !\cnt5[17]~67 ))

	.dataa(gnd),
	.datab(cnt5[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[17]~67 ),
	.combout(\cnt5[18]~68_combout ),
	.cout(\cnt5[18]~69 ));
// synopsys translate_off
defparam \cnt5[18]~68 .lut_mask = 16'hC30C;
defparam \cnt5[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N5
dffeas \cnt5[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[18] .is_wysiwyg = "true";
defparam \cnt5[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N6
cycloneive_lcell_comb \cnt5[19]~70 (
// Equation(s):
// \cnt5[19]~70_combout  = (cnt5[19] & (!\cnt5[18]~69 )) # (!cnt5[19] & ((\cnt5[18]~69 ) # (GND)))
// \cnt5[19]~71  = CARRY((!\cnt5[18]~69 ) # (!cnt5[19]))

	.dataa(cnt5[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[18]~69 ),
	.combout(\cnt5[19]~70_combout ),
	.cout(\cnt5[19]~71 ));
// synopsys translate_off
defparam \cnt5[19]~70 .lut_mask = 16'h5A5F;
defparam \cnt5[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N7
dffeas \cnt5[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[19] .is_wysiwyg = "true";
defparam \cnt5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N8
cycloneive_lcell_comb \cnt5[20]~72 (
// Equation(s):
// \cnt5[20]~72_combout  = (cnt5[20] & (\cnt5[19]~71  $ (GND))) # (!cnt5[20] & (!\cnt5[19]~71  & VCC))
// \cnt5[20]~73  = CARRY((cnt5[20] & !\cnt5[19]~71 ))

	.dataa(gnd),
	.datab(cnt5[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[19]~71 ),
	.combout(\cnt5[20]~72_combout ),
	.cout(\cnt5[20]~73 ));
// synopsys translate_off
defparam \cnt5[20]~72 .lut_mask = 16'hC30C;
defparam \cnt5[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N9
dffeas \cnt5[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[20] .is_wysiwyg = "true";
defparam \cnt5[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N10
cycloneive_lcell_comb \cnt5[21]~74 (
// Equation(s):
// \cnt5[21]~74_combout  = (cnt5[21] & (!\cnt5[20]~73 )) # (!cnt5[21] & ((\cnt5[20]~73 ) # (GND)))
// \cnt5[21]~75  = CARRY((!\cnt5[20]~73 ) # (!cnt5[21]))

	.dataa(cnt5[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[20]~73 ),
	.combout(\cnt5[21]~74_combout ),
	.cout(\cnt5[21]~75 ));
// synopsys translate_off
defparam \cnt5[21]~74 .lut_mask = 16'h5A5F;
defparam \cnt5[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N11
dffeas \cnt5[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[21] .is_wysiwyg = "true";
defparam \cnt5[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N12
cycloneive_lcell_comb \cnt5[22]~76 (
// Equation(s):
// \cnt5[22]~76_combout  = (cnt5[22] & (\cnt5[21]~75  $ (GND))) # (!cnt5[22] & (!\cnt5[21]~75  & VCC))
// \cnt5[22]~77  = CARRY((cnt5[22] & !\cnt5[21]~75 ))

	.dataa(cnt5[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[21]~75 ),
	.combout(\cnt5[22]~76_combout ),
	.cout(\cnt5[22]~77 ));
// synopsys translate_off
defparam \cnt5[22]~76 .lut_mask = 16'hA50A;
defparam \cnt5[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N13
dffeas \cnt5[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[22] .is_wysiwyg = "true";
defparam \cnt5[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N14
cycloneive_lcell_comb \cnt5[23]~78 (
// Equation(s):
// \cnt5[23]~78_combout  = (cnt5[23] & (!\cnt5[22]~77 )) # (!cnt5[23] & ((\cnt5[22]~77 ) # (GND)))
// \cnt5[23]~79  = CARRY((!\cnt5[22]~77 ) # (!cnt5[23]))

	.dataa(gnd),
	.datab(cnt5[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[22]~77 ),
	.combout(\cnt5[23]~78_combout ),
	.cout(\cnt5[23]~79 ));
// synopsys translate_off
defparam \cnt5[23]~78 .lut_mask = 16'h3C3F;
defparam \cnt5[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N15
dffeas \cnt5[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[23] .is_wysiwyg = "true";
defparam \cnt5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N16
cycloneive_lcell_comb \cnt5[24]~80 (
// Equation(s):
// \cnt5[24]~80_combout  = (cnt5[24] & (\cnt5[23]~79  $ (GND))) # (!cnt5[24] & (!\cnt5[23]~79  & VCC))
// \cnt5[24]~81  = CARRY((cnt5[24] & !\cnt5[23]~79 ))

	.dataa(gnd),
	.datab(cnt5[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[23]~79 ),
	.combout(\cnt5[24]~80_combout ),
	.cout(\cnt5[24]~81 ));
// synopsys translate_off
defparam \cnt5[24]~80 .lut_mask = 16'hC30C;
defparam \cnt5[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N17
dffeas \cnt5[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[24] .is_wysiwyg = "true";
defparam \cnt5[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N18
cycloneive_lcell_comb \cnt5[25]~82 (
// Equation(s):
// \cnt5[25]~82_combout  = (cnt5[25] & (!\cnt5[24]~81 )) # (!cnt5[25] & ((\cnt5[24]~81 ) # (GND)))
// \cnt5[25]~83  = CARRY((!\cnt5[24]~81 ) # (!cnt5[25]))

	.dataa(gnd),
	.datab(cnt5[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[24]~81 ),
	.combout(\cnt5[25]~82_combout ),
	.cout(\cnt5[25]~83 ));
// synopsys translate_off
defparam \cnt5[25]~82 .lut_mask = 16'h3C3F;
defparam \cnt5[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N19
dffeas \cnt5[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[25] .is_wysiwyg = "true";
defparam \cnt5[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N20
cycloneive_lcell_comb \cnt5[26]~84 (
// Equation(s):
// \cnt5[26]~84_combout  = (cnt5[26] & (\cnt5[25]~83  $ (GND))) # (!cnt5[26] & (!\cnt5[25]~83  & VCC))
// \cnt5[26]~85  = CARRY((cnt5[26] & !\cnt5[25]~83 ))

	.dataa(gnd),
	.datab(cnt5[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[25]~83 ),
	.combout(\cnt5[26]~84_combout ),
	.cout(\cnt5[26]~85 ));
// synopsys translate_off
defparam \cnt5[26]~84 .lut_mask = 16'hC30C;
defparam \cnt5[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N21
dffeas \cnt5[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[26] .is_wysiwyg = "true";
defparam \cnt5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N22
cycloneive_lcell_comb \cnt5[27]~86 (
// Equation(s):
// \cnt5[27]~86_combout  = (cnt5[27] & (!\cnt5[26]~85 )) # (!cnt5[27] & ((\cnt5[26]~85 ) # (GND)))
// \cnt5[27]~87  = CARRY((!\cnt5[26]~85 ) # (!cnt5[27]))

	.dataa(cnt5[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[26]~85 ),
	.combout(\cnt5[27]~86_combout ),
	.cout(\cnt5[27]~87 ));
// synopsys translate_off
defparam \cnt5[27]~86 .lut_mask = 16'h5A5F;
defparam \cnt5[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N23
dffeas \cnt5[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[27] .is_wysiwyg = "true";
defparam \cnt5[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N10
cycloneive_lcell_comb \LessThan5~2 (
// Equation(s):
// \LessThan5~2_combout  = (!cnt5[27] & (!cnt5[25] & (!cnt5[26] & !cnt5[24])))

	.dataa(cnt5[27]),
	.datab(cnt5[25]),
	.datac(cnt5[26]),
	.datad(cnt5[24]),
	.cin(gnd),
	.combout(\LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~2 .lut_mask = 16'h0001;
defparam \LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N28
cycloneive_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = (!cnt5[21] & (!cnt5[22] & (!cnt5[20] & !cnt5[23])))

	.dataa(cnt5[21]),
	.datab(cnt5[22]),
	.datac(cnt5[20]),
	.datad(cnt5[23]),
	.cin(gnd),
	.combout(\LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'h0001;
defparam \LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N24
cycloneive_lcell_comb \cnt5[28]~88 (
// Equation(s):
// \cnt5[28]~88_combout  = (cnt5[28] & (\cnt5[27]~87  $ (GND))) # (!cnt5[28] & (!\cnt5[27]~87  & VCC))
// \cnt5[28]~89  = CARRY((cnt5[28] & !\cnt5[27]~87 ))

	.dataa(gnd),
	.datab(cnt5[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[27]~87 ),
	.combout(\cnt5[28]~88_combout ),
	.cout(\cnt5[28]~89 ));
// synopsys translate_off
defparam \cnt5[28]~88 .lut_mask = 16'hC30C;
defparam \cnt5[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N25
dffeas \cnt5[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[28] .is_wysiwyg = "true";
defparam \cnt5[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N26
cycloneive_lcell_comb \cnt5[29]~90 (
// Equation(s):
// \cnt5[29]~90_combout  = (cnt5[29] & (!\cnt5[28]~89 )) # (!cnt5[29] & ((\cnt5[28]~89 ) # (GND)))
// \cnt5[29]~91  = CARRY((!\cnt5[28]~89 ) # (!cnt5[29]))

	.dataa(cnt5[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[28]~89 ),
	.combout(\cnt5[29]~90_combout ),
	.cout(\cnt5[29]~91 ));
// synopsys translate_off
defparam \cnt5[29]~90 .lut_mask = 16'h5A5F;
defparam \cnt5[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N27
dffeas \cnt5[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[29] .is_wysiwyg = "true";
defparam \cnt5[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N28
cycloneive_lcell_comb \cnt5[30]~92 (
// Equation(s):
// \cnt5[30]~92_combout  = (cnt5[30] & (\cnt5[29]~91  $ (GND))) # (!cnt5[30] & (!\cnt5[29]~91  & VCC))
// \cnt5[30]~93  = CARRY((cnt5[30] & !\cnt5[29]~91 ))

	.dataa(gnd),
	.datab(cnt5[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt5[29]~91 ),
	.combout(\cnt5[30]~92_combout ),
	.cout(\cnt5[30]~93 ));
// synopsys translate_off
defparam \cnt5[30]~92 .lut_mask = 16'hC30C;
defparam \cnt5[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N29
dffeas \cnt5[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[30] .is_wysiwyg = "true";
defparam \cnt5[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N30
cycloneive_lcell_comb \cnt5[31]~94 (
// Equation(s):
// \cnt5[31]~94_combout  = cnt5[31] $ (\cnt5[30]~93 )

	.dataa(cnt5[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt5[30]~93 ),
	.combout(\cnt5[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt5[31]~94 .lut_mask = 16'h5A5A;
defparam \cnt5[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y23_N31
dffeas \cnt5[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt5[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan5~9_combout ),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt5[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt5[31] .is_wysiwyg = "true";
defparam \cnt5[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N4
cycloneive_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_combout  = (!cnt5[29] & (!cnt5[30] & (!cnt5[31] & !cnt5[28])))

	.dataa(cnt5[29]),
	.datab(cnt5[30]),
	.datac(cnt5[31]),
	.datad(cnt5[28]),
	.cin(gnd),
	.combout(\LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~3 .lut_mask = 16'h0001;
defparam \LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N18
cycloneive_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (!cnt5[19] & (!cnt5[18] & (!cnt5[16] & !cnt5[17])))

	.dataa(cnt5[19]),
	.datab(cnt5[18]),
	.datac(cnt5[16]),
	.datad(cnt5[17]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'h0001;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N14
cycloneive_lcell_comb \LessThan5~4 (
// Equation(s):
// \LessThan5~4_combout  = (\LessThan5~2_combout  & (\LessThan5~1_combout  & (\LessThan5~3_combout  & \LessThan5~0_combout )))

	.dataa(\LessThan5~2_combout ),
	.datab(\LessThan5~1_combout ),
	.datac(\LessThan5~3_combout ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\LessThan5~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~4 .lut_mask = 16'h8000;
defparam \LessThan5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y24_N12
cycloneive_lcell_comb \LessThan5~7 (
// Equation(s):
// \LessThan5~7_combout  = (!cnt5[6] & (((!cnt5[4] & !cnt5[3])) # (!cnt5[5])))

	.dataa(cnt5[6]),
	.datab(cnt5[5]),
	.datac(cnt5[4]),
	.datad(cnt5[3]),
	.cin(gnd),
	.combout(\LessThan5~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~7 .lut_mask = 16'h1115;
defparam \LessThan5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y24_N18
cycloneive_lcell_comb \LessThan5~6 (
// Equation(s):
// \LessThan5~6_combout  = (((!cnt5[9]) # (!cnt5[10])) # (!cnt5[11])) # (!cnt5[12])

	.dataa(cnt5[12]),
	.datab(cnt5[11]),
	.datac(cnt5[10]),
	.datad(cnt5[9]),
	.cin(gnd),
	.combout(\LessThan5~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~6 .lut_mask = 16'h7FFF;
defparam \LessThan5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y24_N2
cycloneive_lcell_comb \LessThan5~8 (
// Equation(s):
// \LessThan5~8_combout  = (\LessThan5~6_combout ) # ((!cnt5[8] & ((\LessThan5~7_combout ) # (!cnt5[7]))))

	.dataa(\LessThan5~7_combout ),
	.datab(\LessThan5~6_combout ),
	.datac(cnt5[7]),
	.datad(cnt5[8]),
	.cin(gnd),
	.combout(\LessThan5~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~8 .lut_mask = 16'hCCEF;
defparam \LessThan5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y24_N8
cycloneive_lcell_comb \LessThan5~5 (
// Equation(s):
// \LessThan5~5_combout  = (!cnt5[14]) # (!cnt5[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt5[15]),
	.datad(cnt5[14]),
	.cin(gnd),
	.combout(\LessThan5~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~5 .lut_mask = 16'h0FFF;
defparam \LessThan5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y24_N28
cycloneive_lcell_comb \LessThan5~9 (
// Equation(s):
// \LessThan5~9_combout  = ((!\LessThan5~5_combout  & ((cnt5[13]) # (!\LessThan5~8_combout )))) # (!\LessThan5~4_combout )

	.dataa(\LessThan5~4_combout ),
	.datab(\LessThan5~8_combout ),
	.datac(\LessThan5~5_combout ),
	.datad(cnt5[13]),
	.cin(gnd),
	.combout(\LessThan5~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~9 .lut_mask = 16'h5F57;
defparam \LessThan5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N16
cycloneive_lcell_comb \add5~3 (
// Equation(s):
// \add5~3_combout  = (add5[8]) # (\LessThan5~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(add5[8]),
	.datad(\LessThan5~9_combout ),
	.cin(gnd),
	.combout(\add5~3_combout ),
	.cout());
// synopsys translate_off
defparam \add5~3 .lut_mask = 16'hFFF0;
defparam \add5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y23_N17
dffeas \add5[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add5[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add5[8] .is_wysiwyg = "true";
defparam \add5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N12
cycloneive_lcell_comb \Add18~0 (
// Equation(s):
// \Add18~0_combout  = (add4[8] & (add5[8] $ (VCC))) # (!add4[8] & (add5[8] & VCC))
// \Add18~1  = CARRY((add4[8] & add5[8]))

	.dataa(add4[8]),
	.datab(add5[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add18~0_combout ),
	.cout(\Add18~1 ));
// synopsys translate_off
defparam \Add18~0 .lut_mask = 16'h6688;
defparam \Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N0
cycloneive_lcell_comb \cnt0[0]~32 (
// Equation(s):
// \cnt0[0]~32_combout  = cnt0[0] $ (VCC)
// \cnt0[0]~33  = CARRY(cnt0[0])

	.dataa(gnd),
	.datab(cnt0[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt0[0]~32_combout ),
	.cout(\cnt0[0]~33 ));
// synopsys translate_off
defparam \cnt0[0]~32 .lut_mask = 16'h33CC;
defparam \cnt0[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y22_N1
dffeas \cnt0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[0] .is_wysiwyg = "true";
defparam \cnt0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N2
cycloneive_lcell_comb \cnt0[1]~34 (
// Equation(s):
// \cnt0[1]~34_combout  = (cnt0[1] & (!\cnt0[0]~33 )) # (!cnt0[1] & ((\cnt0[0]~33 ) # (GND)))
// \cnt0[1]~35  = CARRY((!\cnt0[0]~33 ) # (!cnt0[1]))

	.dataa(gnd),
	.datab(cnt0[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[0]~33 ),
	.combout(\cnt0[1]~34_combout ),
	.cout(\cnt0[1]~35 ));
// synopsys translate_off
defparam \cnt0[1]~34 .lut_mask = 16'h3C3F;
defparam \cnt0[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N3
dffeas \cnt0[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[1] .is_wysiwyg = "true";
defparam \cnt0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N4
cycloneive_lcell_comb \cnt0[2]~36 (
// Equation(s):
// \cnt0[2]~36_combout  = (cnt0[2] & (\cnt0[1]~35  $ (GND))) # (!cnt0[2] & (!\cnt0[1]~35  & VCC))
// \cnt0[2]~37  = CARRY((cnt0[2] & !\cnt0[1]~35 ))

	.dataa(gnd),
	.datab(cnt0[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[1]~35 ),
	.combout(\cnt0[2]~36_combout ),
	.cout(\cnt0[2]~37 ));
// synopsys translate_off
defparam \cnt0[2]~36 .lut_mask = 16'hC30C;
defparam \cnt0[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N5
dffeas \cnt0[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[2] .is_wysiwyg = "true";
defparam \cnt0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N6
cycloneive_lcell_comb \cnt0[3]~38 (
// Equation(s):
// \cnt0[3]~38_combout  = (cnt0[3] & (!\cnt0[2]~37 )) # (!cnt0[3] & ((\cnt0[2]~37 ) # (GND)))
// \cnt0[3]~39  = CARRY((!\cnt0[2]~37 ) # (!cnt0[3]))

	.dataa(cnt0[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[2]~37 ),
	.combout(\cnt0[3]~38_combout ),
	.cout(\cnt0[3]~39 ));
// synopsys translate_off
defparam \cnt0[3]~38 .lut_mask = 16'h5A5F;
defparam \cnt0[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N7
dffeas \cnt0[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[3] .is_wysiwyg = "true";
defparam \cnt0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N8
cycloneive_lcell_comb \cnt0[4]~40 (
// Equation(s):
// \cnt0[4]~40_combout  = (cnt0[4] & (\cnt0[3]~39  $ (GND))) # (!cnt0[4] & (!\cnt0[3]~39  & VCC))
// \cnt0[4]~41  = CARRY((cnt0[4] & !\cnt0[3]~39 ))

	.dataa(gnd),
	.datab(cnt0[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[3]~39 ),
	.combout(\cnt0[4]~40_combout ),
	.cout(\cnt0[4]~41 ));
// synopsys translate_off
defparam \cnt0[4]~40 .lut_mask = 16'hC30C;
defparam \cnt0[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N9
dffeas \cnt0[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[4] .is_wysiwyg = "true";
defparam \cnt0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N10
cycloneive_lcell_comb \cnt0[5]~42 (
// Equation(s):
// \cnt0[5]~42_combout  = (cnt0[5] & (!\cnt0[4]~41 )) # (!cnt0[5] & ((\cnt0[4]~41 ) # (GND)))
// \cnt0[5]~43  = CARRY((!\cnt0[4]~41 ) # (!cnt0[5]))

	.dataa(cnt0[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[4]~41 ),
	.combout(\cnt0[5]~42_combout ),
	.cout(\cnt0[5]~43 ));
// synopsys translate_off
defparam \cnt0[5]~42 .lut_mask = 16'h5A5F;
defparam \cnt0[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N11
dffeas \cnt0[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[5] .is_wysiwyg = "true";
defparam \cnt0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N12
cycloneive_lcell_comb \cnt0[6]~44 (
// Equation(s):
// \cnt0[6]~44_combout  = (cnt0[6] & (\cnt0[5]~43  $ (GND))) # (!cnt0[6] & (!\cnt0[5]~43  & VCC))
// \cnt0[6]~45  = CARRY((cnt0[6] & !\cnt0[5]~43 ))

	.dataa(cnt0[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[5]~43 ),
	.combout(\cnt0[6]~44_combout ),
	.cout(\cnt0[6]~45 ));
// synopsys translate_off
defparam \cnt0[6]~44 .lut_mask = 16'hA50A;
defparam \cnt0[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N13
dffeas \cnt0[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[6] .is_wysiwyg = "true";
defparam \cnt0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N14
cycloneive_lcell_comb \cnt0[7]~46 (
// Equation(s):
// \cnt0[7]~46_combout  = (cnt0[7] & (!\cnt0[6]~45 )) # (!cnt0[7] & ((\cnt0[6]~45 ) # (GND)))
// \cnt0[7]~47  = CARRY((!\cnt0[6]~45 ) # (!cnt0[7]))

	.dataa(gnd),
	.datab(cnt0[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[6]~45 ),
	.combout(\cnt0[7]~46_combout ),
	.cout(\cnt0[7]~47 ));
// synopsys translate_off
defparam \cnt0[7]~46 .lut_mask = 16'h3C3F;
defparam \cnt0[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N15
dffeas \cnt0[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[7] .is_wysiwyg = "true";
defparam \cnt0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N16
cycloneive_lcell_comb \cnt0[8]~48 (
// Equation(s):
// \cnt0[8]~48_combout  = (cnt0[8] & (\cnt0[7]~47  $ (GND))) # (!cnt0[8] & (!\cnt0[7]~47  & VCC))
// \cnt0[8]~49  = CARRY((cnt0[8] & !\cnt0[7]~47 ))

	.dataa(gnd),
	.datab(cnt0[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[7]~47 ),
	.combout(\cnt0[8]~48_combout ),
	.cout(\cnt0[8]~49 ));
// synopsys translate_off
defparam \cnt0[8]~48 .lut_mask = 16'hC30C;
defparam \cnt0[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N17
dffeas \cnt0[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[8] .is_wysiwyg = "true";
defparam \cnt0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N18
cycloneive_lcell_comb \cnt0[9]~50 (
// Equation(s):
// \cnt0[9]~50_combout  = (cnt0[9] & (!\cnt0[8]~49 )) # (!cnt0[9] & ((\cnt0[8]~49 ) # (GND)))
// \cnt0[9]~51  = CARRY((!\cnt0[8]~49 ) # (!cnt0[9]))

	.dataa(gnd),
	.datab(cnt0[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[8]~49 ),
	.combout(\cnt0[9]~50_combout ),
	.cout(\cnt0[9]~51 ));
// synopsys translate_off
defparam \cnt0[9]~50 .lut_mask = 16'h3C3F;
defparam \cnt0[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N19
dffeas \cnt0[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[9] .is_wysiwyg = "true";
defparam \cnt0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N20
cycloneive_lcell_comb \cnt0[10]~52 (
// Equation(s):
// \cnt0[10]~52_combout  = (cnt0[10] & (\cnt0[9]~51  $ (GND))) # (!cnt0[10] & (!\cnt0[9]~51  & VCC))
// \cnt0[10]~53  = CARRY((cnt0[10] & !\cnt0[9]~51 ))

	.dataa(gnd),
	.datab(cnt0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[9]~51 ),
	.combout(\cnt0[10]~52_combout ),
	.cout(\cnt0[10]~53 ));
// synopsys translate_off
defparam \cnt0[10]~52 .lut_mask = 16'hC30C;
defparam \cnt0[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N21
dffeas \cnt0[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[10] .is_wysiwyg = "true";
defparam \cnt0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N22
cycloneive_lcell_comb \cnt0[11]~54 (
// Equation(s):
// \cnt0[11]~54_combout  = (cnt0[11] & (!\cnt0[10]~53 )) # (!cnt0[11] & ((\cnt0[10]~53 ) # (GND)))
// \cnt0[11]~55  = CARRY((!\cnt0[10]~53 ) # (!cnt0[11]))

	.dataa(cnt0[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[10]~53 ),
	.combout(\cnt0[11]~54_combout ),
	.cout(\cnt0[11]~55 ));
// synopsys translate_off
defparam \cnt0[11]~54 .lut_mask = 16'h5A5F;
defparam \cnt0[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N23
dffeas \cnt0[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[11] .is_wysiwyg = "true";
defparam \cnt0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N24
cycloneive_lcell_comb \cnt0[12]~56 (
// Equation(s):
// \cnt0[12]~56_combout  = (cnt0[12] & (\cnt0[11]~55  $ (GND))) # (!cnt0[12] & (!\cnt0[11]~55  & VCC))
// \cnt0[12]~57  = CARRY((cnt0[12] & !\cnt0[11]~55 ))

	.dataa(gnd),
	.datab(cnt0[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[11]~55 ),
	.combout(\cnt0[12]~56_combout ),
	.cout(\cnt0[12]~57 ));
// synopsys translate_off
defparam \cnt0[12]~56 .lut_mask = 16'hC30C;
defparam \cnt0[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N25
dffeas \cnt0[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[12] .is_wysiwyg = "true";
defparam \cnt0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N26
cycloneive_lcell_comb \cnt0[13]~58 (
// Equation(s):
// \cnt0[13]~58_combout  = (cnt0[13] & (!\cnt0[12]~57 )) # (!cnt0[13] & ((\cnt0[12]~57 ) # (GND)))
// \cnt0[13]~59  = CARRY((!\cnt0[12]~57 ) # (!cnt0[13]))

	.dataa(cnt0[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[12]~57 ),
	.combout(\cnt0[13]~58_combout ),
	.cout(\cnt0[13]~59 ));
// synopsys translate_off
defparam \cnt0[13]~58 .lut_mask = 16'h5A5F;
defparam \cnt0[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N27
dffeas \cnt0[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[13] .is_wysiwyg = "true";
defparam \cnt0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N28
cycloneive_lcell_comb \cnt0[14]~60 (
// Equation(s):
// \cnt0[14]~60_combout  = (cnt0[14] & (\cnt0[13]~59  $ (GND))) # (!cnt0[14] & (!\cnt0[13]~59  & VCC))
// \cnt0[14]~61  = CARRY((cnt0[14] & !\cnt0[13]~59 ))

	.dataa(gnd),
	.datab(cnt0[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[13]~59 ),
	.combout(\cnt0[14]~60_combout ),
	.cout(\cnt0[14]~61 ));
// synopsys translate_off
defparam \cnt0[14]~60 .lut_mask = 16'hC30C;
defparam \cnt0[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N29
dffeas \cnt0[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[14] .is_wysiwyg = "true";
defparam \cnt0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N30
cycloneive_lcell_comb \cnt0[15]~62 (
// Equation(s):
// \cnt0[15]~62_combout  = (cnt0[15] & (!\cnt0[14]~61 )) # (!cnt0[15] & ((\cnt0[14]~61 ) # (GND)))
// \cnt0[15]~63  = CARRY((!\cnt0[14]~61 ) # (!cnt0[15]))

	.dataa(cnt0[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[14]~61 ),
	.combout(\cnt0[15]~62_combout ),
	.cout(\cnt0[15]~63 ));
// synopsys translate_off
defparam \cnt0[15]~62 .lut_mask = 16'h5A5F;
defparam \cnt0[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y22_N31
dffeas \cnt0[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[15] .is_wysiwyg = "true";
defparam \cnt0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N0
cycloneive_lcell_comb \cnt0[16]~64 (
// Equation(s):
// \cnt0[16]~64_combout  = (cnt0[16] & (\cnt0[15]~63  $ (GND))) # (!cnt0[16] & (!\cnt0[15]~63  & VCC))
// \cnt0[16]~65  = CARRY((cnt0[16] & !\cnt0[15]~63 ))

	.dataa(gnd),
	.datab(cnt0[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[15]~63 ),
	.combout(\cnt0[16]~64_combout ),
	.cout(\cnt0[16]~65 ));
// synopsys translate_off
defparam \cnt0[16]~64 .lut_mask = 16'hC30C;
defparam \cnt0[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N1
dffeas \cnt0[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[16] .is_wysiwyg = "true";
defparam \cnt0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N2
cycloneive_lcell_comb \cnt0[17]~66 (
// Equation(s):
// \cnt0[17]~66_combout  = (cnt0[17] & (!\cnt0[16]~65 )) # (!cnt0[17] & ((\cnt0[16]~65 ) # (GND)))
// \cnt0[17]~67  = CARRY((!\cnt0[16]~65 ) # (!cnt0[17]))

	.dataa(gnd),
	.datab(cnt0[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[16]~65 ),
	.combout(\cnt0[17]~66_combout ),
	.cout(\cnt0[17]~67 ));
// synopsys translate_off
defparam \cnt0[17]~66 .lut_mask = 16'h3C3F;
defparam \cnt0[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N3
dffeas \cnt0[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[17] .is_wysiwyg = "true";
defparam \cnt0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N4
cycloneive_lcell_comb \cnt0[18]~68 (
// Equation(s):
// \cnt0[18]~68_combout  = (cnt0[18] & (\cnt0[17]~67  $ (GND))) # (!cnt0[18] & (!\cnt0[17]~67  & VCC))
// \cnt0[18]~69  = CARRY((cnt0[18] & !\cnt0[17]~67 ))

	.dataa(gnd),
	.datab(cnt0[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[17]~67 ),
	.combout(\cnt0[18]~68_combout ),
	.cout(\cnt0[18]~69 ));
// synopsys translate_off
defparam \cnt0[18]~68 .lut_mask = 16'hC30C;
defparam \cnt0[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N5
dffeas \cnt0[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[18] .is_wysiwyg = "true";
defparam \cnt0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N6
cycloneive_lcell_comb \cnt0[19]~70 (
// Equation(s):
// \cnt0[19]~70_combout  = (cnt0[19] & (!\cnt0[18]~69 )) # (!cnt0[19] & ((\cnt0[18]~69 ) # (GND)))
// \cnt0[19]~71  = CARRY((!\cnt0[18]~69 ) # (!cnt0[19]))

	.dataa(cnt0[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[18]~69 ),
	.combout(\cnt0[19]~70_combout ),
	.cout(\cnt0[19]~71 ));
// synopsys translate_off
defparam \cnt0[19]~70 .lut_mask = 16'h5A5F;
defparam \cnt0[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N7
dffeas \cnt0[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[19] .is_wysiwyg = "true";
defparam \cnt0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N8
cycloneive_lcell_comb \cnt0[20]~72 (
// Equation(s):
// \cnt0[20]~72_combout  = (cnt0[20] & (\cnt0[19]~71  $ (GND))) # (!cnt0[20] & (!\cnt0[19]~71  & VCC))
// \cnt0[20]~73  = CARRY((cnt0[20] & !\cnt0[19]~71 ))

	.dataa(gnd),
	.datab(cnt0[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[19]~71 ),
	.combout(\cnt0[20]~72_combout ),
	.cout(\cnt0[20]~73 ));
// synopsys translate_off
defparam \cnt0[20]~72 .lut_mask = 16'hC30C;
defparam \cnt0[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N9
dffeas \cnt0[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[20] .is_wysiwyg = "true";
defparam \cnt0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N12
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!cnt0[20] & (!cnt0[19] & (!cnt0[18] & !cnt0[17])))

	.dataa(cnt0[20]),
	.datab(cnt0[19]),
	.datac(cnt0[18]),
	.datad(cnt0[17]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h0001;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N10
cycloneive_lcell_comb \cnt0[21]~74 (
// Equation(s):
// \cnt0[21]~74_combout  = (cnt0[21] & (!\cnt0[20]~73 )) # (!cnt0[21] & ((\cnt0[20]~73 ) # (GND)))
// \cnt0[21]~75  = CARRY((!\cnt0[20]~73 ) # (!cnt0[21]))

	.dataa(cnt0[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[20]~73 ),
	.combout(\cnt0[21]~74_combout ),
	.cout(\cnt0[21]~75 ));
// synopsys translate_off
defparam \cnt0[21]~74 .lut_mask = 16'h5A5F;
defparam \cnt0[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N11
dffeas \cnt0[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[21] .is_wysiwyg = "true";
defparam \cnt0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N12
cycloneive_lcell_comb \cnt0[22]~76 (
// Equation(s):
// \cnt0[22]~76_combout  = (cnt0[22] & (\cnt0[21]~75  $ (GND))) # (!cnt0[22] & (!\cnt0[21]~75  & VCC))
// \cnt0[22]~77  = CARRY((cnt0[22] & !\cnt0[21]~75 ))

	.dataa(cnt0[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[21]~75 ),
	.combout(\cnt0[22]~76_combout ),
	.cout(\cnt0[22]~77 ));
// synopsys translate_off
defparam \cnt0[22]~76 .lut_mask = 16'hA50A;
defparam \cnt0[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N13
dffeas \cnt0[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[22] .is_wysiwyg = "true";
defparam \cnt0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N14
cycloneive_lcell_comb \cnt0[23]~78 (
// Equation(s):
// \cnt0[23]~78_combout  = (cnt0[23] & (!\cnt0[22]~77 )) # (!cnt0[23] & ((\cnt0[22]~77 ) # (GND)))
// \cnt0[23]~79  = CARRY((!\cnt0[22]~77 ) # (!cnt0[23]))

	.dataa(gnd),
	.datab(cnt0[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[22]~77 ),
	.combout(\cnt0[23]~78_combout ),
	.cout(\cnt0[23]~79 ));
// synopsys translate_off
defparam \cnt0[23]~78 .lut_mask = 16'h3C3F;
defparam \cnt0[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N15
dffeas \cnt0[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[23] .is_wysiwyg = "true";
defparam \cnt0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N16
cycloneive_lcell_comb \cnt0[24]~80 (
// Equation(s):
// \cnt0[24]~80_combout  = (cnt0[24] & (\cnt0[23]~79  $ (GND))) # (!cnt0[24] & (!\cnt0[23]~79  & VCC))
// \cnt0[24]~81  = CARRY((cnt0[24] & !\cnt0[23]~79 ))

	.dataa(gnd),
	.datab(cnt0[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[23]~79 ),
	.combout(\cnt0[24]~80_combout ),
	.cout(\cnt0[24]~81 ));
// synopsys translate_off
defparam \cnt0[24]~80 .lut_mask = 16'hC30C;
defparam \cnt0[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N17
dffeas \cnt0[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[24] .is_wysiwyg = "true";
defparam \cnt0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N18
cycloneive_lcell_comb \cnt0[25]~82 (
// Equation(s):
// \cnt0[25]~82_combout  = (cnt0[25] & (!\cnt0[24]~81 )) # (!cnt0[25] & ((\cnt0[24]~81 ) # (GND)))
// \cnt0[25]~83  = CARRY((!\cnt0[24]~81 ) # (!cnt0[25]))

	.dataa(gnd),
	.datab(cnt0[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[24]~81 ),
	.combout(\cnt0[25]~82_combout ),
	.cout(\cnt0[25]~83 ));
// synopsys translate_off
defparam \cnt0[25]~82 .lut_mask = 16'h3C3F;
defparam \cnt0[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N19
dffeas \cnt0[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[25] .is_wysiwyg = "true";
defparam \cnt0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N20
cycloneive_lcell_comb \cnt0[26]~84 (
// Equation(s):
// \cnt0[26]~84_combout  = (cnt0[26] & (\cnt0[25]~83  $ (GND))) # (!cnt0[26] & (!\cnt0[25]~83  & VCC))
// \cnt0[26]~85  = CARRY((cnt0[26] & !\cnt0[25]~83 ))

	.dataa(gnd),
	.datab(cnt0[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[25]~83 ),
	.combout(\cnt0[26]~84_combout ),
	.cout(\cnt0[26]~85 ));
// synopsys translate_off
defparam \cnt0[26]~84 .lut_mask = 16'hC30C;
defparam \cnt0[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N21
dffeas \cnt0[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[26] .is_wysiwyg = "true";
defparam \cnt0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N22
cycloneive_lcell_comb \cnt0[27]~86 (
// Equation(s):
// \cnt0[27]~86_combout  = (cnt0[27] & (!\cnt0[26]~85 )) # (!cnt0[27] & ((\cnt0[26]~85 ) # (GND)))
// \cnt0[27]~87  = CARRY((!\cnt0[26]~85 ) # (!cnt0[27]))

	.dataa(cnt0[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[26]~85 ),
	.combout(\cnt0[27]~86_combout ),
	.cout(\cnt0[27]~87 ));
// synopsys translate_off
defparam \cnt0[27]~86 .lut_mask = 16'h5A5F;
defparam \cnt0[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N23
dffeas \cnt0[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[27] .is_wysiwyg = "true";
defparam \cnt0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N24
cycloneive_lcell_comb \cnt0[28]~88 (
// Equation(s):
// \cnt0[28]~88_combout  = (cnt0[28] & (\cnt0[27]~87  $ (GND))) # (!cnt0[28] & (!\cnt0[27]~87  & VCC))
// \cnt0[28]~89  = CARRY((cnt0[28] & !\cnt0[27]~87 ))

	.dataa(gnd),
	.datab(cnt0[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[27]~87 ),
	.combout(\cnt0[28]~88_combout ),
	.cout(\cnt0[28]~89 ));
// synopsys translate_off
defparam \cnt0[28]~88 .lut_mask = 16'hC30C;
defparam \cnt0[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N25
dffeas \cnt0[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[28] .is_wysiwyg = "true";
defparam \cnt0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N26
cycloneive_lcell_comb \cnt0[29]~90 (
// Equation(s):
// \cnt0[29]~90_combout  = (cnt0[29] & (!\cnt0[28]~89 )) # (!cnt0[29] & ((\cnt0[28]~89 ) # (GND)))
// \cnt0[29]~91  = CARRY((!\cnt0[28]~89 ) # (!cnt0[29]))

	.dataa(cnt0[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[28]~89 ),
	.combout(\cnt0[29]~90_combout ),
	.cout(\cnt0[29]~91 ));
// synopsys translate_off
defparam \cnt0[29]~90 .lut_mask = 16'h5A5F;
defparam \cnt0[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N27
dffeas \cnt0[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[29] .is_wysiwyg = "true";
defparam \cnt0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N28
cycloneive_lcell_comb \cnt0[30]~92 (
// Equation(s):
// \cnt0[30]~92_combout  = (cnt0[30] & (\cnt0[29]~91  $ (GND))) # (!cnt0[30] & (!\cnt0[29]~91  & VCC))
// \cnt0[30]~93  = CARRY((cnt0[30] & !\cnt0[29]~91 ))

	.dataa(gnd),
	.datab(cnt0[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt0[29]~91 ),
	.combout(\cnt0[30]~92_combout ),
	.cout(\cnt0[30]~93 ));
// synopsys translate_off
defparam \cnt0[30]~92 .lut_mask = 16'hC30C;
defparam \cnt0[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N29
dffeas \cnt0[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[30] .is_wysiwyg = "true";
defparam \cnt0[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N8
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!cnt0[26] & (!cnt0[28] & (!cnt0[27] & !cnt0[25])))

	.dataa(cnt0[26]),
	.datab(cnt0[28]),
	.datac(cnt0[27]),
	.datad(cnt0[25]),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h0001;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N30
cycloneive_lcell_comb \cnt0[31]~94 (
// Equation(s):
// \cnt0[31]~94_combout  = cnt0[31] $ (\cnt0[30]~93 )

	.dataa(cnt0[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt0[30]~93 ),
	.combout(\cnt0[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt0[31]~94 .lut_mask = 16'h5A5A;
defparam \cnt0[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y21_N31
dffeas \cnt0[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt0[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SW[6]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt0[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt0[31] .is_wysiwyg = "true";
defparam \cnt0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N18
cycloneive_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!cnt0[29] & (!cnt0[30] & (\LessThan0~5_combout  & !cnt0[31])))

	.dataa(cnt0[29]),
	.datab(cnt0[30]),
	.datac(\LessThan0~5_combout ),
	.datad(cnt0[31]),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h0010;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N30
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (!cnt0[22] & (!cnt0[23] & (!cnt0[24] & !cnt0[21])))

	.dataa(cnt0[22]),
	.datab(cnt0[23]),
	.datac(cnt0[24]),
	.datad(cnt0[21]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h0001;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y22_N4
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!cnt0[11] & (((!cnt0[9]) # (!cnt0[8])) # (!cnt0[10])))

	.dataa(cnt0[10]),
	.datab(cnt0[11]),
	.datac(cnt0[8]),
	.datad(cnt0[9]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h1333;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y22_N18
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ((!cnt0[14]) # (!cnt0[13])) # (!cnt0[12])

	.dataa(gnd),
	.datab(cnt0[12]),
	.datac(cnt0[13]),
	.datad(cnt0[14]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h3FFF;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y22_N28
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((!cnt0[15] & ((\LessThan0~0_combout ) # (\LessThan0~1_combout )))) # (!cnt0[16])

	.dataa(cnt0[16]),
	.datab(cnt0[15]),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h7775;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N0
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (((!\LessThan0~2_combout ) # (!\LessThan0~4_combout )) # (!\LessThan0~6_combout )) # (!\LessThan0~3_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(\LessThan0~6_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h7FFF;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N26
cycloneive_lcell_comb \add0~3 (
// Equation(s):
// \add0~3_combout  = (add0[8]) # (\LessThan0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(add0[8]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \add0~3 .lut_mask = 16'hFFF0;
defparam \add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y26_N27
dffeas \add0[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[6]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add0[8] .is_wysiwyg = "true";
defparam \add0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N0
cycloneive_lcell_comb \cnt1[0]~32 (
// Equation(s):
// \cnt1[0]~32_combout  = cnt1[0] $ (VCC)
// \cnt1[0]~33  = CARRY(cnt1[0])

	.dataa(gnd),
	.datab(cnt1[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt1[0]~32_combout ),
	.cout(\cnt1[0]~33 ));
// synopsys translate_off
defparam \cnt1[0]~32 .lut_mask = 16'h33CC;
defparam \cnt1[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y19_N1
dffeas \cnt1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[0] .is_wysiwyg = "true";
defparam \cnt1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N2
cycloneive_lcell_comb \cnt1[1]~34 (
// Equation(s):
// \cnt1[1]~34_combout  = (cnt1[1] & (!\cnt1[0]~33 )) # (!cnt1[1] & ((\cnt1[0]~33 ) # (GND)))
// \cnt1[1]~35  = CARRY((!\cnt1[0]~33 ) # (!cnt1[1]))

	.dataa(gnd),
	.datab(cnt1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[0]~33 ),
	.combout(\cnt1[1]~34_combout ),
	.cout(\cnt1[1]~35 ));
// synopsys translate_off
defparam \cnt1[1]~34 .lut_mask = 16'h3C3F;
defparam \cnt1[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N3
dffeas \cnt1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[1] .is_wysiwyg = "true";
defparam \cnt1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N4
cycloneive_lcell_comb \cnt1[2]~36 (
// Equation(s):
// \cnt1[2]~36_combout  = (cnt1[2] & (\cnt1[1]~35  $ (GND))) # (!cnt1[2] & (!\cnt1[1]~35  & VCC))
// \cnt1[2]~37  = CARRY((cnt1[2] & !\cnt1[1]~35 ))

	.dataa(gnd),
	.datab(cnt1[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[1]~35 ),
	.combout(\cnt1[2]~36_combout ),
	.cout(\cnt1[2]~37 ));
// synopsys translate_off
defparam \cnt1[2]~36 .lut_mask = 16'hC30C;
defparam \cnt1[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N5
dffeas \cnt1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[2] .is_wysiwyg = "true";
defparam \cnt1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N6
cycloneive_lcell_comb \cnt1[3]~38 (
// Equation(s):
// \cnt1[3]~38_combout  = (cnt1[3] & (!\cnt1[2]~37 )) # (!cnt1[3] & ((\cnt1[2]~37 ) # (GND)))
// \cnt1[3]~39  = CARRY((!\cnt1[2]~37 ) # (!cnt1[3]))

	.dataa(cnt1[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[2]~37 ),
	.combout(\cnt1[3]~38_combout ),
	.cout(\cnt1[3]~39 ));
// synopsys translate_off
defparam \cnt1[3]~38 .lut_mask = 16'h5A5F;
defparam \cnt1[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N7
dffeas \cnt1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[3] .is_wysiwyg = "true";
defparam \cnt1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N8
cycloneive_lcell_comb \cnt1[4]~40 (
// Equation(s):
// \cnt1[4]~40_combout  = (cnt1[4] & (\cnt1[3]~39  $ (GND))) # (!cnt1[4] & (!\cnt1[3]~39  & VCC))
// \cnt1[4]~41  = CARRY((cnt1[4] & !\cnt1[3]~39 ))

	.dataa(gnd),
	.datab(cnt1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[3]~39 ),
	.combout(\cnt1[4]~40_combout ),
	.cout(\cnt1[4]~41 ));
// synopsys translate_off
defparam \cnt1[4]~40 .lut_mask = 16'hC30C;
defparam \cnt1[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N9
dffeas \cnt1[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[4] .is_wysiwyg = "true";
defparam \cnt1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N10
cycloneive_lcell_comb \cnt1[5]~42 (
// Equation(s):
// \cnt1[5]~42_combout  = (cnt1[5] & (!\cnt1[4]~41 )) # (!cnt1[5] & ((\cnt1[4]~41 ) # (GND)))
// \cnt1[5]~43  = CARRY((!\cnt1[4]~41 ) # (!cnt1[5]))

	.dataa(cnt1[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[4]~41 ),
	.combout(\cnt1[5]~42_combout ),
	.cout(\cnt1[5]~43 ));
// synopsys translate_off
defparam \cnt1[5]~42 .lut_mask = 16'h5A5F;
defparam \cnt1[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N11
dffeas \cnt1[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[5] .is_wysiwyg = "true";
defparam \cnt1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N12
cycloneive_lcell_comb \cnt1[6]~44 (
// Equation(s):
// \cnt1[6]~44_combout  = (cnt1[6] & (\cnt1[5]~43  $ (GND))) # (!cnt1[6] & (!\cnt1[5]~43  & VCC))
// \cnt1[6]~45  = CARRY((cnt1[6] & !\cnt1[5]~43 ))

	.dataa(cnt1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[5]~43 ),
	.combout(\cnt1[6]~44_combout ),
	.cout(\cnt1[6]~45 ));
// synopsys translate_off
defparam \cnt1[6]~44 .lut_mask = 16'hA50A;
defparam \cnt1[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N13
dffeas \cnt1[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[6] .is_wysiwyg = "true";
defparam \cnt1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N14
cycloneive_lcell_comb \cnt1[7]~46 (
// Equation(s):
// \cnt1[7]~46_combout  = (cnt1[7] & (!\cnt1[6]~45 )) # (!cnt1[7] & ((\cnt1[6]~45 ) # (GND)))
// \cnt1[7]~47  = CARRY((!\cnt1[6]~45 ) # (!cnt1[7]))

	.dataa(gnd),
	.datab(cnt1[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[6]~45 ),
	.combout(\cnt1[7]~46_combout ),
	.cout(\cnt1[7]~47 ));
// synopsys translate_off
defparam \cnt1[7]~46 .lut_mask = 16'h3C3F;
defparam \cnt1[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N15
dffeas \cnt1[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[7] .is_wysiwyg = "true";
defparam \cnt1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N16
cycloneive_lcell_comb \cnt1[8]~48 (
// Equation(s):
// \cnt1[8]~48_combout  = (cnt1[8] & (\cnt1[7]~47  $ (GND))) # (!cnt1[8] & (!\cnt1[7]~47  & VCC))
// \cnt1[8]~49  = CARRY((cnt1[8] & !\cnt1[7]~47 ))

	.dataa(gnd),
	.datab(cnt1[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[7]~47 ),
	.combout(\cnt1[8]~48_combout ),
	.cout(\cnt1[8]~49 ));
// synopsys translate_off
defparam \cnt1[8]~48 .lut_mask = 16'hC30C;
defparam \cnt1[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N17
dffeas \cnt1[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[8] .is_wysiwyg = "true";
defparam \cnt1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N18
cycloneive_lcell_comb \cnt1[9]~50 (
// Equation(s):
// \cnt1[9]~50_combout  = (cnt1[9] & (!\cnt1[8]~49 )) # (!cnt1[9] & ((\cnt1[8]~49 ) # (GND)))
// \cnt1[9]~51  = CARRY((!\cnt1[8]~49 ) # (!cnt1[9]))

	.dataa(gnd),
	.datab(cnt1[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[8]~49 ),
	.combout(\cnt1[9]~50_combout ),
	.cout(\cnt1[9]~51 ));
// synopsys translate_off
defparam \cnt1[9]~50 .lut_mask = 16'h3C3F;
defparam \cnt1[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N19
dffeas \cnt1[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[9] .is_wysiwyg = "true";
defparam \cnt1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N20
cycloneive_lcell_comb \cnt1[10]~52 (
// Equation(s):
// \cnt1[10]~52_combout  = (cnt1[10] & (\cnt1[9]~51  $ (GND))) # (!cnt1[10] & (!\cnt1[9]~51  & VCC))
// \cnt1[10]~53  = CARRY((cnt1[10] & !\cnt1[9]~51 ))

	.dataa(gnd),
	.datab(cnt1[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[9]~51 ),
	.combout(\cnt1[10]~52_combout ),
	.cout(\cnt1[10]~53 ));
// synopsys translate_off
defparam \cnt1[10]~52 .lut_mask = 16'hC30C;
defparam \cnt1[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N21
dffeas \cnt1[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[10] .is_wysiwyg = "true";
defparam \cnt1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N22
cycloneive_lcell_comb \cnt1[11]~54 (
// Equation(s):
// \cnt1[11]~54_combout  = (cnt1[11] & (!\cnt1[10]~53 )) # (!cnt1[11] & ((\cnt1[10]~53 ) # (GND)))
// \cnt1[11]~55  = CARRY((!\cnt1[10]~53 ) # (!cnt1[11]))

	.dataa(cnt1[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[10]~53 ),
	.combout(\cnt1[11]~54_combout ),
	.cout(\cnt1[11]~55 ));
// synopsys translate_off
defparam \cnt1[11]~54 .lut_mask = 16'h5A5F;
defparam \cnt1[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N23
dffeas \cnt1[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[11] .is_wysiwyg = "true";
defparam \cnt1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N24
cycloneive_lcell_comb \cnt1[12]~56 (
// Equation(s):
// \cnt1[12]~56_combout  = (cnt1[12] & (\cnt1[11]~55  $ (GND))) # (!cnt1[12] & (!\cnt1[11]~55  & VCC))
// \cnt1[12]~57  = CARRY((cnt1[12] & !\cnt1[11]~55 ))

	.dataa(gnd),
	.datab(cnt1[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[11]~55 ),
	.combout(\cnt1[12]~56_combout ),
	.cout(\cnt1[12]~57 ));
// synopsys translate_off
defparam \cnt1[12]~56 .lut_mask = 16'hC30C;
defparam \cnt1[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N25
dffeas \cnt1[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[12] .is_wysiwyg = "true";
defparam \cnt1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N26
cycloneive_lcell_comb \cnt1[13]~58 (
// Equation(s):
// \cnt1[13]~58_combout  = (cnt1[13] & (!\cnt1[12]~57 )) # (!cnt1[13] & ((\cnt1[12]~57 ) # (GND)))
// \cnt1[13]~59  = CARRY((!\cnt1[12]~57 ) # (!cnt1[13]))

	.dataa(cnt1[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[12]~57 ),
	.combout(\cnt1[13]~58_combout ),
	.cout(\cnt1[13]~59 ));
// synopsys translate_off
defparam \cnt1[13]~58 .lut_mask = 16'h5A5F;
defparam \cnt1[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N27
dffeas \cnt1[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[13] .is_wysiwyg = "true";
defparam \cnt1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N28
cycloneive_lcell_comb \cnt1[14]~60 (
// Equation(s):
// \cnt1[14]~60_combout  = (cnt1[14] & (\cnt1[13]~59  $ (GND))) # (!cnt1[14] & (!\cnt1[13]~59  & VCC))
// \cnt1[14]~61  = CARRY((cnt1[14] & !\cnt1[13]~59 ))

	.dataa(gnd),
	.datab(cnt1[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[13]~59 ),
	.combout(\cnt1[14]~60_combout ),
	.cout(\cnt1[14]~61 ));
// synopsys translate_off
defparam \cnt1[14]~60 .lut_mask = 16'hC30C;
defparam \cnt1[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N29
dffeas \cnt1[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[14] .is_wysiwyg = "true";
defparam \cnt1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y19_N30
cycloneive_lcell_comb \cnt1[15]~62 (
// Equation(s):
// \cnt1[15]~62_combout  = (cnt1[15] & (!\cnt1[14]~61 )) # (!cnt1[15] & ((\cnt1[14]~61 ) # (GND)))
// \cnt1[15]~63  = CARRY((!\cnt1[14]~61 ) # (!cnt1[15]))

	.dataa(cnt1[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[14]~61 ),
	.combout(\cnt1[15]~62_combout ),
	.cout(\cnt1[15]~63 ));
// synopsys translate_off
defparam \cnt1[15]~62 .lut_mask = 16'h5A5F;
defparam \cnt1[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y19_N31
dffeas \cnt1[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[15] .is_wysiwyg = "true";
defparam \cnt1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N0
cycloneive_lcell_comb \cnt1[16]~64 (
// Equation(s):
// \cnt1[16]~64_combout  = (cnt1[16] & (\cnt1[15]~63  $ (GND))) # (!cnt1[16] & (!\cnt1[15]~63  & VCC))
// \cnt1[16]~65  = CARRY((cnt1[16] & !\cnt1[15]~63 ))

	.dataa(gnd),
	.datab(cnt1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[15]~63 ),
	.combout(\cnt1[16]~64_combout ),
	.cout(\cnt1[16]~65 ));
// synopsys translate_off
defparam \cnt1[16]~64 .lut_mask = 16'hC30C;
defparam \cnt1[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N1
dffeas \cnt1[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[16] .is_wysiwyg = "true";
defparam \cnt1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N2
cycloneive_lcell_comb \cnt1[17]~66 (
// Equation(s):
// \cnt1[17]~66_combout  = (cnt1[17] & (!\cnt1[16]~65 )) # (!cnt1[17] & ((\cnt1[16]~65 ) # (GND)))
// \cnt1[17]~67  = CARRY((!\cnt1[16]~65 ) # (!cnt1[17]))

	.dataa(gnd),
	.datab(cnt1[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[16]~65 ),
	.combout(\cnt1[17]~66_combout ),
	.cout(\cnt1[17]~67 ));
// synopsys translate_off
defparam \cnt1[17]~66 .lut_mask = 16'h3C3F;
defparam \cnt1[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N3
dffeas \cnt1[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[17] .is_wysiwyg = "true";
defparam \cnt1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N4
cycloneive_lcell_comb \cnt1[18]~68 (
// Equation(s):
// \cnt1[18]~68_combout  = (cnt1[18] & (\cnt1[17]~67  $ (GND))) # (!cnt1[18] & (!\cnt1[17]~67  & VCC))
// \cnt1[18]~69  = CARRY((cnt1[18] & !\cnt1[17]~67 ))

	.dataa(gnd),
	.datab(cnt1[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[17]~67 ),
	.combout(\cnt1[18]~68_combout ),
	.cout(\cnt1[18]~69 ));
// synopsys translate_off
defparam \cnt1[18]~68 .lut_mask = 16'hC30C;
defparam \cnt1[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N5
dffeas \cnt1[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[18] .is_wysiwyg = "true";
defparam \cnt1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N6
cycloneive_lcell_comb \cnt1[19]~70 (
// Equation(s):
// \cnt1[19]~70_combout  = (cnt1[19] & (!\cnt1[18]~69 )) # (!cnt1[19] & ((\cnt1[18]~69 ) # (GND)))
// \cnt1[19]~71  = CARRY((!\cnt1[18]~69 ) # (!cnt1[19]))

	.dataa(cnt1[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[18]~69 ),
	.combout(\cnt1[19]~70_combout ),
	.cout(\cnt1[19]~71 ));
// synopsys translate_off
defparam \cnt1[19]~70 .lut_mask = 16'h5A5F;
defparam \cnt1[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N7
dffeas \cnt1[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[19] .is_wysiwyg = "true";
defparam \cnt1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N8
cycloneive_lcell_comb \cnt1[20]~72 (
// Equation(s):
// \cnt1[20]~72_combout  = (cnt1[20] & (\cnt1[19]~71  $ (GND))) # (!cnt1[20] & (!\cnt1[19]~71  & VCC))
// \cnt1[20]~73  = CARRY((cnt1[20] & !\cnt1[19]~71 ))

	.dataa(gnd),
	.datab(cnt1[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[19]~71 ),
	.combout(\cnt1[20]~72_combout ),
	.cout(\cnt1[20]~73 ));
// synopsys translate_off
defparam \cnt1[20]~72 .lut_mask = 16'hC30C;
defparam \cnt1[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N9
dffeas \cnt1[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[20] .is_wysiwyg = "true";
defparam \cnt1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N10
cycloneive_lcell_comb \cnt1[21]~74 (
// Equation(s):
// \cnt1[21]~74_combout  = (cnt1[21] & (!\cnt1[20]~73 )) # (!cnt1[21] & ((\cnt1[20]~73 ) # (GND)))
// \cnt1[21]~75  = CARRY((!\cnt1[20]~73 ) # (!cnt1[21]))

	.dataa(cnt1[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[20]~73 ),
	.combout(\cnt1[21]~74_combout ),
	.cout(\cnt1[21]~75 ));
// synopsys translate_off
defparam \cnt1[21]~74 .lut_mask = 16'h5A5F;
defparam \cnt1[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N11
dffeas \cnt1[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[21] .is_wysiwyg = "true";
defparam \cnt1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N12
cycloneive_lcell_comb \cnt1[22]~76 (
// Equation(s):
// \cnt1[22]~76_combout  = (cnt1[22] & (\cnt1[21]~75  $ (GND))) # (!cnt1[22] & (!\cnt1[21]~75  & VCC))
// \cnt1[22]~77  = CARRY((cnt1[22] & !\cnt1[21]~75 ))

	.dataa(cnt1[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[21]~75 ),
	.combout(\cnt1[22]~76_combout ),
	.cout(\cnt1[22]~77 ));
// synopsys translate_off
defparam \cnt1[22]~76 .lut_mask = 16'hA50A;
defparam \cnt1[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N13
dffeas \cnt1[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[22] .is_wysiwyg = "true";
defparam \cnt1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N14
cycloneive_lcell_comb \cnt1[23]~78 (
// Equation(s):
// \cnt1[23]~78_combout  = (cnt1[23] & (!\cnt1[22]~77 )) # (!cnt1[23] & ((\cnt1[22]~77 ) # (GND)))
// \cnt1[23]~79  = CARRY((!\cnt1[22]~77 ) # (!cnt1[23]))

	.dataa(gnd),
	.datab(cnt1[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[22]~77 ),
	.combout(\cnt1[23]~78_combout ),
	.cout(\cnt1[23]~79 ));
// synopsys translate_off
defparam \cnt1[23]~78 .lut_mask = 16'h3C3F;
defparam \cnt1[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N15
dffeas \cnt1[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[23] .is_wysiwyg = "true";
defparam \cnt1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N16
cycloneive_lcell_comb \cnt1[24]~80 (
// Equation(s):
// \cnt1[24]~80_combout  = (cnt1[24] & (\cnt1[23]~79  $ (GND))) # (!cnt1[24] & (!\cnt1[23]~79  & VCC))
// \cnt1[24]~81  = CARRY((cnt1[24] & !\cnt1[23]~79 ))

	.dataa(gnd),
	.datab(cnt1[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[23]~79 ),
	.combout(\cnt1[24]~80_combout ),
	.cout(\cnt1[24]~81 ));
// synopsys translate_off
defparam \cnt1[24]~80 .lut_mask = 16'hC30C;
defparam \cnt1[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N17
dffeas \cnt1[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[24] .is_wysiwyg = "true";
defparam \cnt1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N18
cycloneive_lcell_comb \cnt1[25]~82 (
// Equation(s):
// \cnt1[25]~82_combout  = (cnt1[25] & (!\cnt1[24]~81 )) # (!cnt1[25] & ((\cnt1[24]~81 ) # (GND)))
// \cnt1[25]~83  = CARRY((!\cnt1[24]~81 ) # (!cnt1[25]))

	.dataa(gnd),
	.datab(cnt1[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[24]~81 ),
	.combout(\cnt1[25]~82_combout ),
	.cout(\cnt1[25]~83 ));
// synopsys translate_off
defparam \cnt1[25]~82 .lut_mask = 16'h3C3F;
defparam \cnt1[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N19
dffeas \cnt1[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[25] .is_wysiwyg = "true";
defparam \cnt1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N20
cycloneive_lcell_comb \cnt1[26]~84 (
// Equation(s):
// \cnt1[26]~84_combout  = (cnt1[26] & (\cnt1[25]~83  $ (GND))) # (!cnt1[26] & (!\cnt1[25]~83  & VCC))
// \cnt1[26]~85  = CARRY((cnt1[26] & !\cnt1[25]~83 ))

	.dataa(gnd),
	.datab(cnt1[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[25]~83 ),
	.combout(\cnt1[26]~84_combout ),
	.cout(\cnt1[26]~85 ));
// synopsys translate_off
defparam \cnt1[26]~84 .lut_mask = 16'hC30C;
defparam \cnt1[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N21
dffeas \cnt1[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[26] .is_wysiwyg = "true";
defparam \cnt1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N22
cycloneive_lcell_comb \cnt1[27]~86 (
// Equation(s):
// \cnt1[27]~86_combout  = (cnt1[27] & (!\cnt1[26]~85 )) # (!cnt1[27] & ((\cnt1[26]~85 ) # (GND)))
// \cnt1[27]~87  = CARRY((!\cnt1[26]~85 ) # (!cnt1[27]))

	.dataa(cnt1[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[26]~85 ),
	.combout(\cnt1[27]~86_combout ),
	.cout(\cnt1[27]~87 ));
// synopsys translate_off
defparam \cnt1[27]~86 .lut_mask = 16'h5A5F;
defparam \cnt1[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N23
dffeas \cnt1[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[27] .is_wysiwyg = "true";
defparam \cnt1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N24
cycloneive_lcell_comb \cnt1[28]~88 (
// Equation(s):
// \cnt1[28]~88_combout  = (cnt1[28] & (\cnt1[27]~87  $ (GND))) # (!cnt1[28] & (!\cnt1[27]~87  & VCC))
// \cnt1[28]~89  = CARRY((cnt1[28] & !\cnt1[27]~87 ))

	.dataa(gnd),
	.datab(cnt1[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[27]~87 ),
	.combout(\cnt1[28]~88_combout ),
	.cout(\cnt1[28]~89 ));
// synopsys translate_off
defparam \cnt1[28]~88 .lut_mask = 16'hC30C;
defparam \cnt1[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N25
dffeas \cnt1[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[28] .is_wysiwyg = "true";
defparam \cnt1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N26
cycloneive_lcell_comb \cnt1[29]~90 (
// Equation(s):
// \cnt1[29]~90_combout  = (cnt1[29] & (!\cnt1[28]~89 )) # (!cnt1[29] & ((\cnt1[28]~89 ) # (GND)))
// \cnt1[29]~91  = CARRY((!\cnt1[28]~89 ) # (!cnt1[29]))

	.dataa(cnt1[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[28]~89 ),
	.combout(\cnt1[29]~90_combout ),
	.cout(\cnt1[29]~91 ));
// synopsys translate_off
defparam \cnt1[29]~90 .lut_mask = 16'h5A5F;
defparam \cnt1[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N27
dffeas \cnt1[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[29] .is_wysiwyg = "true";
defparam \cnt1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N28
cycloneive_lcell_comb \cnt1[30]~92 (
// Equation(s):
// \cnt1[30]~92_combout  = (cnt1[30] & (\cnt1[29]~91  $ (GND))) # (!cnt1[30] & (!\cnt1[29]~91  & VCC))
// \cnt1[30]~93  = CARRY((cnt1[30] & !\cnt1[29]~91 ))

	.dataa(gnd),
	.datab(cnt1[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt1[29]~91 ),
	.combout(\cnt1[30]~92_combout ),
	.cout(\cnt1[30]~93 ));
// synopsys translate_off
defparam \cnt1[30]~92 .lut_mask = 16'hC30C;
defparam \cnt1[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N29
dffeas \cnt1[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[30] .is_wysiwyg = "true";
defparam \cnt1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N30
cycloneive_lcell_comb \cnt1[31]~94 (
// Equation(s):
// \cnt1[31]~94_combout  = cnt1[31] $ (\cnt1[30]~93 )

	.dataa(cnt1[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt1[30]~93 ),
	.combout(\cnt1[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt1[31]~94 .lut_mask = 16'h5A5A;
defparam \cnt1[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y18_N31
dffeas \cnt1[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt1[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~8_combout ),
	.sload(gnd),
	.ena(\SW[5]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt1[31] .is_wysiwyg = "true";
defparam \cnt1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N28
cycloneive_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (!cnt1[26] & (!cnt1[27] & (!cnt1[28] & !cnt1[25])))

	.dataa(cnt1[26]),
	.datab(cnt1[27]),
	.datac(cnt1[28]),
	.datad(cnt1[25]),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'h0001;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N10
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (!cnt1[31] & (!cnt1[30] & (!cnt1[29] & \LessThan1~6_combout )))

	.dataa(cnt1[31]),
	.datab(cnt1[30]),
	.datac(cnt1[29]),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h0100;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N18
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (!cnt1[22] & (!cnt1[23] & (!cnt1[24] & !cnt1[21])))

	.dataa(cnt1[22]),
	.datab(cnt1[23]),
	.datac(cnt1[24]),
	.datad(cnt1[21]),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h0001;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N18
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (((!cnt1[9]) # (!cnt1[8])) # (!cnt1[10])) # (!cnt1[11])

	.dataa(cnt1[11]),
	.datab(cnt1[10]),
	.datac(cnt1[8]),
	.datad(cnt1[9]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h7FFF;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N28
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (((!cnt1[4]) # (!cnt1[5])) # (!cnt1[6])) # (!cnt1[7])

	.dataa(cnt1[7]),
	.datab(cnt1[6]),
	.datac(cnt1[5]),
	.datad(cnt1[4]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h7FFF;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N12
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!cnt1[12] & (!cnt1[13] & ((\LessThan1~1_combout ) # (\LessThan1~0_combout ))))

	.dataa(cnt1[12]),
	.datab(\LessThan1~1_combout ),
	.datac(cnt1[13]),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0504;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N30
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ((!cnt1[15] & ((\LessThan1~2_combout ) # (!cnt1[14])))) # (!cnt1[16])

	.dataa(\LessThan1~2_combout ),
	.datab(cnt1[15]),
	.datac(cnt1[16]),
	.datad(cnt1[14]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h2F3F;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N12
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (!cnt1[20] & (!cnt1[19] & (!cnt1[18] & !cnt1[17])))

	.dataa(cnt1[20]),
	.datab(cnt1[19]),
	.datac(cnt1[18]),
	.datad(cnt1[17]),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h0001;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N0
cycloneive_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = (((!\LessThan1~4_combout ) # (!\LessThan1~3_combout )) # (!\LessThan1~5_combout )) # (!\LessThan1~7_combout )

	.dataa(\LessThan1~7_combout ),
	.datab(\LessThan1~5_combout ),
	.datac(\LessThan1~3_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'h7FFF;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N4
cycloneive_lcell_comb \add1~3 (
// Equation(s):
// \add1~3_combout  = (add1[8]) # (\LessThan1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(add1[8]),
	.datad(\LessThan1~8_combout ),
	.cin(gnd),
	.combout(\add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \add1~3 .lut_mask = 16'hFFF0;
defparam \add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y27_N5
dffeas \add1[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[5]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add1[8] .is_wysiwyg = "true";
defparam \add1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N12
cycloneive_lcell_comb \Add15~0 (
// Equation(s):
// \Add15~0_combout  = (add0[8] & (add1[8] $ (VCC))) # (!add0[8] & (add1[8] & VCC))
// \Add15~1  = CARRY((add0[8] & add1[8]))

	.dataa(add0[8]),
	.datab(add1[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add15~0_combout ),
	.cout(\Add15~1 ));
// synopsys translate_off
defparam \Add15~0 .lut_mask = 16'h6688;
defparam \Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N0
cycloneive_lcell_comb \cnt3[0]~32 (
// Equation(s):
// \cnt3[0]~32_combout  = cnt3[0] $ (VCC)
// \cnt3[0]~33  = CARRY(cnt3[0])

	.dataa(gnd),
	.datab(cnt3[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt3[0]~32_combout ),
	.cout(\cnt3[0]~33 ));
// synopsys translate_off
defparam \cnt3[0]~32 .lut_mask = 16'h33CC;
defparam \cnt3[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y24_N1
dffeas \cnt3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[0] .is_wysiwyg = "true";
defparam \cnt3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N2
cycloneive_lcell_comb \cnt3[1]~34 (
// Equation(s):
// \cnt3[1]~34_combout  = (cnt3[1] & (!\cnt3[0]~33 )) # (!cnt3[1] & ((\cnt3[0]~33 ) # (GND)))
// \cnt3[1]~35  = CARRY((!\cnt3[0]~33 ) # (!cnt3[1]))

	.dataa(gnd),
	.datab(cnt3[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[0]~33 ),
	.combout(\cnt3[1]~34_combout ),
	.cout(\cnt3[1]~35 ));
// synopsys translate_off
defparam \cnt3[1]~34 .lut_mask = 16'h3C3F;
defparam \cnt3[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N3
dffeas \cnt3[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[1] .is_wysiwyg = "true";
defparam \cnt3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N4
cycloneive_lcell_comb \cnt3[2]~36 (
// Equation(s):
// \cnt3[2]~36_combout  = (cnt3[2] & (\cnt3[1]~35  $ (GND))) # (!cnt3[2] & (!\cnt3[1]~35  & VCC))
// \cnt3[2]~37  = CARRY((cnt3[2] & !\cnt3[1]~35 ))

	.dataa(gnd),
	.datab(cnt3[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[1]~35 ),
	.combout(\cnt3[2]~36_combout ),
	.cout(\cnt3[2]~37 ));
// synopsys translate_off
defparam \cnt3[2]~36 .lut_mask = 16'hC30C;
defparam \cnt3[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N5
dffeas \cnt3[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[2] .is_wysiwyg = "true";
defparam \cnt3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N6
cycloneive_lcell_comb \cnt3[3]~38 (
// Equation(s):
// \cnt3[3]~38_combout  = (cnt3[3] & (!\cnt3[2]~37 )) # (!cnt3[3] & ((\cnt3[2]~37 ) # (GND)))
// \cnt3[3]~39  = CARRY((!\cnt3[2]~37 ) # (!cnt3[3]))

	.dataa(cnt3[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[2]~37 ),
	.combout(\cnt3[3]~38_combout ),
	.cout(\cnt3[3]~39 ));
// synopsys translate_off
defparam \cnt3[3]~38 .lut_mask = 16'h5A5F;
defparam \cnt3[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N7
dffeas \cnt3[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[3] .is_wysiwyg = "true";
defparam \cnt3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N8
cycloneive_lcell_comb \cnt3[4]~40 (
// Equation(s):
// \cnt3[4]~40_combout  = (cnt3[4] & (\cnt3[3]~39  $ (GND))) # (!cnt3[4] & (!\cnt3[3]~39  & VCC))
// \cnt3[4]~41  = CARRY((cnt3[4] & !\cnt3[3]~39 ))

	.dataa(gnd),
	.datab(cnt3[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[3]~39 ),
	.combout(\cnt3[4]~40_combout ),
	.cout(\cnt3[4]~41 ));
// synopsys translate_off
defparam \cnt3[4]~40 .lut_mask = 16'hC30C;
defparam \cnt3[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N9
dffeas \cnt3[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[4] .is_wysiwyg = "true";
defparam \cnt3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N10
cycloneive_lcell_comb \cnt3[5]~42 (
// Equation(s):
// \cnt3[5]~42_combout  = (cnt3[5] & (!\cnt3[4]~41 )) # (!cnt3[5] & ((\cnt3[4]~41 ) # (GND)))
// \cnt3[5]~43  = CARRY((!\cnt3[4]~41 ) # (!cnt3[5]))

	.dataa(cnt3[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[4]~41 ),
	.combout(\cnt3[5]~42_combout ),
	.cout(\cnt3[5]~43 ));
// synopsys translate_off
defparam \cnt3[5]~42 .lut_mask = 16'h5A5F;
defparam \cnt3[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N11
dffeas \cnt3[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[5] .is_wysiwyg = "true";
defparam \cnt3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N12
cycloneive_lcell_comb \cnt3[6]~44 (
// Equation(s):
// \cnt3[6]~44_combout  = (cnt3[6] & (\cnt3[5]~43  $ (GND))) # (!cnt3[6] & (!\cnt3[5]~43  & VCC))
// \cnt3[6]~45  = CARRY((cnt3[6] & !\cnt3[5]~43 ))

	.dataa(cnt3[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[5]~43 ),
	.combout(\cnt3[6]~44_combout ),
	.cout(\cnt3[6]~45 ));
// synopsys translate_off
defparam \cnt3[6]~44 .lut_mask = 16'hA50A;
defparam \cnt3[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N13
dffeas \cnt3[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[6] .is_wysiwyg = "true";
defparam \cnt3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N14
cycloneive_lcell_comb \cnt3[7]~46 (
// Equation(s):
// \cnt3[7]~46_combout  = (cnt3[7] & (!\cnt3[6]~45 )) # (!cnt3[7] & ((\cnt3[6]~45 ) # (GND)))
// \cnt3[7]~47  = CARRY((!\cnt3[6]~45 ) # (!cnt3[7]))

	.dataa(gnd),
	.datab(cnt3[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[6]~45 ),
	.combout(\cnt3[7]~46_combout ),
	.cout(\cnt3[7]~47 ));
// synopsys translate_off
defparam \cnt3[7]~46 .lut_mask = 16'h3C3F;
defparam \cnt3[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N15
dffeas \cnt3[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[7] .is_wysiwyg = "true";
defparam \cnt3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N16
cycloneive_lcell_comb \cnt3[8]~48 (
// Equation(s):
// \cnt3[8]~48_combout  = (cnt3[8] & (\cnt3[7]~47  $ (GND))) # (!cnt3[8] & (!\cnt3[7]~47  & VCC))
// \cnt3[8]~49  = CARRY((cnt3[8] & !\cnt3[7]~47 ))

	.dataa(gnd),
	.datab(cnt3[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[7]~47 ),
	.combout(\cnt3[8]~48_combout ),
	.cout(\cnt3[8]~49 ));
// synopsys translate_off
defparam \cnt3[8]~48 .lut_mask = 16'hC30C;
defparam \cnt3[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N17
dffeas \cnt3[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[8] .is_wysiwyg = "true";
defparam \cnt3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N18
cycloneive_lcell_comb \cnt3[9]~50 (
// Equation(s):
// \cnt3[9]~50_combout  = (cnt3[9] & (!\cnt3[8]~49 )) # (!cnt3[9] & ((\cnt3[8]~49 ) # (GND)))
// \cnt3[9]~51  = CARRY((!\cnt3[8]~49 ) # (!cnt3[9]))

	.dataa(gnd),
	.datab(cnt3[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[8]~49 ),
	.combout(\cnt3[9]~50_combout ),
	.cout(\cnt3[9]~51 ));
// synopsys translate_off
defparam \cnt3[9]~50 .lut_mask = 16'h3C3F;
defparam \cnt3[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N19
dffeas \cnt3[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[9] .is_wysiwyg = "true";
defparam \cnt3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N20
cycloneive_lcell_comb \cnt3[10]~52 (
// Equation(s):
// \cnt3[10]~52_combout  = (cnt3[10] & (\cnt3[9]~51  $ (GND))) # (!cnt3[10] & (!\cnt3[9]~51  & VCC))
// \cnt3[10]~53  = CARRY((cnt3[10] & !\cnt3[9]~51 ))

	.dataa(gnd),
	.datab(cnt3[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[9]~51 ),
	.combout(\cnt3[10]~52_combout ),
	.cout(\cnt3[10]~53 ));
// synopsys translate_off
defparam \cnt3[10]~52 .lut_mask = 16'hC30C;
defparam \cnt3[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N21
dffeas \cnt3[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[10] .is_wysiwyg = "true";
defparam \cnt3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N22
cycloneive_lcell_comb \cnt3[11]~54 (
// Equation(s):
// \cnt3[11]~54_combout  = (cnt3[11] & (!\cnt3[10]~53 )) # (!cnt3[11] & ((\cnt3[10]~53 ) # (GND)))
// \cnt3[11]~55  = CARRY((!\cnt3[10]~53 ) # (!cnt3[11]))

	.dataa(cnt3[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[10]~53 ),
	.combout(\cnt3[11]~54_combout ),
	.cout(\cnt3[11]~55 ));
// synopsys translate_off
defparam \cnt3[11]~54 .lut_mask = 16'h5A5F;
defparam \cnt3[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N23
dffeas \cnt3[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[11] .is_wysiwyg = "true";
defparam \cnt3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N24
cycloneive_lcell_comb \cnt3[12]~56 (
// Equation(s):
// \cnt3[12]~56_combout  = (cnt3[12] & (\cnt3[11]~55  $ (GND))) # (!cnt3[12] & (!\cnt3[11]~55  & VCC))
// \cnt3[12]~57  = CARRY((cnt3[12] & !\cnt3[11]~55 ))

	.dataa(gnd),
	.datab(cnt3[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[11]~55 ),
	.combout(\cnt3[12]~56_combout ),
	.cout(\cnt3[12]~57 ));
// synopsys translate_off
defparam \cnt3[12]~56 .lut_mask = 16'hC30C;
defparam \cnt3[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N25
dffeas \cnt3[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[12] .is_wysiwyg = "true";
defparam \cnt3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N26
cycloneive_lcell_comb \cnt3[13]~58 (
// Equation(s):
// \cnt3[13]~58_combout  = (cnt3[13] & (!\cnt3[12]~57 )) # (!cnt3[13] & ((\cnt3[12]~57 ) # (GND)))
// \cnt3[13]~59  = CARRY((!\cnt3[12]~57 ) # (!cnt3[13]))

	.dataa(cnt3[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[12]~57 ),
	.combout(\cnt3[13]~58_combout ),
	.cout(\cnt3[13]~59 ));
// synopsys translate_off
defparam \cnt3[13]~58 .lut_mask = 16'h5A5F;
defparam \cnt3[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N27
dffeas \cnt3[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[13] .is_wysiwyg = "true";
defparam \cnt3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N28
cycloneive_lcell_comb \cnt3[14]~60 (
// Equation(s):
// \cnt3[14]~60_combout  = (cnt3[14] & (\cnt3[13]~59  $ (GND))) # (!cnt3[14] & (!\cnt3[13]~59  & VCC))
// \cnt3[14]~61  = CARRY((cnt3[14] & !\cnt3[13]~59 ))

	.dataa(gnd),
	.datab(cnt3[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[13]~59 ),
	.combout(\cnt3[14]~60_combout ),
	.cout(\cnt3[14]~61 ));
// synopsys translate_off
defparam \cnt3[14]~60 .lut_mask = 16'hC30C;
defparam \cnt3[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N29
dffeas \cnt3[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[14] .is_wysiwyg = "true";
defparam \cnt3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y24_N30
cycloneive_lcell_comb \cnt3[15]~62 (
// Equation(s):
// \cnt3[15]~62_combout  = (cnt3[15] & (!\cnt3[14]~61 )) # (!cnt3[15] & ((\cnt3[14]~61 ) # (GND)))
// \cnt3[15]~63  = CARRY((!\cnt3[14]~61 ) # (!cnt3[15]))

	.dataa(cnt3[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[14]~61 ),
	.combout(\cnt3[15]~62_combout ),
	.cout(\cnt3[15]~63 ));
// synopsys translate_off
defparam \cnt3[15]~62 .lut_mask = 16'h5A5F;
defparam \cnt3[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y24_N31
dffeas \cnt3[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[15] .is_wysiwyg = "true";
defparam \cnt3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N0
cycloneive_lcell_comb \cnt3[16]~64 (
// Equation(s):
// \cnt3[16]~64_combout  = (cnt3[16] & (\cnt3[15]~63  $ (GND))) # (!cnt3[16] & (!\cnt3[15]~63  & VCC))
// \cnt3[16]~65  = CARRY((cnt3[16] & !\cnt3[15]~63 ))

	.dataa(gnd),
	.datab(cnt3[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[15]~63 ),
	.combout(\cnt3[16]~64_combout ),
	.cout(\cnt3[16]~65 ));
// synopsys translate_off
defparam \cnt3[16]~64 .lut_mask = 16'hC30C;
defparam \cnt3[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N1
dffeas \cnt3[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[16] .is_wysiwyg = "true";
defparam \cnt3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N2
cycloneive_lcell_comb \cnt3[17]~66 (
// Equation(s):
// \cnt3[17]~66_combout  = (cnt3[17] & (!\cnt3[16]~65 )) # (!cnt3[17] & ((\cnt3[16]~65 ) # (GND)))
// \cnt3[17]~67  = CARRY((!\cnt3[16]~65 ) # (!cnt3[17]))

	.dataa(gnd),
	.datab(cnt3[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[16]~65 ),
	.combout(\cnt3[17]~66_combout ),
	.cout(\cnt3[17]~67 ));
// synopsys translate_off
defparam \cnt3[17]~66 .lut_mask = 16'h3C3F;
defparam \cnt3[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N3
dffeas \cnt3[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[17] .is_wysiwyg = "true";
defparam \cnt3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N4
cycloneive_lcell_comb \cnt3[18]~68 (
// Equation(s):
// \cnt3[18]~68_combout  = (cnt3[18] & (\cnt3[17]~67  $ (GND))) # (!cnt3[18] & (!\cnt3[17]~67  & VCC))
// \cnt3[18]~69  = CARRY((cnt3[18] & !\cnt3[17]~67 ))

	.dataa(gnd),
	.datab(cnt3[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[17]~67 ),
	.combout(\cnt3[18]~68_combout ),
	.cout(\cnt3[18]~69 ));
// synopsys translate_off
defparam \cnt3[18]~68 .lut_mask = 16'hC30C;
defparam \cnt3[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N5
dffeas \cnt3[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[18] .is_wysiwyg = "true";
defparam \cnt3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N6
cycloneive_lcell_comb \cnt3[19]~70 (
// Equation(s):
// \cnt3[19]~70_combout  = (cnt3[19] & (!\cnt3[18]~69 )) # (!cnt3[19] & ((\cnt3[18]~69 ) # (GND)))
// \cnt3[19]~71  = CARRY((!\cnt3[18]~69 ) # (!cnt3[19]))

	.dataa(cnt3[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[18]~69 ),
	.combout(\cnt3[19]~70_combout ),
	.cout(\cnt3[19]~71 ));
// synopsys translate_off
defparam \cnt3[19]~70 .lut_mask = 16'h5A5F;
defparam \cnt3[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N7
dffeas \cnt3[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[19] .is_wysiwyg = "true";
defparam \cnt3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N8
cycloneive_lcell_comb \cnt3[20]~72 (
// Equation(s):
// \cnt3[20]~72_combout  = (cnt3[20] & (\cnt3[19]~71  $ (GND))) # (!cnt3[20] & (!\cnt3[19]~71  & VCC))
// \cnt3[20]~73  = CARRY((cnt3[20] & !\cnt3[19]~71 ))

	.dataa(gnd),
	.datab(cnt3[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[19]~71 ),
	.combout(\cnt3[20]~72_combout ),
	.cout(\cnt3[20]~73 ));
// synopsys translate_off
defparam \cnt3[20]~72 .lut_mask = 16'hC30C;
defparam \cnt3[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N9
dffeas \cnt3[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[20] .is_wysiwyg = "true";
defparam \cnt3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N10
cycloneive_lcell_comb \cnt3[21]~74 (
// Equation(s):
// \cnt3[21]~74_combout  = (cnt3[21] & (!\cnt3[20]~73 )) # (!cnt3[21] & ((\cnt3[20]~73 ) # (GND)))
// \cnt3[21]~75  = CARRY((!\cnt3[20]~73 ) # (!cnt3[21]))

	.dataa(cnt3[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[20]~73 ),
	.combout(\cnt3[21]~74_combout ),
	.cout(\cnt3[21]~75 ));
// synopsys translate_off
defparam \cnt3[21]~74 .lut_mask = 16'h5A5F;
defparam \cnt3[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N11
dffeas \cnt3[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[21] .is_wysiwyg = "true";
defparam \cnt3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N12
cycloneive_lcell_comb \cnt3[22]~76 (
// Equation(s):
// \cnt3[22]~76_combout  = (cnt3[22] & (\cnt3[21]~75  $ (GND))) # (!cnt3[22] & (!\cnt3[21]~75  & VCC))
// \cnt3[22]~77  = CARRY((cnt3[22] & !\cnt3[21]~75 ))

	.dataa(cnt3[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[21]~75 ),
	.combout(\cnt3[22]~76_combout ),
	.cout(\cnt3[22]~77 ));
// synopsys translate_off
defparam \cnt3[22]~76 .lut_mask = 16'hA50A;
defparam \cnt3[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N13
dffeas \cnt3[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[22] .is_wysiwyg = "true";
defparam \cnt3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N14
cycloneive_lcell_comb \cnt3[23]~78 (
// Equation(s):
// \cnt3[23]~78_combout  = (cnt3[23] & (!\cnt3[22]~77 )) # (!cnt3[23] & ((\cnt3[22]~77 ) # (GND)))
// \cnt3[23]~79  = CARRY((!\cnt3[22]~77 ) # (!cnt3[23]))

	.dataa(gnd),
	.datab(cnt3[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[22]~77 ),
	.combout(\cnt3[23]~78_combout ),
	.cout(\cnt3[23]~79 ));
// synopsys translate_off
defparam \cnt3[23]~78 .lut_mask = 16'h3C3F;
defparam \cnt3[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N15
dffeas \cnt3[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[23] .is_wysiwyg = "true";
defparam \cnt3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N16
cycloneive_lcell_comb \cnt3[24]~80 (
// Equation(s):
// \cnt3[24]~80_combout  = (cnt3[24] & (\cnt3[23]~79  $ (GND))) # (!cnt3[24] & (!\cnt3[23]~79  & VCC))
// \cnt3[24]~81  = CARRY((cnt3[24] & !\cnt3[23]~79 ))

	.dataa(gnd),
	.datab(cnt3[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[23]~79 ),
	.combout(\cnt3[24]~80_combout ),
	.cout(\cnt3[24]~81 ));
// synopsys translate_off
defparam \cnt3[24]~80 .lut_mask = 16'hC30C;
defparam \cnt3[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N17
dffeas \cnt3[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[24] .is_wysiwyg = "true";
defparam \cnt3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N18
cycloneive_lcell_comb \cnt3[25]~82 (
// Equation(s):
// \cnt3[25]~82_combout  = (cnt3[25] & (!\cnt3[24]~81 )) # (!cnt3[25] & ((\cnt3[24]~81 ) # (GND)))
// \cnt3[25]~83  = CARRY((!\cnt3[24]~81 ) # (!cnt3[25]))

	.dataa(gnd),
	.datab(cnt3[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[24]~81 ),
	.combout(\cnt3[25]~82_combout ),
	.cout(\cnt3[25]~83 ));
// synopsys translate_off
defparam \cnt3[25]~82 .lut_mask = 16'h3C3F;
defparam \cnt3[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N19
dffeas \cnt3[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[25] .is_wysiwyg = "true";
defparam \cnt3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N20
cycloneive_lcell_comb \cnt3[26]~84 (
// Equation(s):
// \cnt3[26]~84_combout  = (cnt3[26] & (\cnt3[25]~83  $ (GND))) # (!cnt3[26] & (!\cnt3[25]~83  & VCC))
// \cnt3[26]~85  = CARRY((cnt3[26] & !\cnt3[25]~83 ))

	.dataa(gnd),
	.datab(cnt3[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[25]~83 ),
	.combout(\cnt3[26]~84_combout ),
	.cout(\cnt3[26]~85 ));
// synopsys translate_off
defparam \cnt3[26]~84 .lut_mask = 16'hC30C;
defparam \cnt3[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N21
dffeas \cnt3[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[26] .is_wysiwyg = "true";
defparam \cnt3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N22
cycloneive_lcell_comb \cnt3[27]~86 (
// Equation(s):
// \cnt3[27]~86_combout  = (cnt3[27] & (!\cnt3[26]~85 )) # (!cnt3[27] & ((\cnt3[26]~85 ) # (GND)))
// \cnt3[27]~87  = CARRY((!\cnt3[26]~85 ) # (!cnt3[27]))

	.dataa(cnt3[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[26]~85 ),
	.combout(\cnt3[27]~86_combout ),
	.cout(\cnt3[27]~87 ));
// synopsys translate_off
defparam \cnt3[27]~86 .lut_mask = 16'h5A5F;
defparam \cnt3[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N23
dffeas \cnt3[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[27] .is_wysiwyg = "true";
defparam \cnt3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N24
cycloneive_lcell_comb \cnt3[28]~88 (
// Equation(s):
// \cnt3[28]~88_combout  = (cnt3[28] & (\cnt3[27]~87  $ (GND))) # (!cnt3[28] & (!\cnt3[27]~87  & VCC))
// \cnt3[28]~89  = CARRY((cnt3[28] & !\cnt3[27]~87 ))

	.dataa(gnd),
	.datab(cnt3[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[27]~87 ),
	.combout(\cnt3[28]~88_combout ),
	.cout(\cnt3[28]~89 ));
// synopsys translate_off
defparam \cnt3[28]~88 .lut_mask = 16'hC30C;
defparam \cnt3[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N25
dffeas \cnt3[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[28] .is_wysiwyg = "true";
defparam \cnt3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N12
cycloneive_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (!cnt3[28] & (!cnt3[27] & (!cnt3[26] & !cnt3[25])))

	.dataa(cnt3[28]),
	.datab(cnt3[27]),
	.datac(cnt3[26]),
	.datad(cnt3[25]),
	.cin(gnd),
	.combout(\LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'h0001;
defparam \LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N26
cycloneive_lcell_comb \cnt3[29]~90 (
// Equation(s):
// \cnt3[29]~90_combout  = (cnt3[29] & (!\cnt3[28]~89 )) # (!cnt3[29] & ((\cnt3[28]~89 ) # (GND)))
// \cnt3[29]~91  = CARRY((!\cnt3[28]~89 ) # (!cnt3[29]))

	.dataa(cnt3[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[28]~89 ),
	.combout(\cnt3[29]~90_combout ),
	.cout(\cnt3[29]~91 ));
// synopsys translate_off
defparam \cnt3[29]~90 .lut_mask = 16'h5A5F;
defparam \cnt3[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N27
dffeas \cnt3[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[29] .is_wysiwyg = "true";
defparam \cnt3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N28
cycloneive_lcell_comb \cnt3[30]~92 (
// Equation(s):
// \cnt3[30]~92_combout  = (cnt3[30] & (\cnt3[29]~91  $ (GND))) # (!cnt3[30] & (!\cnt3[29]~91  & VCC))
// \cnt3[30]~93  = CARRY((cnt3[30] & !\cnt3[29]~91 ))

	.dataa(gnd),
	.datab(cnt3[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt3[29]~91 ),
	.combout(\cnt3[30]~92_combout ),
	.cout(\cnt3[30]~93 ));
// synopsys translate_off
defparam \cnt3[30]~92 .lut_mask = 16'hC30C;
defparam \cnt3[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N29
dffeas \cnt3[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[30] .is_wysiwyg = "true";
defparam \cnt3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y23_N30
cycloneive_lcell_comb \cnt3[31]~94 (
// Equation(s):
// \cnt3[31]~94_combout  = cnt3[31] $ (\cnt3[30]~93 )

	.dataa(cnt3[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt3[30]~93 ),
	.combout(\cnt3[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt3[31]~94 .lut_mask = 16'h5A5A;
defparam \cnt3[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y23_N31
dffeas \cnt3[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt3[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~10_combout ),
	.sload(gnd),
	.ena(\SW[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt3[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt3[31] .is_wysiwyg = "true";
defparam \cnt3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N22
cycloneive_lcell_comb \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = (\LessThan3~3_combout  & (!cnt3[30] & (!cnt3[31] & !cnt3[29])))

	.dataa(\LessThan3~3_combout ),
	.datab(cnt3[30]),
	.datac(cnt3[31]),
	.datad(cnt3[29]),
	.cin(gnd),
	.combout(\LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = 16'h0002;
defparam \LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N28
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (!cnt3[22] & (!cnt3[23] & (!cnt3[21] & !cnt3[24])))

	.dataa(cnt3[22]),
	.datab(cnt3[23]),
	.datac(cnt3[21]),
	.datad(cnt3[24]),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h0001;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N18
cycloneive_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!cnt3[18] & !cnt3[17])

	.dataa(cnt3[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt3[17]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'h0055;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N14
cycloneive_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (!cnt3[19] & (\LessThan3~1_combout  & (!cnt3[20] & \LessThan3~0_combout )))

	.dataa(cnt3[19]),
	.datab(\LessThan3~1_combout ),
	.datac(cnt3[20]),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'h0400;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N10
cycloneive_lcell_comb \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = ((!cnt3[8]) # (!cnt3[10])) # (!cnt3[9])

	.dataa(gnd),
	.datab(cnt3[9]),
	.datac(cnt3[10]),
	.datad(cnt3[8]),
	.cin(gnd),
	.combout(\LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = 16'h3FFF;
defparam \LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N0
cycloneive_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_combout  = (!cnt3[5] & (!cnt3[4] & ((!cnt3[3]) # (!cnt3[2]))))

	.dataa(cnt3[2]),
	.datab(cnt3[5]),
	.datac(cnt3[4]),
	.datad(cnt3[3]),
	.cin(gnd),
	.combout(\LessThan3~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = 16'h0103;
defparam \LessThan3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N30
cycloneive_lcell_comb \LessThan3~8 (
// Equation(s):
// \LessThan3~8_combout  = (\LessThan3~6_combout ) # ((!cnt3[7] & ((\LessThan3~7_combout ) # (!cnt3[6]))))

	.dataa(\LessThan3~6_combout ),
	.datab(cnt3[7]),
	.datac(cnt3[6]),
	.datad(\LessThan3~7_combout ),
	.cin(gnd),
	.combout(\LessThan3~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~8 .lut_mask = 16'hBBAB;
defparam \LessThan3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N4
cycloneive_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (!cnt3[14] & (!cnt3[15] & !cnt3[13]))

	.dataa(gnd),
	.datab(cnt3[14]),
	.datac(cnt3[15]),
	.datad(cnt3[13]),
	.cin(gnd),
	.combout(\LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'h0003;
defparam \LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N12
cycloneive_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_combout  = (\LessThan3~5_combout  & (((\LessThan3~8_combout  & !cnt3[11])) # (!cnt3[12])))

	.dataa(\LessThan3~8_combout ),
	.datab(cnt3[12]),
	.datac(\LessThan3~5_combout ),
	.datad(cnt3[11]),
	.cin(gnd),
	.combout(\LessThan3~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = 16'h30B0;
defparam \LessThan3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N0
cycloneive_lcell_comb \LessThan3~10 (
// Equation(s):
// \LessThan3~10_combout  = (((cnt3[16] & !\LessThan3~9_combout )) # (!\LessThan3~2_combout )) # (!\LessThan3~4_combout )

	.dataa(\LessThan3~4_combout ),
	.datab(\LessThan3~2_combout ),
	.datac(cnt3[16]),
	.datad(\LessThan3~9_combout ),
	.cin(gnd),
	.combout(\LessThan3~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~10 .lut_mask = 16'h77F7;
defparam \LessThan3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N4
cycloneive_lcell_comb \add3~3 (
// Equation(s):
// \add3~3_combout  = (add3[8]) # (\LessThan3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(add3[8]),
	.datad(\LessThan3~10_combout ),
	.cin(gnd),
	.combout(\add3~3_combout ),
	.cout());
// synopsys translate_off
defparam \add3~3 .lut_mask = 16'hFFF0;
defparam \add3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y23_N5
dffeas \add3[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add3[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add3[8] .is_wysiwyg = "true";
defparam \add3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N0
cycloneive_lcell_comb \cnt2[0]~32 (
// Equation(s):
// \cnt2[0]~32_combout  = cnt2[0] $ (VCC)
// \cnt2[0]~33  = CARRY(cnt2[0])

	.dataa(gnd),
	.datab(cnt2[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt2[0]~32_combout ),
	.cout(\cnt2[0]~33 ));
// synopsys translate_off
defparam \cnt2[0]~32 .lut_mask = 16'h33CC;
defparam \cnt2[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y19_N1
dffeas \cnt2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[0] .is_wysiwyg = "true";
defparam \cnt2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N2
cycloneive_lcell_comb \cnt2[1]~34 (
// Equation(s):
// \cnt2[1]~34_combout  = (cnt2[1] & (!\cnt2[0]~33 )) # (!cnt2[1] & ((\cnt2[0]~33 ) # (GND)))
// \cnt2[1]~35  = CARRY((!\cnt2[0]~33 ) # (!cnt2[1]))

	.dataa(gnd),
	.datab(cnt2[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[0]~33 ),
	.combout(\cnt2[1]~34_combout ),
	.cout(\cnt2[1]~35 ));
// synopsys translate_off
defparam \cnt2[1]~34 .lut_mask = 16'h3C3F;
defparam \cnt2[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N3
dffeas \cnt2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[1] .is_wysiwyg = "true";
defparam \cnt2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N4
cycloneive_lcell_comb \cnt2[2]~36 (
// Equation(s):
// \cnt2[2]~36_combout  = (cnt2[2] & (\cnt2[1]~35  $ (GND))) # (!cnt2[2] & (!\cnt2[1]~35  & VCC))
// \cnt2[2]~37  = CARRY((cnt2[2] & !\cnt2[1]~35 ))

	.dataa(gnd),
	.datab(cnt2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[1]~35 ),
	.combout(\cnt2[2]~36_combout ),
	.cout(\cnt2[2]~37 ));
// synopsys translate_off
defparam \cnt2[2]~36 .lut_mask = 16'hC30C;
defparam \cnt2[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N5
dffeas \cnt2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[2] .is_wysiwyg = "true";
defparam \cnt2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N6
cycloneive_lcell_comb \cnt2[3]~38 (
// Equation(s):
// \cnt2[3]~38_combout  = (cnt2[3] & (!\cnt2[2]~37 )) # (!cnt2[3] & ((\cnt2[2]~37 ) # (GND)))
// \cnt2[3]~39  = CARRY((!\cnt2[2]~37 ) # (!cnt2[3]))

	.dataa(cnt2[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[2]~37 ),
	.combout(\cnt2[3]~38_combout ),
	.cout(\cnt2[3]~39 ));
// synopsys translate_off
defparam \cnt2[3]~38 .lut_mask = 16'h5A5F;
defparam \cnt2[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N7
dffeas \cnt2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[3] .is_wysiwyg = "true";
defparam \cnt2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N8
cycloneive_lcell_comb \cnt2[4]~40 (
// Equation(s):
// \cnt2[4]~40_combout  = (cnt2[4] & (\cnt2[3]~39  $ (GND))) # (!cnt2[4] & (!\cnt2[3]~39  & VCC))
// \cnt2[4]~41  = CARRY((cnt2[4] & !\cnt2[3]~39 ))

	.dataa(gnd),
	.datab(cnt2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[3]~39 ),
	.combout(\cnt2[4]~40_combout ),
	.cout(\cnt2[4]~41 ));
// synopsys translate_off
defparam \cnt2[4]~40 .lut_mask = 16'hC30C;
defparam \cnt2[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N9
dffeas \cnt2[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[4] .is_wysiwyg = "true";
defparam \cnt2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N10
cycloneive_lcell_comb \cnt2[5]~42 (
// Equation(s):
// \cnt2[5]~42_combout  = (cnt2[5] & (!\cnt2[4]~41 )) # (!cnt2[5] & ((\cnt2[4]~41 ) # (GND)))
// \cnt2[5]~43  = CARRY((!\cnt2[4]~41 ) # (!cnt2[5]))

	.dataa(cnt2[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[4]~41 ),
	.combout(\cnt2[5]~42_combout ),
	.cout(\cnt2[5]~43 ));
// synopsys translate_off
defparam \cnt2[5]~42 .lut_mask = 16'h5A5F;
defparam \cnt2[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N11
dffeas \cnt2[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[5] .is_wysiwyg = "true";
defparam \cnt2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N12
cycloneive_lcell_comb \cnt2[6]~44 (
// Equation(s):
// \cnt2[6]~44_combout  = (cnt2[6] & (\cnt2[5]~43  $ (GND))) # (!cnt2[6] & (!\cnt2[5]~43  & VCC))
// \cnt2[6]~45  = CARRY((cnt2[6] & !\cnt2[5]~43 ))

	.dataa(cnt2[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[5]~43 ),
	.combout(\cnt2[6]~44_combout ),
	.cout(\cnt2[6]~45 ));
// synopsys translate_off
defparam \cnt2[6]~44 .lut_mask = 16'hA50A;
defparam \cnt2[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N13
dffeas \cnt2[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[6] .is_wysiwyg = "true";
defparam \cnt2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N14
cycloneive_lcell_comb \cnt2[7]~46 (
// Equation(s):
// \cnt2[7]~46_combout  = (cnt2[7] & (!\cnt2[6]~45 )) # (!cnt2[7] & ((\cnt2[6]~45 ) # (GND)))
// \cnt2[7]~47  = CARRY((!\cnt2[6]~45 ) # (!cnt2[7]))

	.dataa(gnd),
	.datab(cnt2[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[6]~45 ),
	.combout(\cnt2[7]~46_combout ),
	.cout(\cnt2[7]~47 ));
// synopsys translate_off
defparam \cnt2[7]~46 .lut_mask = 16'h3C3F;
defparam \cnt2[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N15
dffeas \cnt2[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[7] .is_wysiwyg = "true";
defparam \cnt2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N16
cycloneive_lcell_comb \cnt2[8]~48 (
// Equation(s):
// \cnt2[8]~48_combout  = (cnt2[8] & (\cnt2[7]~47  $ (GND))) # (!cnt2[8] & (!\cnt2[7]~47  & VCC))
// \cnt2[8]~49  = CARRY((cnt2[8] & !\cnt2[7]~47 ))

	.dataa(gnd),
	.datab(cnt2[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[7]~47 ),
	.combout(\cnt2[8]~48_combout ),
	.cout(\cnt2[8]~49 ));
// synopsys translate_off
defparam \cnt2[8]~48 .lut_mask = 16'hC30C;
defparam \cnt2[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N17
dffeas \cnt2[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[8] .is_wysiwyg = "true";
defparam \cnt2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N18
cycloneive_lcell_comb \cnt2[9]~50 (
// Equation(s):
// \cnt2[9]~50_combout  = (cnt2[9] & (!\cnt2[8]~49 )) # (!cnt2[9] & ((\cnt2[8]~49 ) # (GND)))
// \cnt2[9]~51  = CARRY((!\cnt2[8]~49 ) # (!cnt2[9]))

	.dataa(gnd),
	.datab(cnt2[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[8]~49 ),
	.combout(\cnt2[9]~50_combout ),
	.cout(\cnt2[9]~51 ));
// synopsys translate_off
defparam \cnt2[9]~50 .lut_mask = 16'h3C3F;
defparam \cnt2[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N19
dffeas \cnt2[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[9] .is_wysiwyg = "true";
defparam \cnt2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N20
cycloneive_lcell_comb \cnt2[10]~52 (
// Equation(s):
// \cnt2[10]~52_combout  = (cnt2[10] & (\cnt2[9]~51  $ (GND))) # (!cnt2[10] & (!\cnt2[9]~51  & VCC))
// \cnt2[10]~53  = CARRY((cnt2[10] & !\cnt2[9]~51 ))

	.dataa(gnd),
	.datab(cnt2[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[9]~51 ),
	.combout(\cnt2[10]~52_combout ),
	.cout(\cnt2[10]~53 ));
// synopsys translate_off
defparam \cnt2[10]~52 .lut_mask = 16'hC30C;
defparam \cnt2[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N21
dffeas \cnt2[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[10] .is_wysiwyg = "true";
defparam \cnt2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N22
cycloneive_lcell_comb \cnt2[11]~54 (
// Equation(s):
// \cnt2[11]~54_combout  = (cnt2[11] & (!\cnt2[10]~53 )) # (!cnt2[11] & ((\cnt2[10]~53 ) # (GND)))
// \cnt2[11]~55  = CARRY((!\cnt2[10]~53 ) # (!cnt2[11]))

	.dataa(cnt2[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[10]~53 ),
	.combout(\cnt2[11]~54_combout ),
	.cout(\cnt2[11]~55 ));
// synopsys translate_off
defparam \cnt2[11]~54 .lut_mask = 16'h5A5F;
defparam \cnt2[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N23
dffeas \cnt2[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[11] .is_wysiwyg = "true";
defparam \cnt2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N24
cycloneive_lcell_comb \cnt2[12]~56 (
// Equation(s):
// \cnt2[12]~56_combout  = (cnt2[12] & (\cnt2[11]~55  $ (GND))) # (!cnt2[12] & (!\cnt2[11]~55  & VCC))
// \cnt2[12]~57  = CARRY((cnt2[12] & !\cnt2[11]~55 ))

	.dataa(gnd),
	.datab(cnt2[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[11]~55 ),
	.combout(\cnt2[12]~56_combout ),
	.cout(\cnt2[12]~57 ));
// synopsys translate_off
defparam \cnt2[12]~56 .lut_mask = 16'hC30C;
defparam \cnt2[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N25
dffeas \cnt2[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[12] .is_wysiwyg = "true";
defparam \cnt2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N26
cycloneive_lcell_comb \cnt2[13]~58 (
// Equation(s):
// \cnt2[13]~58_combout  = (cnt2[13] & (!\cnt2[12]~57 )) # (!cnt2[13] & ((\cnt2[12]~57 ) # (GND)))
// \cnt2[13]~59  = CARRY((!\cnt2[12]~57 ) # (!cnt2[13]))

	.dataa(cnt2[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[12]~57 ),
	.combout(\cnt2[13]~58_combout ),
	.cout(\cnt2[13]~59 ));
// synopsys translate_off
defparam \cnt2[13]~58 .lut_mask = 16'h5A5F;
defparam \cnt2[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N27
dffeas \cnt2[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[13] .is_wysiwyg = "true";
defparam \cnt2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N28
cycloneive_lcell_comb \cnt2[14]~60 (
// Equation(s):
// \cnt2[14]~60_combout  = (cnt2[14] & (\cnt2[13]~59  $ (GND))) # (!cnt2[14] & (!\cnt2[13]~59  & VCC))
// \cnt2[14]~61  = CARRY((cnt2[14] & !\cnt2[13]~59 ))

	.dataa(gnd),
	.datab(cnt2[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[13]~59 ),
	.combout(\cnt2[14]~60_combout ),
	.cout(\cnt2[14]~61 ));
// synopsys translate_off
defparam \cnt2[14]~60 .lut_mask = 16'hC30C;
defparam \cnt2[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N29
dffeas \cnt2[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[14] .is_wysiwyg = "true";
defparam \cnt2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N30
cycloneive_lcell_comb \cnt2[15]~62 (
// Equation(s):
// \cnt2[15]~62_combout  = (cnt2[15] & (!\cnt2[14]~61 )) # (!cnt2[15] & ((\cnt2[14]~61 ) # (GND)))
// \cnt2[15]~63  = CARRY((!\cnt2[14]~61 ) # (!cnt2[15]))

	.dataa(cnt2[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[14]~61 ),
	.combout(\cnt2[15]~62_combout ),
	.cout(\cnt2[15]~63 ));
// synopsys translate_off
defparam \cnt2[15]~62 .lut_mask = 16'h5A5F;
defparam \cnt2[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y19_N31
dffeas \cnt2[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[15] .is_wysiwyg = "true";
defparam \cnt2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N0
cycloneive_lcell_comb \cnt2[16]~64 (
// Equation(s):
// \cnt2[16]~64_combout  = (cnt2[16] & (\cnt2[15]~63  $ (GND))) # (!cnt2[16] & (!\cnt2[15]~63  & VCC))
// \cnt2[16]~65  = CARRY((cnt2[16] & !\cnt2[15]~63 ))

	.dataa(gnd),
	.datab(cnt2[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[15]~63 ),
	.combout(\cnt2[16]~64_combout ),
	.cout(\cnt2[16]~65 ));
// synopsys translate_off
defparam \cnt2[16]~64 .lut_mask = 16'hC30C;
defparam \cnt2[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N1
dffeas \cnt2[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[16] .is_wysiwyg = "true";
defparam \cnt2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N2
cycloneive_lcell_comb \cnt2[17]~66 (
// Equation(s):
// \cnt2[17]~66_combout  = (cnt2[17] & (!\cnt2[16]~65 )) # (!cnt2[17] & ((\cnt2[16]~65 ) # (GND)))
// \cnt2[17]~67  = CARRY((!\cnt2[16]~65 ) # (!cnt2[17]))

	.dataa(gnd),
	.datab(cnt2[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[16]~65 ),
	.combout(\cnt2[17]~66_combout ),
	.cout(\cnt2[17]~67 ));
// synopsys translate_off
defparam \cnt2[17]~66 .lut_mask = 16'h3C3F;
defparam \cnt2[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N3
dffeas \cnt2[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[17] .is_wysiwyg = "true";
defparam \cnt2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N4
cycloneive_lcell_comb \cnt2[18]~68 (
// Equation(s):
// \cnt2[18]~68_combout  = (cnt2[18] & (\cnt2[17]~67  $ (GND))) # (!cnt2[18] & (!\cnt2[17]~67  & VCC))
// \cnt2[18]~69  = CARRY((cnt2[18] & !\cnt2[17]~67 ))

	.dataa(gnd),
	.datab(cnt2[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[17]~67 ),
	.combout(\cnt2[18]~68_combout ),
	.cout(\cnt2[18]~69 ));
// synopsys translate_off
defparam \cnt2[18]~68 .lut_mask = 16'hC30C;
defparam \cnt2[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N5
dffeas \cnt2[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[18] .is_wysiwyg = "true";
defparam \cnt2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N6
cycloneive_lcell_comb \cnt2[19]~70 (
// Equation(s):
// \cnt2[19]~70_combout  = (cnt2[19] & (!\cnt2[18]~69 )) # (!cnt2[19] & ((\cnt2[18]~69 ) # (GND)))
// \cnt2[19]~71  = CARRY((!\cnt2[18]~69 ) # (!cnt2[19]))

	.dataa(cnt2[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[18]~69 ),
	.combout(\cnt2[19]~70_combout ),
	.cout(\cnt2[19]~71 ));
// synopsys translate_off
defparam \cnt2[19]~70 .lut_mask = 16'h5A5F;
defparam \cnt2[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N7
dffeas \cnt2[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[19] .is_wysiwyg = "true";
defparam \cnt2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N8
cycloneive_lcell_comb \cnt2[20]~72 (
// Equation(s):
// \cnt2[20]~72_combout  = (cnt2[20] & (\cnt2[19]~71  $ (GND))) # (!cnt2[20] & (!\cnt2[19]~71  & VCC))
// \cnt2[20]~73  = CARRY((cnt2[20] & !\cnt2[19]~71 ))

	.dataa(gnd),
	.datab(cnt2[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[19]~71 ),
	.combout(\cnt2[20]~72_combout ),
	.cout(\cnt2[20]~73 ));
// synopsys translate_off
defparam \cnt2[20]~72 .lut_mask = 16'hC30C;
defparam \cnt2[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N9
dffeas \cnt2[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[20] .is_wysiwyg = "true";
defparam \cnt2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N10
cycloneive_lcell_comb \cnt2[21]~74 (
// Equation(s):
// \cnt2[21]~74_combout  = (cnt2[21] & (!\cnt2[20]~73 )) # (!cnt2[21] & ((\cnt2[20]~73 ) # (GND)))
// \cnt2[21]~75  = CARRY((!\cnt2[20]~73 ) # (!cnt2[21]))

	.dataa(cnt2[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[20]~73 ),
	.combout(\cnt2[21]~74_combout ),
	.cout(\cnt2[21]~75 ));
// synopsys translate_off
defparam \cnt2[21]~74 .lut_mask = 16'h5A5F;
defparam \cnt2[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N11
dffeas \cnt2[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[21] .is_wysiwyg = "true";
defparam \cnt2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N12
cycloneive_lcell_comb \cnt2[22]~76 (
// Equation(s):
// \cnt2[22]~76_combout  = (cnt2[22] & (\cnt2[21]~75  $ (GND))) # (!cnt2[22] & (!\cnt2[21]~75  & VCC))
// \cnt2[22]~77  = CARRY((cnt2[22] & !\cnt2[21]~75 ))

	.dataa(cnt2[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[21]~75 ),
	.combout(\cnt2[22]~76_combout ),
	.cout(\cnt2[22]~77 ));
// synopsys translate_off
defparam \cnt2[22]~76 .lut_mask = 16'hA50A;
defparam \cnt2[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N13
dffeas \cnt2[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[22] .is_wysiwyg = "true";
defparam \cnt2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N14
cycloneive_lcell_comb \cnt2[23]~78 (
// Equation(s):
// \cnt2[23]~78_combout  = (cnt2[23] & (!\cnt2[22]~77 )) # (!cnt2[23] & ((\cnt2[22]~77 ) # (GND)))
// \cnt2[23]~79  = CARRY((!\cnt2[22]~77 ) # (!cnt2[23]))

	.dataa(gnd),
	.datab(cnt2[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[22]~77 ),
	.combout(\cnt2[23]~78_combout ),
	.cout(\cnt2[23]~79 ));
// synopsys translate_off
defparam \cnt2[23]~78 .lut_mask = 16'h3C3F;
defparam \cnt2[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N15
dffeas \cnt2[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[23] .is_wysiwyg = "true";
defparam \cnt2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N16
cycloneive_lcell_comb \cnt2[24]~80 (
// Equation(s):
// \cnt2[24]~80_combout  = (cnt2[24] & (\cnt2[23]~79  $ (GND))) # (!cnt2[24] & (!\cnt2[23]~79  & VCC))
// \cnt2[24]~81  = CARRY((cnt2[24] & !\cnt2[23]~79 ))

	.dataa(gnd),
	.datab(cnt2[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[23]~79 ),
	.combout(\cnt2[24]~80_combout ),
	.cout(\cnt2[24]~81 ));
// synopsys translate_off
defparam \cnt2[24]~80 .lut_mask = 16'hC30C;
defparam \cnt2[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N17
dffeas \cnt2[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[24] .is_wysiwyg = "true";
defparam \cnt2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N18
cycloneive_lcell_comb \cnt2[25]~82 (
// Equation(s):
// \cnt2[25]~82_combout  = (cnt2[25] & (!\cnt2[24]~81 )) # (!cnt2[25] & ((\cnt2[24]~81 ) # (GND)))
// \cnt2[25]~83  = CARRY((!\cnt2[24]~81 ) # (!cnt2[25]))

	.dataa(gnd),
	.datab(cnt2[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[24]~81 ),
	.combout(\cnt2[25]~82_combout ),
	.cout(\cnt2[25]~83 ));
// synopsys translate_off
defparam \cnt2[25]~82 .lut_mask = 16'h3C3F;
defparam \cnt2[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N19
dffeas \cnt2[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[25] .is_wysiwyg = "true";
defparam \cnt2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N20
cycloneive_lcell_comb \cnt2[26]~84 (
// Equation(s):
// \cnt2[26]~84_combout  = (cnt2[26] & (\cnt2[25]~83  $ (GND))) # (!cnt2[26] & (!\cnt2[25]~83  & VCC))
// \cnt2[26]~85  = CARRY((cnt2[26] & !\cnt2[25]~83 ))

	.dataa(gnd),
	.datab(cnt2[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[25]~83 ),
	.combout(\cnt2[26]~84_combout ),
	.cout(\cnt2[26]~85 ));
// synopsys translate_off
defparam \cnt2[26]~84 .lut_mask = 16'hC30C;
defparam \cnt2[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N21
dffeas \cnt2[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[26] .is_wysiwyg = "true";
defparam \cnt2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N22
cycloneive_lcell_comb \cnt2[27]~86 (
// Equation(s):
// \cnt2[27]~86_combout  = (cnt2[27] & (!\cnt2[26]~85 )) # (!cnt2[27] & ((\cnt2[26]~85 ) # (GND)))
// \cnt2[27]~87  = CARRY((!\cnt2[26]~85 ) # (!cnt2[27]))

	.dataa(cnt2[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[26]~85 ),
	.combout(\cnt2[27]~86_combout ),
	.cout(\cnt2[27]~87 ));
// synopsys translate_off
defparam \cnt2[27]~86 .lut_mask = 16'h5A5F;
defparam \cnt2[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N23
dffeas \cnt2[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[27] .is_wysiwyg = "true";
defparam \cnt2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N24
cycloneive_lcell_comb \cnt2[28]~88 (
// Equation(s):
// \cnt2[28]~88_combout  = (cnt2[28] & (\cnt2[27]~87  $ (GND))) # (!cnt2[28] & (!\cnt2[27]~87  & VCC))
// \cnt2[28]~89  = CARRY((cnt2[28] & !\cnt2[27]~87 ))

	.dataa(gnd),
	.datab(cnt2[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[27]~87 ),
	.combout(\cnt2[28]~88_combout ),
	.cout(\cnt2[28]~89 ));
// synopsys translate_off
defparam \cnt2[28]~88 .lut_mask = 16'hC30C;
defparam \cnt2[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N25
dffeas \cnt2[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[28] .is_wysiwyg = "true";
defparam \cnt2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N6
cycloneive_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = (!cnt2[28] & (!cnt2[27] & (!cnt2[26] & !cnt2[25])))

	.dataa(cnt2[28]),
	.datab(cnt2[27]),
	.datac(cnt2[26]),
	.datad(cnt2[25]),
	.cin(gnd),
	.combout(\LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~6 .lut_mask = 16'h0001;
defparam \LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N26
cycloneive_lcell_comb \cnt2[29]~90 (
// Equation(s):
// \cnt2[29]~90_combout  = (cnt2[29] & (!\cnt2[28]~89 )) # (!cnt2[29] & ((\cnt2[28]~89 ) # (GND)))
// \cnt2[29]~91  = CARRY((!\cnt2[28]~89 ) # (!cnt2[29]))

	.dataa(cnt2[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[28]~89 ),
	.combout(\cnt2[29]~90_combout ),
	.cout(\cnt2[29]~91 ));
// synopsys translate_off
defparam \cnt2[29]~90 .lut_mask = 16'h5A5F;
defparam \cnt2[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N27
dffeas \cnt2[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[29] .is_wysiwyg = "true";
defparam \cnt2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N28
cycloneive_lcell_comb \cnt2[30]~92 (
// Equation(s):
// \cnt2[30]~92_combout  = (cnt2[30] & (\cnt2[29]~91  $ (GND))) # (!cnt2[30] & (!\cnt2[29]~91  & VCC))
// \cnt2[30]~93  = CARRY((cnt2[30] & !\cnt2[29]~91 ))

	.dataa(gnd),
	.datab(cnt2[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt2[29]~91 ),
	.combout(\cnt2[30]~92_combout ),
	.cout(\cnt2[30]~93 ));
// synopsys translate_off
defparam \cnt2[30]~92 .lut_mask = 16'hC30C;
defparam \cnt2[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N29
dffeas \cnt2[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[30] .is_wysiwyg = "true";
defparam \cnt2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N30
cycloneive_lcell_comb \cnt2[31]~94 (
// Equation(s):
// \cnt2[31]~94_combout  = cnt2[31] $ (\cnt2[30]~93 )

	.dataa(cnt2[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt2[30]~93 ),
	.combout(\cnt2[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt2[31]~94 .lut_mask = 16'h5A5A;
defparam \cnt2[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y18_N31
dffeas \cnt2[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt2[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~8_combout ),
	.sload(gnd),
	.ena(\SW[4]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt2[31] .is_wysiwyg = "true";
defparam \cnt2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N12
cycloneive_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = (\LessThan2~6_combout  & (!cnt2[30] & (!cnt2[31] & !cnt2[29])))

	.dataa(\LessThan2~6_combout ),
	.datab(cnt2[30]),
	.datac(cnt2[31]),
	.datad(cnt2[29]),
	.cin(gnd),
	.combout(\LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h0002;
defparam \LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N28
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = (!cnt2[23] & (!cnt2[22] & (!cnt2[21] & !cnt2[24])))

	.dataa(cnt2[23]),
	.datab(cnt2[22]),
	.datac(cnt2[21]),
	.datad(cnt2[24]),
	.cin(gnd),
	.combout(\LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h0001;
defparam \LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N8
cycloneive_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!cnt2[8] & (((!cnt2[5]) # (!cnt2[6])) # (!cnt2[7])))

	.dataa(cnt2[7]),
	.datab(cnt2[6]),
	.datac(cnt2[5]),
	.datad(cnt2[8]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h007F;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N18
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ((!cnt2[10] & (\LessThan2~0_combout  & !cnt2[9]))) # (!cnt2[11])

	.dataa(cnt2[10]),
	.datab(cnt2[11]),
	.datac(\LessThan2~0_combout ),
	.datad(cnt2[9]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h3373;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N12
cycloneive_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ((\LessThan2~1_combout  & !cnt2[12])) # (!cnt2[13])

	.dataa(gnd),
	.datab(\LessThan2~1_combout ),
	.datac(cnt2[13]),
	.datad(cnt2[12]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'h0FCF;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N30
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ((\LessThan2~2_combout  & (!cnt2[15] & !cnt2[14]))) # (!cnt2[16])

	.dataa(\LessThan2~2_combout ),
	.datab(cnt2[16]),
	.datac(cnt2[15]),
	.datad(cnt2[14]),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h333B;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N10
cycloneive_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (!cnt2[18] & (!cnt2[19] & (!cnt2[20] & !cnt2[17])))

	.dataa(cnt2[18]),
	.datab(cnt2[19]),
	.datac(cnt2[20]),
	.datad(cnt2[17]),
	.cin(gnd),
	.combout(\LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = 16'h0001;
defparam \LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N2
cycloneive_lcell_comb \LessThan2~8 (
// Equation(s):
// \LessThan2~8_combout  = (((!\LessThan2~4_combout ) # (!\LessThan2~3_combout )) # (!\LessThan2~5_combout )) # (!\LessThan2~7_combout )

	.dataa(\LessThan2~7_combout ),
	.datab(\LessThan2~5_combout ),
	.datac(\LessThan2~3_combout ),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~8 .lut_mask = 16'h7FFF;
defparam \LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N0
cycloneive_lcell_comb \add2~3 (
// Equation(s):
// \add2~3_combout  = (add2[8]) # (\LessThan2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(add2[8]),
	.datad(\LessThan2~8_combout ),
	.cin(gnd),
	.combout(\add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \add2~3 .lut_mask = 16'hFFF0;
defparam \add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N1
dffeas \add2[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[4]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add2[8] .is_wysiwyg = "true";
defparam \add2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N10
cycloneive_lcell_comb \Add16~0 (
// Equation(s):
// \Add16~0_combout  = (add3[8] & (add2[8] $ (VCC))) # (!add3[8] & (add2[8] & VCC))
// \Add16~1  = CARRY((add3[8] & add2[8]))

	.dataa(add3[8]),
	.datab(add2[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add16~0_combout ),
	.cout(\Add16~1 ));
// synopsys translate_off
defparam \Add16~0 .lut_mask = 16'h6688;
defparam \Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N10
cycloneive_lcell_comb \Add17~0 (
// Equation(s):
// \Add17~0_combout  = (\Add15~0_combout  & (\Add16~0_combout  $ (VCC))) # (!\Add15~0_combout  & (\Add16~0_combout  & VCC))
// \Add17~1  = CARRY((\Add15~0_combout  & \Add16~0_combout ))

	.dataa(\Add15~0_combout ),
	.datab(\Add16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add17~0_combout ),
	.cout(\Add17~1 ));
// synopsys translate_off
defparam \Add17~0 .lut_mask = 16'h6688;
defparam \Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N8
cycloneive_lcell_comb \Add19~0 (
// Equation(s):
// \Add19~0_combout  = (\Add18~0_combout  & (\Add17~0_combout  $ (VCC))) # (!\Add18~0_combout  & (\Add17~0_combout  & VCC))
// \Add19~1  = CARRY((\Add18~0_combout  & \Add17~0_combout ))

	.dataa(\Add18~0_combout ),
	.datab(\Add17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add19~0_combout ),
	.cout(\Add19~1 ));
// synopsys translate_off
defparam \Add19~0 .lut_mask = 16'h6688;
defparam \Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N8
cycloneive_lcell_comb \Add20~0 (
// Equation(s):
// \Add20~0_combout  = (add6[8] & (\Add19~0_combout  $ (VCC))) # (!add6[8] & (\Add19~0_combout  & VCC))
// \Add20~1  = CARRY((add6[8] & \Add19~0_combout ))

	.dataa(add6[8]),
	.datab(\Add19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add20~0_combout ),
	.cout(\Add20~1 ));
// synopsys translate_off
defparam \Add20~0 .lut_mask = 16'h6688;
defparam \Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N6
cycloneive_lcell_comb \add5~2 (
// Equation(s):
// \add5~2_combout  = (\SW[1]~input_o  & (((add5[10]) # (!add5[13])) # (!add5[8])))

	.dataa(\SW[1]~input_o ),
	.datab(add5[8]),
	.datac(add5[13]),
	.datad(add5[10]),
	.cin(gnd),
	.combout(\add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \add5~2 .lut_mask = 16'hAA2A;
defparam \add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N24
cycloneive_lcell_comb \add5[13]~1 (
// Equation(s):
// \add5[13]~1_combout  = (\LessThan5~9_combout ) # (!\SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\LessThan5~9_combout ),
	.cin(gnd),
	.combout(\add5[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \add5[13]~1 .lut_mask = 16'hFF0F;
defparam \add5[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y27_N7
dffeas \add5[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add5[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add5[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add5[13] .is_wysiwyg = "true";
defparam \add5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N10
cycloneive_lcell_comb \add5~0 (
// Equation(s):
// \add5~0_combout  = (\SW[1]~input_o  & (add5[8] & (!add5[10] & add5[13])))

	.dataa(\SW[1]~input_o ),
	.datab(add5[8]),
	.datac(add5[10]),
	.datad(add5[13]),
	.cin(gnd),
	.combout(\add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \add5~0 .lut_mask = 16'h0800;
defparam \add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y27_N11
dffeas \add5[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add5[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add5[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add5[10] .is_wysiwyg = "true";
defparam \add5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N4
cycloneive_lcell_comb \add4~2 (
// Equation(s):
// \add4~2_combout  = (\SW[2]~input_o  & (((add4[10]) # (!add4[13])) # (!add4[8])))

	.dataa(add4[8]),
	.datab(add4[10]),
	.datac(add4[13]),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \add4~2 .lut_mask = 16'hDF00;
defparam \add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N20
cycloneive_lcell_comb \add4[13]~1 (
// Equation(s):
// \add4[13]~1_combout  = (((!\LessThan4~4_combout ) # (!\SW[2]~input_o )) # (!\LessThan4~5_combout )) # (!\LessThan4~6_combout )

	.dataa(\LessThan4~6_combout ),
	.datab(\LessThan4~5_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\LessThan4~4_combout ),
	.cin(gnd),
	.combout(\add4[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \add4[13]~1 .lut_mask = 16'h7FFF;
defparam \add4[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y27_N5
dffeas \add4[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add4[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add4[13] .is_wysiwyg = "true";
defparam \add4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N8
cycloneive_lcell_comb \add4~0 (
// Equation(s):
// \add4~0_combout  = (add4[8] & (add4[13] & (!add4[10] & \SW[2]~input_o )))

	.dataa(add4[8]),
	.datab(add4[13]),
	.datac(add4[10]),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \add4~0 .lut_mask = 16'h0800;
defparam \add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y27_N9
dffeas \add4[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add4[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add4[10] .is_wysiwyg = "true";
defparam \add4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N14
cycloneive_lcell_comb \Add18~2 (
// Equation(s):
// \Add18~2_combout  = (add5[10] & ((add4[10] & (\Add18~1  & VCC)) # (!add4[10] & (!\Add18~1 )))) # (!add5[10] & ((add4[10] & (!\Add18~1 )) # (!add4[10] & ((\Add18~1 ) # (GND)))))
// \Add18~3  = CARRY((add5[10] & (!add4[10] & !\Add18~1 )) # (!add5[10] & ((!\Add18~1 ) # (!add4[10]))))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~1 ),
	.combout(\Add18~2_combout ),
	.cout(\Add18~3 ));
// synopsys translate_off
defparam \Add18~2 .lut_mask = 16'h9617;
defparam \Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N8
cycloneive_lcell_comb \add1~2 (
// Equation(s):
// \add1~2_combout  = (\SW[5]~input_o  & (((add1[10]) # (!add1[13])) # (!add1[8])))

	.dataa(\SW[5]~input_o ),
	.datab(add1[8]),
	.datac(add1[13]),
	.datad(add1[10]),
	.cin(gnd),
	.combout(\add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \add1~2 .lut_mask = 16'hAA2A;
defparam \add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N2
cycloneive_lcell_comb \add1[10]~1 (
// Equation(s):
// \add1[10]~1_combout  = (\LessThan1~8_combout ) # (!\SW[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\LessThan1~8_combout ),
	.cin(gnd),
	.combout(\add1[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \add1[10]~1 .lut_mask = 16'hFF0F;
defparam \add1[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y27_N9
dffeas \add1[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add1[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add1[13] .is_wysiwyg = "true";
defparam \add1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N10
cycloneive_lcell_comb \add1~0 (
// Equation(s):
// \add1~0_combout  = (\SW[5]~input_o  & (add1[8] & (!add1[10] & add1[13])))

	.dataa(\SW[5]~input_o ),
	.datab(add1[8]),
	.datac(add1[10]),
	.datad(add1[13]),
	.cin(gnd),
	.combout(\add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \add1~0 .lut_mask = 16'h0800;
defparam \add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y27_N11
dffeas \add1[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add1[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add1[10] .is_wysiwyg = "true";
defparam \add1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N30
cycloneive_lcell_comb \add0~2 (
// Equation(s):
// \add0~2_combout  = (\SW[6]~input_o  & (((add0[10]) # (!add0[13])) # (!add0[8])))

	.dataa(add0[8]),
	.datab(\SW[6]~input_o ),
	.datac(add0[13]),
	.datad(add0[10]),
	.cin(gnd),
	.combout(\add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \add0~2 .lut_mask = 16'hCC4C;
defparam \add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N24
cycloneive_lcell_comb \add0[10]~1 (
// Equation(s):
// \add0[10]~1_combout  = (\LessThan0~7_combout ) # (!\SW[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\add0[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \add0[10]~1 .lut_mask = 16'hFF0F;
defparam \add0[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y26_N31
dffeas \add0[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add0[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add0[13] .is_wysiwyg = "true";
defparam \add0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N28
cycloneive_lcell_comb \add0~0 (
// Equation(s):
// \add0~0_combout  = (add0[8] & (\SW[6]~input_o  & (!add0[10] & add0[13])))

	.dataa(add0[8]),
	.datab(\SW[6]~input_o ),
	.datac(add0[10]),
	.datad(add0[13]),
	.cin(gnd),
	.combout(\add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \add0~0 .lut_mask = 16'h0800;
defparam \add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y26_N29
dffeas \add0[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add0[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add0[10] .is_wysiwyg = "true";
defparam \add0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N14
cycloneive_lcell_comb \Add15~2 (
// Equation(s):
// \Add15~2_combout  = (add1[10] & ((add0[10] & (\Add15~1  & VCC)) # (!add0[10] & (!\Add15~1 )))) # (!add1[10] & ((add0[10] & (!\Add15~1 )) # (!add0[10] & ((\Add15~1 ) # (GND)))))
// \Add15~3  = CARRY((add1[10] & (!add0[10] & !\Add15~1 )) # (!add1[10] & ((!\Add15~1 ) # (!add0[10]))))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~1 ),
	.combout(\Add15~2_combout ),
	.cout(\Add15~3 ));
// synopsys translate_off
defparam \Add15~2 .lut_mask = 16'h9617;
defparam \Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N4
cycloneive_lcell_comb \add2~2 (
// Equation(s):
// \add2~2_combout  = (\SW[4]~input_o  & (((add2[10]) # (!add2[13])) # (!add2[8])))

	.dataa(\SW[4]~input_o ),
	.datab(add2[8]),
	.datac(add2[13]),
	.datad(add2[10]),
	.cin(gnd),
	.combout(\add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \add2~2 .lut_mask = 16'hAA2A;
defparam \add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N20
cycloneive_lcell_comb \add2[13]~1 (
// Equation(s):
// \add2[13]~1_combout  = (\LessThan2~8_combout ) # (!\SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(\LessThan2~8_combout ),
	.cin(gnd),
	.combout(\add2[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \add2[13]~1 .lut_mask = 16'hFF0F;
defparam \add2[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y27_N5
dffeas \add2[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add2[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add2[13] .is_wysiwyg = "true";
defparam \add2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N8
cycloneive_lcell_comb \add2~0 (
// Equation(s):
// \add2~0_combout  = (\SW[4]~input_o  & (add2[13] & (!add2[10] & add2[8])))

	.dataa(\SW[4]~input_o ),
	.datab(add2[13]),
	.datac(add2[10]),
	.datad(add2[8]),
	.cin(gnd),
	.combout(\add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \add2~0 .lut_mask = 16'h0800;
defparam \add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y27_N9
dffeas \add2[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add2[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add2[10] .is_wysiwyg = "true";
defparam \add2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N6
cycloneive_lcell_comb \add3~2 (
// Equation(s):
// \add3~2_combout  = (\SW[3]~input_o  & (((add3[10]) # (!add3[13])) # (!add3[8])))

	.dataa(add3[8]),
	.datab(\SW[3]~input_o ),
	.datac(add3[13]),
	.datad(add3[10]),
	.cin(gnd),
	.combout(\add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \add3~2 .lut_mask = 16'hCC4C;
defparam \add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y23_N2
cycloneive_lcell_comb \add3[13]~1 (
// Equation(s):
// \add3[13]~1_combout  = (\LessThan3~10_combout ) # (!\SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\LessThan3~10_combout ),
	.cin(gnd),
	.combout(\add3[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \add3[13]~1 .lut_mask = 16'hFF0F;
defparam \add3[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y27_N7
dffeas \add3[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add3[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add3[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add3[13] .is_wysiwyg = "true";
defparam \add3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N2
cycloneive_lcell_comb \add3~0 (
// Equation(s):
// \add3~0_combout  = (add3[13] & (\SW[3]~input_o  & (!add3[10] & add3[8])))

	.dataa(add3[13]),
	.datab(\SW[3]~input_o ),
	.datac(add3[10]),
	.datad(add3[8]),
	.cin(gnd),
	.combout(\add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \add3~0 .lut_mask = 16'h0800;
defparam \add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y27_N3
dffeas \add3[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add3[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add3[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add3[10] .is_wysiwyg = "true";
defparam \add3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N12
cycloneive_lcell_comb \Add16~2 (
// Equation(s):
// \Add16~2_combout  = (add2[10] & ((add3[10] & (\Add16~1  & VCC)) # (!add3[10] & (!\Add16~1 )))) # (!add2[10] & ((add3[10] & (!\Add16~1 )) # (!add3[10] & ((\Add16~1 ) # (GND)))))
// \Add16~3  = CARRY((add2[10] & (!add3[10] & !\Add16~1 )) # (!add2[10] & ((!\Add16~1 ) # (!add3[10]))))

	.dataa(add2[10]),
	.datab(add3[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~1 ),
	.combout(\Add16~2_combout ),
	.cout(\Add16~3 ));
// synopsys translate_off
defparam \Add16~2 .lut_mask = 16'h9617;
defparam \Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N12
cycloneive_lcell_comb \Add17~2 (
// Equation(s):
// \Add17~2_combout  = (\Add15~2_combout  & ((\Add16~2_combout  & (\Add17~1  & VCC)) # (!\Add16~2_combout  & (!\Add17~1 )))) # (!\Add15~2_combout  & ((\Add16~2_combout  & (!\Add17~1 )) # (!\Add16~2_combout  & ((\Add17~1 ) # (GND)))))
// \Add17~3  = CARRY((\Add15~2_combout  & (!\Add16~2_combout  & !\Add17~1 )) # (!\Add15~2_combout  & ((!\Add17~1 ) # (!\Add16~2_combout ))))

	.dataa(\Add15~2_combout ),
	.datab(\Add16~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~1 ),
	.combout(\Add17~2_combout ),
	.cout(\Add17~3 ));
// synopsys translate_off
defparam \Add17~2 .lut_mask = 16'h9617;
defparam \Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N10
cycloneive_lcell_comb \Add19~2 (
// Equation(s):
// \Add19~2_combout  = (\Add18~2_combout  & ((\Add17~2_combout  & (\Add19~1  & VCC)) # (!\Add17~2_combout  & (!\Add19~1 )))) # (!\Add18~2_combout  & ((\Add17~2_combout  & (!\Add19~1 )) # (!\Add17~2_combout  & ((\Add19~1 ) # (GND)))))
// \Add19~3  = CARRY((\Add18~2_combout  & (!\Add17~2_combout  & !\Add19~1 )) # (!\Add18~2_combout  & ((!\Add19~1 ) # (!\Add17~2_combout ))))

	.dataa(\Add18~2_combout ),
	.datab(\Add17~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~1 ),
	.combout(\Add19~2_combout ),
	.cout(\Add19~3 ));
// synopsys translate_off
defparam \Add19~2 .lut_mask = 16'h9617;
defparam \Add19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N16
cycloneive_lcell_comb \add6~2 (
// Equation(s):
// \add6~2_combout  = (\SW[0]~input_o  & ((add6[10]) # ((!add6[8]) # (!add6[13]))))

	.dataa(add6[10]),
	.datab(\SW[0]~input_o ),
	.datac(add6[13]),
	.datad(add6[8]),
	.cin(gnd),
	.combout(\add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \add6~2 .lut_mask = 16'h8CCC;
defparam \add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N2
cycloneive_lcell_comb \add6[10]~1 (
// Equation(s):
// \add6[10]~1_combout  = (\LessThan6~9_combout ) # (!\SW[0]~input_o )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\LessThan6~9_combout ),
	.cin(gnd),
	.combout(\add6[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \add6[10]~1 .lut_mask = 16'hFF33;
defparam \add6[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y30_N17
dffeas \add6[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add6[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add6[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add6[13] .is_wysiwyg = "true";
defparam \add6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N26
cycloneive_lcell_comb \add6~0 (
// Equation(s):
// \add6~0_combout  = (\SW[0]~input_o  & (add6[8] & (!add6[10] & add6[13])))

	.dataa(\SW[0]~input_o ),
	.datab(add6[8]),
	.datac(add6[10]),
	.datad(add6[13]),
	.cin(gnd),
	.combout(\add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \add6~0 .lut_mask = 16'h0800;
defparam \add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y30_N27
dffeas \add6[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\add6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add6[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add6[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add6[10] .is_wysiwyg = "true";
defparam \add6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N10
cycloneive_lcell_comb \Add20~2 (
// Equation(s):
// \Add20~2_combout  = (\Add19~2_combout  & ((add6[10] & (\Add20~1  & VCC)) # (!add6[10] & (!\Add20~1 )))) # (!\Add19~2_combout  & ((add6[10] & (!\Add20~1 )) # (!add6[10] & ((\Add20~1 ) # (GND)))))
// \Add20~3  = CARRY((\Add19~2_combout  & (!add6[10] & !\Add20~1 )) # (!\Add19~2_combout  & ((!\Add20~1 ) # (!add6[10]))))

	.dataa(\Add19~2_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~1 ),
	.combout(\Add20~2_combout ),
	.cout(\Add20~3 ));
// synopsys translate_off
defparam \Add20~2 .lut_mask = 16'h9617;
defparam \Add20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N16
cycloneive_lcell_comb \Add18~4 (
// Equation(s):
// \Add18~4_combout  = ((add5[10] $ (add4[10] $ (!\Add18~3 )))) # (GND)
// \Add18~5  = CARRY((add5[10] & ((add4[10]) # (!\Add18~3 ))) # (!add5[10] & (add4[10] & !\Add18~3 )))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~3 ),
	.combout(\Add18~4_combout ),
	.cout(\Add18~5 ));
// synopsys translate_off
defparam \Add18~4 .lut_mask = 16'h698E;
defparam \Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N16
cycloneive_lcell_comb \Add15~4 (
// Equation(s):
// \Add15~4_combout  = ((add1[10] $ (add0[10] $ (!\Add15~3 )))) # (GND)
// \Add15~5  = CARRY((add1[10] & ((add0[10]) # (!\Add15~3 ))) # (!add1[10] & (add0[10] & !\Add15~3 )))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~3 ),
	.combout(\Add15~4_combout ),
	.cout(\Add15~5 ));
// synopsys translate_off
defparam \Add15~4 .lut_mask = 16'h698E;
defparam \Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N14
cycloneive_lcell_comb \Add16~4 (
// Equation(s):
// \Add16~4_combout  = ((add2[10] $ (add3[10] $ (!\Add16~3 )))) # (GND)
// \Add16~5  = CARRY((add2[10] & ((add3[10]) # (!\Add16~3 ))) # (!add2[10] & (add3[10] & !\Add16~3 )))

	.dataa(add2[10]),
	.datab(add3[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~3 ),
	.combout(\Add16~4_combout ),
	.cout(\Add16~5 ));
// synopsys translate_off
defparam \Add16~4 .lut_mask = 16'h698E;
defparam \Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N14
cycloneive_lcell_comb \Add17~4 (
// Equation(s):
// \Add17~4_combout  = ((\Add15~4_combout  $ (\Add16~4_combout  $ (!\Add17~3 )))) # (GND)
// \Add17~5  = CARRY((\Add15~4_combout  & ((\Add16~4_combout ) # (!\Add17~3 ))) # (!\Add15~4_combout  & (\Add16~4_combout  & !\Add17~3 )))

	.dataa(\Add15~4_combout ),
	.datab(\Add16~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~3 ),
	.combout(\Add17~4_combout ),
	.cout(\Add17~5 ));
// synopsys translate_off
defparam \Add17~4 .lut_mask = 16'h698E;
defparam \Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N12
cycloneive_lcell_comb \Add19~4 (
// Equation(s):
// \Add19~4_combout  = ((\Add18~4_combout  $ (\Add17~4_combout  $ (!\Add19~3 )))) # (GND)
// \Add19~5  = CARRY((\Add18~4_combout  & ((\Add17~4_combout ) # (!\Add19~3 ))) # (!\Add18~4_combout  & (\Add17~4_combout  & !\Add19~3 )))

	.dataa(\Add18~4_combout ),
	.datab(\Add17~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~3 ),
	.combout(\Add19~4_combout ),
	.cout(\Add19~5 ));
// synopsys translate_off
defparam \Add19~4 .lut_mask = 16'h698E;
defparam \Add19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N12
cycloneive_lcell_comb \Add20~4 (
// Equation(s):
// \Add20~4_combout  = ((\Add19~4_combout  $ (add6[10] $ (!\Add20~3 )))) # (GND)
// \Add20~5  = CARRY((\Add19~4_combout  & ((add6[10]) # (!\Add20~3 ))) # (!\Add19~4_combout  & (add6[10] & !\Add20~3 )))

	.dataa(\Add19~4_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~3 ),
	.combout(\Add20~4_combout ),
	.cout(\Add20~5 ));
// synopsys translate_off
defparam \Add20~4 .lut_mask = 16'h698E;
defparam \Add20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N18
cycloneive_lcell_comb \Add18~6 (
// Equation(s):
// \Add18~6_combout  = (add5[10] & ((add4[10] & (\Add18~5  & VCC)) # (!add4[10] & (!\Add18~5 )))) # (!add5[10] & ((add4[10] & (!\Add18~5 )) # (!add4[10] & ((\Add18~5 ) # (GND)))))
// \Add18~7  = CARRY((add5[10] & (!add4[10] & !\Add18~5 )) # (!add5[10] & ((!\Add18~5 ) # (!add4[10]))))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~5 ),
	.combout(\Add18~6_combout ),
	.cout(\Add18~7 ));
// synopsys translate_off
defparam \Add18~6 .lut_mask = 16'h9617;
defparam \Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N18
cycloneive_lcell_comb \Add15~6 (
// Equation(s):
// \Add15~6_combout  = (add1[10] & ((add0[10] & (\Add15~5  & VCC)) # (!add0[10] & (!\Add15~5 )))) # (!add1[10] & ((add0[10] & (!\Add15~5 )) # (!add0[10] & ((\Add15~5 ) # (GND)))))
// \Add15~7  = CARRY((add1[10] & (!add0[10] & !\Add15~5 )) # (!add1[10] & ((!\Add15~5 ) # (!add0[10]))))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~5 ),
	.combout(\Add15~6_combout ),
	.cout(\Add15~7 ));
// synopsys translate_off
defparam \Add15~6 .lut_mask = 16'h9617;
defparam \Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N16
cycloneive_lcell_comb \Add16~6 (
// Equation(s):
// \Add16~6_combout  = (add2[10] & ((add3[10] & (\Add16~5  & VCC)) # (!add3[10] & (!\Add16~5 )))) # (!add2[10] & ((add3[10] & (!\Add16~5 )) # (!add3[10] & ((\Add16~5 ) # (GND)))))
// \Add16~7  = CARRY((add2[10] & (!add3[10] & !\Add16~5 )) # (!add2[10] & ((!\Add16~5 ) # (!add3[10]))))

	.dataa(add2[10]),
	.datab(add3[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~5 ),
	.combout(\Add16~6_combout ),
	.cout(\Add16~7 ));
// synopsys translate_off
defparam \Add16~6 .lut_mask = 16'h9617;
defparam \Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N16
cycloneive_lcell_comb \Add17~6 (
// Equation(s):
// \Add17~6_combout  = (\Add15~6_combout  & ((\Add16~6_combout  & (\Add17~5  & VCC)) # (!\Add16~6_combout  & (!\Add17~5 )))) # (!\Add15~6_combout  & ((\Add16~6_combout  & (!\Add17~5 )) # (!\Add16~6_combout  & ((\Add17~5 ) # (GND)))))
// \Add17~7  = CARRY((\Add15~6_combout  & (!\Add16~6_combout  & !\Add17~5 )) # (!\Add15~6_combout  & ((!\Add17~5 ) # (!\Add16~6_combout ))))

	.dataa(\Add15~6_combout ),
	.datab(\Add16~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~5 ),
	.combout(\Add17~6_combout ),
	.cout(\Add17~7 ));
// synopsys translate_off
defparam \Add17~6 .lut_mask = 16'h9617;
defparam \Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N14
cycloneive_lcell_comb \Add19~6 (
// Equation(s):
// \Add19~6_combout  = (\Add18~6_combout  & ((\Add17~6_combout  & (\Add19~5  & VCC)) # (!\Add17~6_combout  & (!\Add19~5 )))) # (!\Add18~6_combout  & ((\Add17~6_combout  & (!\Add19~5 )) # (!\Add17~6_combout  & ((\Add19~5 ) # (GND)))))
// \Add19~7  = CARRY((\Add18~6_combout  & (!\Add17~6_combout  & !\Add19~5 )) # (!\Add18~6_combout  & ((!\Add19~5 ) # (!\Add17~6_combout ))))

	.dataa(\Add18~6_combout ),
	.datab(\Add17~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~5 ),
	.combout(\Add19~6_combout ),
	.cout(\Add19~7 ));
// synopsys translate_off
defparam \Add19~6 .lut_mask = 16'h9617;
defparam \Add19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N14
cycloneive_lcell_comb \Add20~6 (
// Equation(s):
// \Add20~6_combout  = (\Add19~6_combout  & ((add6[10] & (\Add20~5  & VCC)) # (!add6[10] & (!\Add20~5 )))) # (!\Add19~6_combout  & ((add6[10] & (!\Add20~5 )) # (!add6[10] & ((\Add20~5 ) # (GND)))))
// \Add20~7  = CARRY((\Add19~6_combout  & (!add6[10] & !\Add20~5 )) # (!\Add19~6_combout  & ((!\Add20~5 ) # (!add6[10]))))

	.dataa(\Add19~6_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~5 ),
	.combout(\Add20~6_combout ),
	.cout(\Add20~7 ));
// synopsys translate_off
defparam \Add20~6 .lut_mask = 16'h9617;
defparam \Add20~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N20
cycloneive_lcell_comb \Add18~8 (
// Equation(s):
// \Add18~8_combout  = ((add5[10] $ (add4[10] $ (!\Add18~7 )))) # (GND)
// \Add18~9  = CARRY((add5[10] & ((add4[10]) # (!\Add18~7 ))) # (!add5[10] & (add4[10] & !\Add18~7 )))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~7 ),
	.combout(\Add18~8_combout ),
	.cout(\Add18~9 ));
// synopsys translate_off
defparam \Add18~8 .lut_mask = 16'h698E;
defparam \Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N20
cycloneive_lcell_comb \Add15~8 (
// Equation(s):
// \Add15~8_combout  = ((add1[10] $ (add0[10] $ (!\Add15~7 )))) # (GND)
// \Add15~9  = CARRY((add1[10] & ((add0[10]) # (!\Add15~7 ))) # (!add1[10] & (add0[10] & !\Add15~7 )))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~7 ),
	.combout(\Add15~8_combout ),
	.cout(\Add15~9 ));
// synopsys translate_off
defparam \Add15~8 .lut_mask = 16'h698E;
defparam \Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N18
cycloneive_lcell_comb \Add16~8 (
// Equation(s):
// \Add16~8_combout  = ((add2[10] $ (add3[10] $ (!\Add16~7 )))) # (GND)
// \Add16~9  = CARRY((add2[10] & ((add3[10]) # (!\Add16~7 ))) # (!add2[10] & (add3[10] & !\Add16~7 )))

	.dataa(add2[10]),
	.datab(add3[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~7 ),
	.combout(\Add16~8_combout ),
	.cout(\Add16~9 ));
// synopsys translate_off
defparam \Add16~8 .lut_mask = 16'h698E;
defparam \Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N18
cycloneive_lcell_comb \Add17~8 (
// Equation(s):
// \Add17~8_combout  = ((\Add15~8_combout  $ (\Add16~8_combout  $ (!\Add17~7 )))) # (GND)
// \Add17~9  = CARRY((\Add15~8_combout  & ((\Add16~8_combout ) # (!\Add17~7 ))) # (!\Add15~8_combout  & (\Add16~8_combout  & !\Add17~7 )))

	.dataa(\Add15~8_combout ),
	.datab(\Add16~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~7 ),
	.combout(\Add17~8_combout ),
	.cout(\Add17~9 ));
// synopsys translate_off
defparam \Add17~8 .lut_mask = 16'h698E;
defparam \Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N16
cycloneive_lcell_comb \Add19~8 (
// Equation(s):
// \Add19~8_combout  = ((\Add18~8_combout  $ (\Add17~8_combout  $ (!\Add19~7 )))) # (GND)
// \Add19~9  = CARRY((\Add18~8_combout  & ((\Add17~8_combout ) # (!\Add19~7 ))) # (!\Add18~8_combout  & (\Add17~8_combout  & !\Add19~7 )))

	.dataa(\Add18~8_combout ),
	.datab(\Add17~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~7 ),
	.combout(\Add19~8_combout ),
	.cout(\Add19~9 ));
// synopsys translate_off
defparam \Add19~8 .lut_mask = 16'h698E;
defparam \Add19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N16
cycloneive_lcell_comb \Add20~8 (
// Equation(s):
// \Add20~8_combout  = ((\Add19~8_combout  $ (add6[10] $ (!\Add20~7 )))) # (GND)
// \Add20~9  = CARRY((\Add19~8_combout  & ((add6[10]) # (!\Add20~7 ))) # (!\Add19~8_combout  & (add6[10] & !\Add20~7 )))

	.dataa(\Add19~8_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~7 ),
	.combout(\Add20~8_combout ),
	.cout(\Add20~9 ));
// synopsys translate_off
defparam \Add20~8 .lut_mask = 16'h698E;
defparam \Add20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N20
cycloneive_lcell_comb \Add16~10 (
// Equation(s):
// \Add16~10_combout  = (add3[13] & ((add2[13] & (\Add16~9  & VCC)) # (!add2[13] & (!\Add16~9 )))) # (!add3[13] & ((add2[13] & (!\Add16~9 )) # (!add2[13] & ((\Add16~9 ) # (GND)))))
// \Add16~11  = CARRY((add3[13] & (!add2[13] & !\Add16~9 )) # (!add3[13] & ((!\Add16~9 ) # (!add2[13]))))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~9 ),
	.combout(\Add16~10_combout ),
	.cout(\Add16~11 ));
// synopsys translate_off
defparam \Add16~10 .lut_mask = 16'h9617;
defparam \Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N22
cycloneive_lcell_comb \Add15~10 (
// Equation(s):
// \Add15~10_combout  = (add0[13] & ((add1[13] & (\Add15~9  & VCC)) # (!add1[13] & (!\Add15~9 )))) # (!add0[13] & ((add1[13] & (!\Add15~9 )) # (!add1[13] & ((\Add15~9 ) # (GND)))))
// \Add15~11  = CARRY((add0[13] & (!add1[13] & !\Add15~9 )) # (!add0[13] & ((!\Add15~9 ) # (!add1[13]))))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~9 ),
	.combout(\Add15~10_combout ),
	.cout(\Add15~11 ));
// synopsys translate_off
defparam \Add15~10 .lut_mask = 16'h9617;
defparam \Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N20
cycloneive_lcell_comb \Add17~10 (
// Equation(s):
// \Add17~10_combout  = (\Add16~10_combout  & ((\Add15~10_combout  & (\Add17~9  & VCC)) # (!\Add15~10_combout  & (!\Add17~9 )))) # (!\Add16~10_combout  & ((\Add15~10_combout  & (!\Add17~9 )) # (!\Add15~10_combout  & ((\Add17~9 ) # (GND)))))
// \Add17~11  = CARRY((\Add16~10_combout  & (!\Add15~10_combout  & !\Add17~9 )) # (!\Add16~10_combout  & ((!\Add17~9 ) # (!\Add15~10_combout ))))

	.dataa(\Add16~10_combout ),
	.datab(\Add15~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~9 ),
	.combout(\Add17~10_combout ),
	.cout(\Add17~11 ));
// synopsys translate_off
defparam \Add17~10 .lut_mask = 16'h9617;
defparam \Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N22
cycloneive_lcell_comb \Add18~10 (
// Equation(s):
// \Add18~10_combout  = (add5[13] & ((add4[13] & (\Add18~9  & VCC)) # (!add4[13] & (!\Add18~9 )))) # (!add5[13] & ((add4[13] & (!\Add18~9 )) # (!add4[13] & ((\Add18~9 ) # (GND)))))
// \Add18~11  = CARRY((add5[13] & (!add4[13] & !\Add18~9 )) # (!add5[13] & ((!\Add18~9 ) # (!add4[13]))))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~9 ),
	.combout(\Add18~10_combout ),
	.cout(\Add18~11 ));
// synopsys translate_off
defparam \Add18~10 .lut_mask = 16'h9617;
defparam \Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N18
cycloneive_lcell_comb \Add19~10 (
// Equation(s):
// \Add19~10_combout  = (\Add17~10_combout  & ((\Add18~10_combout  & (\Add19~9  & VCC)) # (!\Add18~10_combout  & (!\Add19~9 )))) # (!\Add17~10_combout  & ((\Add18~10_combout  & (!\Add19~9 )) # (!\Add18~10_combout  & ((\Add19~9 ) # (GND)))))
// \Add19~11  = CARRY((\Add17~10_combout  & (!\Add18~10_combout  & !\Add19~9 )) # (!\Add17~10_combout  & ((!\Add19~9 ) # (!\Add18~10_combout ))))

	.dataa(\Add17~10_combout ),
	.datab(\Add18~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~9 ),
	.combout(\Add19~10_combout ),
	.cout(\Add19~11 ));
// synopsys translate_off
defparam \Add19~10 .lut_mask = 16'h9617;
defparam \Add19~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N18
cycloneive_lcell_comb \Add20~10 (
// Equation(s):
// \Add20~10_combout  = (\Add19~10_combout  & ((add6[13] & (\Add20~9  & VCC)) # (!add6[13] & (!\Add20~9 )))) # (!\Add19~10_combout  & ((add6[13] & (!\Add20~9 )) # (!add6[13] & ((\Add20~9 ) # (GND)))))
// \Add20~11  = CARRY((\Add19~10_combout  & (!add6[13] & !\Add20~9 )) # (!\Add19~10_combout  & ((!\Add20~9 ) # (!add6[13]))))

	.dataa(\Add19~10_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~9 ),
	.combout(\Add20~10_combout ),
	.cout(\Add20~11 ));
// synopsys translate_off
defparam \Add20~10 .lut_mask = 16'h9617;
defparam \Add20~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N24
cycloneive_lcell_comb \Add18~12 (
// Equation(s):
// \Add18~12_combout  = ((add5[13] $ (add4[13] $ (!\Add18~11 )))) # (GND)
// \Add18~13  = CARRY((add5[13] & ((add4[13]) # (!\Add18~11 ))) # (!add5[13] & (add4[13] & !\Add18~11 )))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~11 ),
	.combout(\Add18~12_combout ),
	.cout(\Add18~13 ));
// synopsys translate_off
defparam \Add18~12 .lut_mask = 16'h698E;
defparam \Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N22
cycloneive_lcell_comb \Add16~12 (
// Equation(s):
// \Add16~12_combout  = ((add3[13] $ (add2[13] $ (!\Add16~11 )))) # (GND)
// \Add16~13  = CARRY((add3[13] & ((add2[13]) # (!\Add16~11 ))) # (!add3[13] & (add2[13] & !\Add16~11 )))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~11 ),
	.combout(\Add16~12_combout ),
	.cout(\Add16~13 ));
// synopsys translate_off
defparam \Add16~12 .lut_mask = 16'h698E;
defparam \Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N24
cycloneive_lcell_comb \Add15~12 (
// Equation(s):
// \Add15~12_combout  = ((add0[13] $ (add1[13] $ (!\Add15~11 )))) # (GND)
// \Add15~13  = CARRY((add0[13] & ((add1[13]) # (!\Add15~11 ))) # (!add0[13] & (add1[13] & !\Add15~11 )))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~11 ),
	.combout(\Add15~12_combout ),
	.cout(\Add15~13 ));
// synopsys translate_off
defparam \Add15~12 .lut_mask = 16'h698E;
defparam \Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N22
cycloneive_lcell_comb \Add17~12 (
// Equation(s):
// \Add17~12_combout  = ((\Add16~12_combout  $ (\Add15~12_combout  $ (!\Add17~11 )))) # (GND)
// \Add17~13  = CARRY((\Add16~12_combout  & ((\Add15~12_combout ) # (!\Add17~11 ))) # (!\Add16~12_combout  & (\Add15~12_combout  & !\Add17~11 )))

	.dataa(\Add16~12_combout ),
	.datab(\Add15~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~11 ),
	.combout(\Add17~12_combout ),
	.cout(\Add17~13 ));
// synopsys translate_off
defparam \Add17~12 .lut_mask = 16'h698E;
defparam \Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N20
cycloneive_lcell_comb \Add19~12 (
// Equation(s):
// \Add19~12_combout  = ((\Add18~12_combout  $ (\Add17~12_combout  $ (!\Add19~11 )))) # (GND)
// \Add19~13  = CARRY((\Add18~12_combout  & ((\Add17~12_combout ) # (!\Add19~11 ))) # (!\Add18~12_combout  & (\Add17~12_combout  & !\Add19~11 )))

	.dataa(\Add18~12_combout ),
	.datab(\Add17~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~11 ),
	.combout(\Add19~12_combout ),
	.cout(\Add19~13 ));
// synopsys translate_off
defparam \Add19~12 .lut_mask = 16'h698E;
defparam \Add19~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N20
cycloneive_lcell_comb \Add20~12 (
// Equation(s):
// \Add20~12_combout  = ((\Add19~12_combout  $ (add6[13] $ (!\Add20~11 )))) # (GND)
// \Add20~13  = CARRY((\Add19~12_combout  & ((add6[13]) # (!\Add20~11 ))) # (!\Add19~12_combout  & (add6[13] & !\Add20~11 )))

	.dataa(\Add19~12_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~11 ),
	.combout(\Add20~12_combout ),
	.cout(\Add20~13 ));
// synopsys translate_off
defparam \Add20~12 .lut_mask = 16'h698E;
defparam \Add20~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N26
cycloneive_lcell_comb \Add18~14 (
// Equation(s):
// \Add18~14_combout  = (add5[13] & ((add4[13] & (\Add18~13  & VCC)) # (!add4[13] & (!\Add18~13 )))) # (!add5[13] & ((add4[13] & (!\Add18~13 )) # (!add4[13] & ((\Add18~13 ) # (GND)))))
// \Add18~15  = CARRY((add5[13] & (!add4[13] & !\Add18~13 )) # (!add5[13] & ((!\Add18~13 ) # (!add4[13]))))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~13 ),
	.combout(\Add18~14_combout ),
	.cout(\Add18~15 ));
// synopsys translate_off
defparam \Add18~14 .lut_mask = 16'h9617;
defparam \Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N26
cycloneive_lcell_comb \Add15~14 (
// Equation(s):
// \Add15~14_combout  = (add0[13] & ((add1[13] & (\Add15~13  & VCC)) # (!add1[13] & (!\Add15~13 )))) # (!add0[13] & ((add1[13] & (!\Add15~13 )) # (!add1[13] & ((\Add15~13 ) # (GND)))))
// \Add15~15  = CARRY((add0[13] & (!add1[13] & !\Add15~13 )) # (!add0[13] & ((!\Add15~13 ) # (!add1[13]))))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~13 ),
	.combout(\Add15~14_combout ),
	.cout(\Add15~15 ));
// synopsys translate_off
defparam \Add15~14 .lut_mask = 16'h9617;
defparam \Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N24
cycloneive_lcell_comb \Add16~14 (
// Equation(s):
// \Add16~14_combout  = (add3[13] & ((add2[13] & (\Add16~13  & VCC)) # (!add2[13] & (!\Add16~13 )))) # (!add3[13] & ((add2[13] & (!\Add16~13 )) # (!add2[13] & ((\Add16~13 ) # (GND)))))
// \Add16~15  = CARRY((add3[13] & (!add2[13] & !\Add16~13 )) # (!add3[13] & ((!\Add16~13 ) # (!add2[13]))))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~13 ),
	.combout(\Add16~14_combout ),
	.cout(\Add16~15 ));
// synopsys translate_off
defparam \Add16~14 .lut_mask = 16'h9617;
defparam \Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N24
cycloneive_lcell_comb \Add17~14 (
// Equation(s):
// \Add17~14_combout  = (\Add15~14_combout  & ((\Add16~14_combout  & (\Add17~13  & VCC)) # (!\Add16~14_combout  & (!\Add17~13 )))) # (!\Add15~14_combout  & ((\Add16~14_combout  & (!\Add17~13 )) # (!\Add16~14_combout  & ((\Add17~13 ) # (GND)))))
// \Add17~15  = CARRY((\Add15~14_combout  & (!\Add16~14_combout  & !\Add17~13 )) # (!\Add15~14_combout  & ((!\Add17~13 ) # (!\Add16~14_combout ))))

	.dataa(\Add15~14_combout ),
	.datab(\Add16~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~13 ),
	.combout(\Add17~14_combout ),
	.cout(\Add17~15 ));
// synopsys translate_off
defparam \Add17~14 .lut_mask = 16'h9617;
defparam \Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N22
cycloneive_lcell_comb \Add19~14 (
// Equation(s):
// \Add19~14_combout  = (\Add18~14_combout  & ((\Add17~14_combout  & (\Add19~13  & VCC)) # (!\Add17~14_combout  & (!\Add19~13 )))) # (!\Add18~14_combout  & ((\Add17~14_combout  & (!\Add19~13 )) # (!\Add17~14_combout  & ((\Add19~13 ) # (GND)))))
// \Add19~15  = CARRY((\Add18~14_combout  & (!\Add17~14_combout  & !\Add19~13 )) # (!\Add18~14_combout  & ((!\Add19~13 ) # (!\Add17~14_combout ))))

	.dataa(\Add18~14_combout ),
	.datab(\Add17~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~13 ),
	.combout(\Add19~14_combout ),
	.cout(\Add19~15 ));
// synopsys translate_off
defparam \Add19~14 .lut_mask = 16'h9617;
defparam \Add19~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N22
cycloneive_lcell_comb \Add20~14 (
// Equation(s):
// \Add20~14_combout  = (\Add19~14_combout  & ((add6[13] & (\Add20~13  & VCC)) # (!add6[13] & (!\Add20~13 )))) # (!\Add19~14_combout  & ((add6[13] & (!\Add20~13 )) # (!add6[13] & ((\Add20~13 ) # (GND)))))
// \Add20~15  = CARRY((\Add19~14_combout  & (!add6[13] & !\Add20~13 )) # (!\Add19~14_combout  & ((!\Add20~13 ) # (!add6[13]))))

	.dataa(\Add19~14_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~13 ),
	.combout(\Add20~14_combout ),
	.cout(\Add20~15 ));
// synopsys translate_off
defparam \Add20~14 .lut_mask = 16'h9617;
defparam \Add20~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N26
cycloneive_lcell_comb \Add16~16 (
// Equation(s):
// \Add16~16_combout  = ((add3[13] $ (add2[13] $ (!\Add16~15 )))) # (GND)
// \Add16~17  = CARRY((add3[13] & ((add2[13]) # (!\Add16~15 ))) # (!add3[13] & (add2[13] & !\Add16~15 )))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~15 ),
	.combout(\Add16~16_combout ),
	.cout(\Add16~17 ));
// synopsys translate_off
defparam \Add16~16 .lut_mask = 16'h698E;
defparam \Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N28
cycloneive_lcell_comb \Add15~16 (
// Equation(s):
// \Add15~16_combout  = ((add0[13] $ (add1[13] $ (!\Add15~15 )))) # (GND)
// \Add15~17  = CARRY((add0[13] & ((add1[13]) # (!\Add15~15 ))) # (!add0[13] & (add1[13] & !\Add15~15 )))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~15 ),
	.combout(\Add15~16_combout ),
	.cout(\Add15~17 ));
// synopsys translate_off
defparam \Add15~16 .lut_mask = 16'h698E;
defparam \Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N26
cycloneive_lcell_comb \Add17~16 (
// Equation(s):
// \Add17~16_combout  = ((\Add16~16_combout  $ (\Add15~16_combout  $ (!\Add17~15 )))) # (GND)
// \Add17~17  = CARRY((\Add16~16_combout  & ((\Add15~16_combout ) # (!\Add17~15 ))) # (!\Add16~16_combout  & (\Add15~16_combout  & !\Add17~15 )))

	.dataa(\Add16~16_combout ),
	.datab(\Add15~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~15 ),
	.combout(\Add17~16_combout ),
	.cout(\Add17~17 ));
// synopsys translate_off
defparam \Add17~16 .lut_mask = 16'h698E;
defparam \Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N28
cycloneive_lcell_comb \Add18~16 (
// Equation(s):
// \Add18~16_combout  = ((add5[13] $ (add4[13] $ (!\Add18~15 )))) # (GND)
// \Add18~17  = CARRY((add5[13] & ((add4[13]) # (!\Add18~15 ))) # (!add5[13] & (add4[13] & !\Add18~15 )))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~15 ),
	.combout(\Add18~16_combout ),
	.cout(\Add18~17 ));
// synopsys translate_off
defparam \Add18~16 .lut_mask = 16'h698E;
defparam \Add18~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N24
cycloneive_lcell_comb \Add19~16 (
// Equation(s):
// \Add19~16_combout  = ((\Add17~16_combout  $ (\Add18~16_combout  $ (!\Add19~15 )))) # (GND)
// \Add19~17  = CARRY((\Add17~16_combout  & ((\Add18~16_combout ) # (!\Add19~15 ))) # (!\Add17~16_combout  & (\Add18~16_combout  & !\Add19~15 )))

	.dataa(\Add17~16_combout ),
	.datab(\Add18~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~15 ),
	.combout(\Add19~16_combout ),
	.cout(\Add19~17 ));
// synopsys translate_off
defparam \Add19~16 .lut_mask = 16'h698E;
defparam \Add19~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N24
cycloneive_lcell_comb \Add20~16 (
// Equation(s):
// \Add20~16_combout  = ((\Add19~16_combout  $ (add6[13] $ (!\Add20~15 )))) # (GND)
// \Add20~17  = CARRY((\Add19~16_combout  & ((add6[13]) # (!\Add20~15 ))) # (!\Add19~16_combout  & (add6[13] & !\Add20~15 )))

	.dataa(\Add19~16_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~15 ),
	.combout(\Add20~16_combout ),
	.cout(\Add20~17 ));
// synopsys translate_off
defparam \Add20~16 .lut_mask = 16'h698E;
defparam \Add20~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y27_N30
cycloneive_lcell_comb \Add18~18 (
// Equation(s):
// \Add18~18_combout  = (add5[10] & ((add4[10] & (\Add18~17  & VCC)) # (!add4[10] & (!\Add18~17 )))) # (!add5[10] & ((add4[10] & (!\Add18~17 )) # (!add4[10] & ((\Add18~17 ) # (GND)))))
// \Add18~19  = CARRY((add5[10] & (!add4[10] & !\Add18~17 )) # (!add5[10] & ((!\Add18~17 ) # (!add4[10]))))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~17 ),
	.combout(\Add18~18_combout ),
	.cout(\Add18~19 ));
// synopsys translate_off
defparam \Add18~18 .lut_mask = 16'h9617;
defparam \Add18~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N30
cycloneive_lcell_comb \Add15~18 (
// Equation(s):
// \Add15~18_combout  = (add1[10] & ((add0[10] & (\Add15~17  & VCC)) # (!add0[10] & (!\Add15~17 )))) # (!add1[10] & ((add0[10] & (!\Add15~17 )) # (!add0[10] & ((\Add15~17 ) # (GND)))))
// \Add15~19  = CARRY((add1[10] & (!add0[10] & !\Add15~17 )) # (!add1[10] & ((!\Add15~17 ) # (!add0[10]))))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~17 ),
	.combout(\Add15~18_combout ),
	.cout(\Add15~19 ));
// synopsys translate_off
defparam \Add15~18 .lut_mask = 16'h9617;
defparam \Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N28
cycloneive_lcell_comb \Add16~18 (
// Equation(s):
// \Add16~18_combout  = (add2[10] & ((add3[10] & (\Add16~17  & VCC)) # (!add3[10] & (!\Add16~17 )))) # (!add2[10] & ((add3[10] & (!\Add16~17 )) # (!add3[10] & ((\Add16~17 ) # (GND)))))
// \Add16~19  = CARRY((add2[10] & (!add3[10] & !\Add16~17 )) # (!add2[10] & ((!\Add16~17 ) # (!add3[10]))))

	.dataa(add2[10]),
	.datab(add3[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~17 ),
	.combout(\Add16~18_combout ),
	.cout(\Add16~19 ));
// synopsys translate_off
defparam \Add16~18 .lut_mask = 16'h9617;
defparam \Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N28
cycloneive_lcell_comb \Add17~18 (
// Equation(s):
// \Add17~18_combout  = (\Add15~18_combout  & ((\Add16~18_combout  & (\Add17~17  & VCC)) # (!\Add16~18_combout  & (!\Add17~17 )))) # (!\Add15~18_combout  & ((\Add16~18_combout  & (!\Add17~17 )) # (!\Add16~18_combout  & ((\Add17~17 ) # (GND)))))
// \Add17~19  = CARRY((\Add15~18_combout  & (!\Add16~18_combout  & !\Add17~17 )) # (!\Add15~18_combout  & ((!\Add17~17 ) # (!\Add16~18_combout ))))

	.dataa(\Add15~18_combout ),
	.datab(\Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~17 ),
	.combout(\Add17~18_combout ),
	.cout(\Add17~19 ));
// synopsys translate_off
defparam \Add17~18 .lut_mask = 16'h9617;
defparam \Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N26
cycloneive_lcell_comb \Add19~18 (
// Equation(s):
// \Add19~18_combout  = (\Add18~18_combout  & ((\Add17~18_combout  & (\Add19~17  & VCC)) # (!\Add17~18_combout  & (!\Add19~17 )))) # (!\Add18~18_combout  & ((\Add17~18_combout  & (!\Add19~17 )) # (!\Add17~18_combout  & ((\Add19~17 ) # (GND)))))
// \Add19~19  = CARRY((\Add18~18_combout  & (!\Add17~18_combout  & !\Add19~17 )) # (!\Add18~18_combout  & ((!\Add19~17 ) # (!\Add17~18_combout ))))

	.dataa(\Add18~18_combout ),
	.datab(\Add17~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~17 ),
	.combout(\Add19~18_combout ),
	.cout(\Add19~19 ));
// synopsys translate_off
defparam \Add19~18 .lut_mask = 16'h9617;
defparam \Add19~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N26
cycloneive_lcell_comb \Add20~18 (
// Equation(s):
// \Add20~18_combout  = (\Add19~18_combout  & ((add6[10] & (\Add20~17  & VCC)) # (!add6[10] & (!\Add20~17 )))) # (!\Add19~18_combout  & ((add6[10] & (!\Add20~17 )) # (!add6[10] & ((\Add20~17 ) # (GND)))))
// \Add20~19  = CARRY((\Add19~18_combout  & (!add6[10] & !\Add20~17 )) # (!\Add19~18_combout  & ((!\Add20~17 ) # (!add6[10]))))

	.dataa(\Add19~18_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~17 ),
	.combout(\Add20~18_combout ),
	.cout(\Add20~19 ));
// synopsys translate_off
defparam \Add20~18 .lut_mask = 16'h9617;
defparam \Add20~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y27_N30
cycloneive_lcell_comb \Add16~20 (
// Equation(s):
// \Add16~20_combout  = ((add3[13] $ (add2[13] $ (!\Add16~19 )))) # (GND)
// \Add16~21  = CARRY((add3[13] & ((add2[13]) # (!\Add16~19 ))) # (!add3[13] & (add2[13] & !\Add16~19 )))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~19 ),
	.combout(\Add16~20_combout ),
	.cout(\Add16~21 ));
// synopsys translate_off
defparam \Add16~20 .lut_mask = 16'h698E;
defparam \Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N0
cycloneive_lcell_comb \Add15~20 (
// Equation(s):
// \Add15~20_combout  = ((add0[13] $ (add1[13] $ (!\Add15~19 )))) # (GND)
// \Add15~21  = CARRY((add0[13] & ((add1[13]) # (!\Add15~19 ))) # (!add0[13] & (add1[13] & !\Add15~19 )))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~19 ),
	.combout(\Add15~20_combout ),
	.cout(\Add15~21 ));
// synopsys translate_off
defparam \Add15~20 .lut_mask = 16'h698E;
defparam \Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y27_N30
cycloneive_lcell_comb \Add17~20 (
// Equation(s):
// \Add17~20_combout  = ((\Add16~20_combout  $ (\Add15~20_combout  $ (!\Add17~19 )))) # (GND)
// \Add17~21  = CARRY((\Add16~20_combout  & ((\Add15~20_combout ) # (!\Add17~19 ))) # (!\Add16~20_combout  & (\Add15~20_combout  & !\Add17~19 )))

	.dataa(\Add16~20_combout ),
	.datab(\Add15~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~19 ),
	.combout(\Add17~20_combout ),
	.cout(\Add17~21 ));
// synopsys translate_off
defparam \Add17~20 .lut_mask = 16'h698E;
defparam \Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N0
cycloneive_lcell_comb \Add18~20 (
// Equation(s):
// \Add18~20_combout  = ((add5[13] $ (add4[13] $ (!\Add18~19 )))) # (GND)
// \Add18~21  = CARRY((add5[13] & ((add4[13]) # (!\Add18~19 ))) # (!add5[13] & (add4[13] & !\Add18~19 )))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~19 ),
	.combout(\Add18~20_combout ),
	.cout(\Add18~21 ));
// synopsys translate_off
defparam \Add18~20 .lut_mask = 16'h698E;
defparam \Add18~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N28
cycloneive_lcell_comb \Add19~20 (
// Equation(s):
// \Add19~20_combout  = ((\Add17~20_combout  $ (\Add18~20_combout  $ (!\Add19~19 )))) # (GND)
// \Add19~21  = CARRY((\Add17~20_combout  & ((\Add18~20_combout ) # (!\Add19~19 ))) # (!\Add17~20_combout  & (\Add18~20_combout  & !\Add19~19 )))

	.dataa(\Add17~20_combout ),
	.datab(\Add18~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~19 ),
	.combout(\Add19~20_combout ),
	.cout(\Add19~21 ));
// synopsys translate_off
defparam \Add19~20 .lut_mask = 16'h698E;
defparam \Add19~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N28
cycloneive_lcell_comb \Add20~20 (
// Equation(s):
// \Add20~20_combout  = ((\Add19~20_combout  $ (add6[13] $ (!\Add20~19 )))) # (GND)
// \Add20~21  = CARRY((\Add19~20_combout  & ((add6[13]) # (!\Add20~19 ))) # (!\Add19~20_combout  & (add6[13] & !\Add20~19 )))

	.dataa(\Add19~20_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~19 ),
	.combout(\Add20~20_combout ),
	.cout(\Add20~21 ));
// synopsys translate_off
defparam \Add20~20 .lut_mask = 16'h698E;
defparam \Add20~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N2
cycloneive_lcell_comb \Add18~22 (
// Equation(s):
// \Add18~22_combout  = (add5[10] & ((add4[10] & (\Add18~21  & VCC)) # (!add4[10] & (!\Add18~21 )))) # (!add5[10] & ((add4[10] & (!\Add18~21 )) # (!add4[10] & ((\Add18~21 ) # (GND)))))
// \Add18~23  = CARRY((add5[10] & (!add4[10] & !\Add18~21 )) # (!add5[10] & ((!\Add18~21 ) # (!add4[10]))))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~21 ),
	.combout(\Add18~22_combout ),
	.cout(\Add18~23 ));
// synopsys translate_off
defparam \Add18~22 .lut_mask = 16'h9617;
defparam \Add18~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N2
cycloneive_lcell_comb \Add15~22 (
// Equation(s):
// \Add15~22_combout  = (add1[10] & ((add0[10] & (\Add15~21  & VCC)) # (!add0[10] & (!\Add15~21 )))) # (!add1[10] & ((add0[10] & (!\Add15~21 )) # (!add0[10] & ((\Add15~21 ) # (GND)))))
// \Add15~23  = CARRY((add1[10] & (!add0[10] & !\Add15~21 )) # (!add1[10] & ((!\Add15~21 ) # (!add0[10]))))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~21 ),
	.combout(\Add15~22_combout ),
	.cout(\Add15~23 ));
// synopsys translate_off
defparam \Add15~22 .lut_mask = 16'h9617;
defparam \Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N0
cycloneive_lcell_comb \Add16~22 (
// Equation(s):
// \Add16~22_combout  = (add3[10] & ((add2[10] & (\Add16~21  & VCC)) # (!add2[10] & (!\Add16~21 )))) # (!add3[10] & ((add2[10] & (!\Add16~21 )) # (!add2[10] & ((\Add16~21 ) # (GND)))))
// \Add16~23  = CARRY((add3[10] & (!add2[10] & !\Add16~21 )) # (!add3[10] & ((!\Add16~21 ) # (!add2[10]))))

	.dataa(add3[10]),
	.datab(add2[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~21 ),
	.combout(\Add16~22_combout ),
	.cout(\Add16~23 ));
// synopsys translate_off
defparam \Add16~22 .lut_mask = 16'h9617;
defparam \Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N0
cycloneive_lcell_comb \Add17~22 (
// Equation(s):
// \Add17~22_combout  = (\Add15~22_combout  & ((\Add16~22_combout  & (\Add17~21  & VCC)) # (!\Add16~22_combout  & (!\Add17~21 )))) # (!\Add15~22_combout  & ((\Add16~22_combout  & (!\Add17~21 )) # (!\Add16~22_combout  & ((\Add17~21 ) # (GND)))))
// \Add17~23  = CARRY((\Add15~22_combout  & (!\Add16~22_combout  & !\Add17~21 )) # (!\Add15~22_combout  & ((!\Add17~21 ) # (!\Add16~22_combout ))))

	.dataa(\Add15~22_combout ),
	.datab(\Add16~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~21 ),
	.combout(\Add17~22_combout ),
	.cout(\Add17~23 ));
// synopsys translate_off
defparam \Add17~22 .lut_mask = 16'h9617;
defparam \Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y27_N30
cycloneive_lcell_comb \Add19~22 (
// Equation(s):
// \Add19~22_combout  = (\Add18~22_combout  & ((\Add17~22_combout  & (\Add19~21  & VCC)) # (!\Add17~22_combout  & (!\Add19~21 )))) # (!\Add18~22_combout  & ((\Add17~22_combout  & (!\Add19~21 )) # (!\Add17~22_combout  & ((\Add19~21 ) # (GND)))))
// \Add19~23  = CARRY((\Add18~22_combout  & (!\Add17~22_combout  & !\Add19~21 )) # (!\Add18~22_combout  & ((!\Add19~21 ) # (!\Add17~22_combout ))))

	.dataa(\Add18~22_combout ),
	.datab(\Add17~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~21 ),
	.combout(\Add19~22_combout ),
	.cout(\Add19~23 ));
// synopsys translate_off
defparam \Add19~22 .lut_mask = 16'h9617;
defparam \Add19~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N30
cycloneive_lcell_comb \Add20~22 (
// Equation(s):
// \Add20~22_combout  = (\Add19~22_combout  & ((add6[10] & (\Add20~21  & VCC)) # (!add6[10] & (!\Add20~21 )))) # (!\Add19~22_combout  & ((add6[10] & (!\Add20~21 )) # (!add6[10] & ((\Add20~21 ) # (GND)))))
// \Add20~23  = CARRY((\Add19~22_combout  & (!add6[10] & !\Add20~21 )) # (!\Add19~22_combout  & ((!\Add20~21 ) # (!add6[10]))))

	.dataa(\Add19~22_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~21 ),
	.combout(\Add20~22_combout ),
	.cout(\Add20~23 ));
// synopsys translate_off
defparam \Add20~22 .lut_mask = 16'h9617;
defparam \Add20~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N2
cycloneive_lcell_comb \Add16~24 (
// Equation(s):
// \Add16~24_combout  = ((add3[13] $ (add2[13] $ (!\Add16~23 )))) # (GND)
// \Add16~25  = CARRY((add3[13] & ((add2[13]) # (!\Add16~23 ))) # (!add3[13] & (add2[13] & !\Add16~23 )))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~23 ),
	.combout(\Add16~24_combout ),
	.cout(\Add16~25 ));
// synopsys translate_off
defparam \Add16~24 .lut_mask = 16'h698E;
defparam \Add16~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N4
cycloneive_lcell_comb \Add15~24 (
// Equation(s):
// \Add15~24_combout  = ((add0[13] $ (add1[13] $ (!\Add15~23 )))) # (GND)
// \Add15~25  = CARRY((add0[13] & ((add1[13]) # (!\Add15~23 ))) # (!add0[13] & (add1[13] & !\Add15~23 )))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~23 ),
	.combout(\Add15~24_combout ),
	.cout(\Add15~25 ));
// synopsys translate_off
defparam \Add15~24 .lut_mask = 16'h698E;
defparam \Add15~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N2
cycloneive_lcell_comb \Add17~24 (
// Equation(s):
// \Add17~24_combout  = ((\Add16~24_combout  $ (\Add15~24_combout  $ (!\Add17~23 )))) # (GND)
// \Add17~25  = CARRY((\Add16~24_combout  & ((\Add15~24_combout ) # (!\Add17~23 ))) # (!\Add16~24_combout  & (\Add15~24_combout  & !\Add17~23 )))

	.dataa(\Add16~24_combout ),
	.datab(\Add15~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~23 ),
	.combout(\Add17~24_combout ),
	.cout(\Add17~25 ));
// synopsys translate_off
defparam \Add17~24 .lut_mask = 16'h698E;
defparam \Add17~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N4
cycloneive_lcell_comb \Add18~24 (
// Equation(s):
// \Add18~24_combout  = ((add5[13] $ (add4[13] $ (!\Add18~23 )))) # (GND)
// \Add18~25  = CARRY((add5[13] & ((add4[13]) # (!\Add18~23 ))) # (!add5[13] & (add4[13] & !\Add18~23 )))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~23 ),
	.combout(\Add18~24_combout ),
	.cout(\Add18~25 ));
// synopsys translate_off
defparam \Add18~24 .lut_mask = 16'h698E;
defparam \Add18~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N0
cycloneive_lcell_comb \Add19~24 (
// Equation(s):
// \Add19~24_combout  = ((\Add17~24_combout  $ (\Add18~24_combout  $ (!\Add19~23 )))) # (GND)
// \Add19~25  = CARRY((\Add17~24_combout  & ((\Add18~24_combout ) # (!\Add19~23 ))) # (!\Add17~24_combout  & (\Add18~24_combout  & !\Add19~23 )))

	.dataa(\Add17~24_combout ),
	.datab(\Add18~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~23 ),
	.combout(\Add19~24_combout ),
	.cout(\Add19~25 ));
// synopsys translate_off
defparam \Add19~24 .lut_mask = 16'h698E;
defparam \Add19~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N0
cycloneive_lcell_comb \Add20~24 (
// Equation(s):
// \Add20~24_combout  = ((\Add19~24_combout  $ (add6[13] $ (!\Add20~23 )))) # (GND)
// \Add20~25  = CARRY((\Add19~24_combout  & ((add6[13]) # (!\Add20~23 ))) # (!\Add19~24_combout  & (add6[13] & !\Add20~23 )))

	.dataa(\Add19~24_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~23 ),
	.combout(\Add20~24_combout ),
	.cout(\Add20~25 ));
// synopsys translate_off
defparam \Add20~24 .lut_mask = 16'h698E;
defparam \Add20~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N6
cycloneive_lcell_comb \Add15~26 (
// Equation(s):
// \Add15~26_combout  = (add0[13] & ((add1[13] & (\Add15~25  & VCC)) # (!add1[13] & (!\Add15~25 )))) # (!add0[13] & ((add1[13] & (!\Add15~25 )) # (!add1[13] & ((\Add15~25 ) # (GND)))))
// \Add15~27  = CARRY((add0[13] & (!add1[13] & !\Add15~25 )) # (!add0[13] & ((!\Add15~25 ) # (!add1[13]))))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~25 ),
	.combout(\Add15~26_combout ),
	.cout(\Add15~27 ));
// synopsys translate_off
defparam \Add15~26 .lut_mask = 16'h9617;
defparam \Add15~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N4
cycloneive_lcell_comb \Add16~26 (
// Equation(s):
// \Add16~26_combout  = (add3[13] & ((add2[13] & (\Add16~25  & VCC)) # (!add2[13] & (!\Add16~25 )))) # (!add3[13] & ((add2[13] & (!\Add16~25 )) # (!add2[13] & ((\Add16~25 ) # (GND)))))
// \Add16~27  = CARRY((add3[13] & (!add2[13] & !\Add16~25 )) # (!add3[13] & ((!\Add16~25 ) # (!add2[13]))))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~25 ),
	.combout(\Add16~26_combout ),
	.cout(\Add16~27 ));
// synopsys translate_off
defparam \Add16~26 .lut_mask = 16'h9617;
defparam \Add16~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N4
cycloneive_lcell_comb \Add17~26 (
// Equation(s):
// \Add17~26_combout  = (\Add15~26_combout  & ((\Add16~26_combout  & (\Add17~25  & VCC)) # (!\Add16~26_combout  & (!\Add17~25 )))) # (!\Add15~26_combout  & ((\Add16~26_combout  & (!\Add17~25 )) # (!\Add16~26_combout  & ((\Add17~25 ) # (GND)))))
// \Add17~27  = CARRY((\Add15~26_combout  & (!\Add16~26_combout  & !\Add17~25 )) # (!\Add15~26_combout  & ((!\Add17~25 ) # (!\Add16~26_combout ))))

	.dataa(\Add15~26_combout ),
	.datab(\Add16~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~25 ),
	.combout(\Add17~26_combout ),
	.cout(\Add17~27 ));
// synopsys translate_off
defparam \Add17~26 .lut_mask = 16'h9617;
defparam \Add17~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N6
cycloneive_lcell_comb \Add18~26 (
// Equation(s):
// \Add18~26_combout  = (add5[13] & ((add4[13] & (\Add18~25  & VCC)) # (!add4[13] & (!\Add18~25 )))) # (!add5[13] & ((add4[13] & (!\Add18~25 )) # (!add4[13] & ((\Add18~25 ) # (GND)))))
// \Add18~27  = CARRY((add5[13] & (!add4[13] & !\Add18~25 )) # (!add5[13] & ((!\Add18~25 ) # (!add4[13]))))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~25 ),
	.combout(\Add18~26_combout ),
	.cout(\Add18~27 ));
// synopsys translate_off
defparam \Add18~26 .lut_mask = 16'h9617;
defparam \Add18~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N2
cycloneive_lcell_comb \Add19~26 (
// Equation(s):
// \Add19~26_combout  = (\Add17~26_combout  & ((\Add18~26_combout  & (\Add19~25  & VCC)) # (!\Add18~26_combout  & (!\Add19~25 )))) # (!\Add17~26_combout  & ((\Add18~26_combout  & (!\Add19~25 )) # (!\Add18~26_combout  & ((\Add19~25 ) # (GND)))))
// \Add19~27  = CARRY((\Add17~26_combout  & (!\Add18~26_combout  & !\Add19~25 )) # (!\Add17~26_combout  & ((!\Add19~25 ) # (!\Add18~26_combout ))))

	.dataa(\Add17~26_combout ),
	.datab(\Add18~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~25 ),
	.combout(\Add19~26_combout ),
	.cout(\Add19~27 ));
// synopsys translate_off
defparam \Add19~26 .lut_mask = 16'h9617;
defparam \Add19~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N2
cycloneive_lcell_comb \Add20~26 (
// Equation(s):
// \Add20~26_combout  = (\Add19~26_combout  & ((add6[13] & (\Add20~25  & VCC)) # (!add6[13] & (!\Add20~25 )))) # (!\Add19~26_combout  & ((add6[13] & (!\Add20~25 )) # (!add6[13] & ((\Add20~25 ) # (GND)))))
// \Add20~27  = CARRY((\Add19~26_combout  & (!add6[13] & !\Add20~25 )) # (!\Add19~26_combout  & ((!\Add20~25 ) # (!add6[13]))))

	.dataa(\Add19~26_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~25 ),
	.combout(\Add20~26_combout ),
	.cout(\Add20~27 ));
// synopsys translate_off
defparam \Add20~26 .lut_mask = 16'h9617;
defparam \Add20~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N6
cycloneive_lcell_comb \Add16~28 (
// Equation(s):
// \Add16~28_combout  = ((add3[13] $ (add2[13] $ (!\Add16~27 )))) # (GND)
// \Add16~29  = CARRY((add3[13] & ((add2[13]) # (!\Add16~27 ))) # (!add3[13] & (add2[13] & !\Add16~27 )))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~27 ),
	.combout(\Add16~28_combout ),
	.cout(\Add16~29 ));
// synopsys translate_off
defparam \Add16~28 .lut_mask = 16'h698E;
defparam \Add16~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N8
cycloneive_lcell_comb \Add15~28 (
// Equation(s):
// \Add15~28_combout  = ((add0[13] $ (add1[13] $ (!\Add15~27 )))) # (GND)
// \Add15~29  = CARRY((add0[13] & ((add1[13]) # (!\Add15~27 ))) # (!add0[13] & (add1[13] & !\Add15~27 )))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~27 ),
	.combout(\Add15~28_combout ),
	.cout(\Add15~29 ));
// synopsys translate_off
defparam \Add15~28 .lut_mask = 16'h698E;
defparam \Add15~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N6
cycloneive_lcell_comb \Add17~28 (
// Equation(s):
// \Add17~28_combout  = ((\Add16~28_combout  $ (\Add15~28_combout  $ (!\Add17~27 )))) # (GND)
// \Add17~29  = CARRY((\Add16~28_combout  & ((\Add15~28_combout ) # (!\Add17~27 ))) # (!\Add16~28_combout  & (\Add15~28_combout  & !\Add17~27 )))

	.dataa(\Add16~28_combout ),
	.datab(\Add15~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~27 ),
	.combout(\Add17~28_combout ),
	.cout(\Add17~29 ));
// synopsys translate_off
defparam \Add17~28 .lut_mask = 16'h698E;
defparam \Add17~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N8
cycloneive_lcell_comb \Add18~28 (
// Equation(s):
// \Add18~28_combout  = ((add5[13] $ (add4[13] $ (!\Add18~27 )))) # (GND)
// \Add18~29  = CARRY((add5[13] & ((add4[13]) # (!\Add18~27 ))) # (!add5[13] & (add4[13] & !\Add18~27 )))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~27 ),
	.combout(\Add18~28_combout ),
	.cout(\Add18~29 ));
// synopsys translate_off
defparam \Add18~28 .lut_mask = 16'h698E;
defparam \Add18~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N4
cycloneive_lcell_comb \Add19~28 (
// Equation(s):
// \Add19~28_combout  = ((\Add17~28_combout  $ (\Add18~28_combout  $ (!\Add19~27 )))) # (GND)
// \Add19~29  = CARRY((\Add17~28_combout  & ((\Add18~28_combout ) # (!\Add19~27 ))) # (!\Add17~28_combout  & (\Add18~28_combout  & !\Add19~27 )))

	.dataa(\Add17~28_combout ),
	.datab(\Add18~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~27 ),
	.combout(\Add19~28_combout ),
	.cout(\Add19~29 ));
// synopsys translate_off
defparam \Add19~28 .lut_mask = 16'h698E;
defparam \Add19~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N4
cycloneive_lcell_comb \Add20~28 (
// Equation(s):
// \Add20~28_combout  = ((\Add19~28_combout  $ (add6[13] $ (!\Add20~27 )))) # (GND)
// \Add20~29  = CARRY((\Add19~28_combout  & ((add6[13]) # (!\Add20~27 ))) # (!\Add19~28_combout  & (add6[13] & !\Add20~27 )))

	.dataa(\Add19~28_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~27 ),
	.combout(\Add20~28_combout ),
	.cout(\Add20~29 ));
// synopsys translate_off
defparam \Add20~28 .lut_mask = 16'h698E;
defparam \Add20~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N10
cycloneive_lcell_comb \Add18~30 (
// Equation(s):
// \Add18~30_combout  = (add5[13] & ((add4[13] & (\Add18~29  & VCC)) # (!add4[13] & (!\Add18~29 )))) # (!add5[13] & ((add4[13] & (!\Add18~29 )) # (!add4[13] & ((\Add18~29 ) # (GND)))))
// \Add18~31  = CARRY((add5[13] & (!add4[13] & !\Add18~29 )) # (!add5[13] & ((!\Add18~29 ) # (!add4[13]))))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~29 ),
	.combout(\Add18~30_combout ),
	.cout(\Add18~31 ));
// synopsys translate_off
defparam \Add18~30 .lut_mask = 16'h9617;
defparam \Add18~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N10
cycloneive_lcell_comb \Add15~30 (
// Equation(s):
// \Add15~30_combout  = (add0[13] & ((add1[13] & (\Add15~29  & VCC)) # (!add1[13] & (!\Add15~29 )))) # (!add0[13] & ((add1[13] & (!\Add15~29 )) # (!add1[13] & ((\Add15~29 ) # (GND)))))
// \Add15~31  = CARRY((add0[13] & (!add1[13] & !\Add15~29 )) # (!add0[13] & ((!\Add15~29 ) # (!add1[13]))))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~29 ),
	.combout(\Add15~30_combout ),
	.cout(\Add15~31 ));
// synopsys translate_off
defparam \Add15~30 .lut_mask = 16'h9617;
defparam \Add15~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N8
cycloneive_lcell_comb \Add16~30 (
// Equation(s):
// \Add16~30_combout  = (add3[13] & ((add2[13] & (\Add16~29  & VCC)) # (!add2[13] & (!\Add16~29 )))) # (!add3[13] & ((add2[13] & (!\Add16~29 )) # (!add2[13] & ((\Add16~29 ) # (GND)))))
// \Add16~31  = CARRY((add3[13] & (!add2[13] & !\Add16~29 )) # (!add3[13] & ((!\Add16~29 ) # (!add2[13]))))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~29 ),
	.combout(\Add16~30_combout ),
	.cout(\Add16~31 ));
// synopsys translate_off
defparam \Add16~30 .lut_mask = 16'h9617;
defparam \Add16~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N8
cycloneive_lcell_comb \Add17~30 (
// Equation(s):
// \Add17~30_combout  = (\Add15~30_combout  & ((\Add16~30_combout  & (\Add17~29  & VCC)) # (!\Add16~30_combout  & (!\Add17~29 )))) # (!\Add15~30_combout  & ((\Add16~30_combout  & (!\Add17~29 )) # (!\Add16~30_combout  & ((\Add17~29 ) # (GND)))))
// \Add17~31  = CARRY((\Add15~30_combout  & (!\Add16~30_combout  & !\Add17~29 )) # (!\Add15~30_combout  & ((!\Add17~29 ) # (!\Add16~30_combout ))))

	.dataa(\Add15~30_combout ),
	.datab(\Add16~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~29 ),
	.combout(\Add17~30_combout ),
	.cout(\Add17~31 ));
// synopsys translate_off
defparam \Add17~30 .lut_mask = 16'h9617;
defparam \Add17~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N6
cycloneive_lcell_comb \Add19~30 (
// Equation(s):
// \Add19~30_combout  = (\Add18~30_combout  & ((\Add17~30_combout  & (\Add19~29  & VCC)) # (!\Add17~30_combout  & (!\Add19~29 )))) # (!\Add18~30_combout  & ((\Add17~30_combout  & (!\Add19~29 )) # (!\Add17~30_combout  & ((\Add19~29 ) # (GND)))))
// \Add19~31  = CARRY((\Add18~30_combout  & (!\Add17~30_combout  & !\Add19~29 )) # (!\Add18~30_combout  & ((!\Add19~29 ) # (!\Add17~30_combout ))))

	.dataa(\Add18~30_combout ),
	.datab(\Add17~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~29 ),
	.combout(\Add19~30_combout ),
	.cout(\Add19~31 ));
// synopsys translate_off
defparam \Add19~30 .lut_mask = 16'h9617;
defparam \Add19~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N6
cycloneive_lcell_comb \Add20~30 (
// Equation(s):
// \Add20~30_combout  = (\Add19~30_combout  & ((add6[13] & (\Add20~29  & VCC)) # (!add6[13] & (!\Add20~29 )))) # (!\Add19~30_combout  & ((add6[13] & (!\Add20~29 )) # (!add6[13] & ((\Add20~29 ) # (GND)))))
// \Add20~31  = CARRY((\Add19~30_combout  & (!add6[13] & !\Add20~29 )) # (!\Add19~30_combout  & ((!\Add20~29 ) # (!add6[13]))))

	.dataa(\Add19~30_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~29 ),
	.combout(\Add20~30_combout ),
	.cout(\Add20~31 ));
// synopsys translate_off
defparam \Add20~30 .lut_mask = 16'h9617;
defparam \Add20~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N12
cycloneive_lcell_comb \Add18~32 (
// Equation(s):
// \Add18~32_combout  = ((add5[13] $ (add4[13] $ (!\Add18~31 )))) # (GND)
// \Add18~33  = CARRY((add5[13] & ((add4[13]) # (!\Add18~31 ))) # (!add5[13] & (add4[13] & !\Add18~31 )))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~31 ),
	.combout(\Add18~32_combout ),
	.cout(\Add18~33 ));
// synopsys translate_off
defparam \Add18~32 .lut_mask = 16'h698E;
defparam \Add18~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N12
cycloneive_lcell_comb \Add15~32 (
// Equation(s):
// \Add15~32_combout  = ((add0[13] $ (add1[13] $ (!\Add15~31 )))) # (GND)
// \Add15~33  = CARRY((add0[13] & ((add1[13]) # (!\Add15~31 ))) # (!add0[13] & (add1[13] & !\Add15~31 )))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~31 ),
	.combout(\Add15~32_combout ),
	.cout(\Add15~33 ));
// synopsys translate_off
defparam \Add15~32 .lut_mask = 16'h698E;
defparam \Add15~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N10
cycloneive_lcell_comb \Add16~32 (
// Equation(s):
// \Add16~32_combout  = ((add3[13] $ (add2[13] $ (!\Add16~31 )))) # (GND)
// \Add16~33  = CARRY((add3[13] & ((add2[13]) # (!\Add16~31 ))) # (!add3[13] & (add2[13] & !\Add16~31 )))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~31 ),
	.combout(\Add16~32_combout ),
	.cout(\Add16~33 ));
// synopsys translate_off
defparam \Add16~32 .lut_mask = 16'h698E;
defparam \Add16~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N10
cycloneive_lcell_comb \Add17~32 (
// Equation(s):
// \Add17~32_combout  = ((\Add15~32_combout  $ (\Add16~32_combout  $ (!\Add17~31 )))) # (GND)
// \Add17~33  = CARRY((\Add15~32_combout  & ((\Add16~32_combout ) # (!\Add17~31 ))) # (!\Add15~32_combout  & (\Add16~32_combout  & !\Add17~31 )))

	.dataa(\Add15~32_combout ),
	.datab(\Add16~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~31 ),
	.combout(\Add17~32_combout ),
	.cout(\Add17~33 ));
// synopsys translate_off
defparam \Add17~32 .lut_mask = 16'h698E;
defparam \Add17~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N8
cycloneive_lcell_comb \Add19~32 (
// Equation(s):
// \Add19~32_combout  = ((\Add18~32_combout  $ (\Add17~32_combout  $ (!\Add19~31 )))) # (GND)
// \Add19~33  = CARRY((\Add18~32_combout  & ((\Add17~32_combout ) # (!\Add19~31 ))) # (!\Add18~32_combout  & (\Add17~32_combout  & !\Add19~31 )))

	.dataa(\Add18~32_combout ),
	.datab(\Add17~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~31 ),
	.combout(\Add19~32_combout ),
	.cout(\Add19~33 ));
// synopsys translate_off
defparam \Add19~32 .lut_mask = 16'h698E;
defparam \Add19~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N8
cycloneive_lcell_comb \Add20~32 (
// Equation(s):
// \Add20~32_combout  = ((\Add19~32_combout  $ (add6[13] $ (!\Add20~31 )))) # (GND)
// \Add20~33  = CARRY((\Add19~32_combout  & ((add6[13]) # (!\Add20~31 ))) # (!\Add19~32_combout  & (add6[13] & !\Add20~31 )))

	.dataa(\Add19~32_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~31 ),
	.combout(\Add20~32_combout ),
	.cout(\Add20~33 ));
// synopsys translate_off
defparam \Add20~32 .lut_mask = 16'h698E;
defparam \Add20~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N14
cycloneive_lcell_comb \Add18~34 (
// Equation(s):
// \Add18~34_combout  = (add5[10] & ((add4[10] & (\Add18~33  & VCC)) # (!add4[10] & (!\Add18~33 )))) # (!add5[10] & ((add4[10] & (!\Add18~33 )) # (!add4[10] & ((\Add18~33 ) # (GND)))))
// \Add18~35  = CARRY((add5[10] & (!add4[10] & !\Add18~33 )) # (!add5[10] & ((!\Add18~33 ) # (!add4[10]))))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~33 ),
	.combout(\Add18~34_combout ),
	.cout(\Add18~35 ));
// synopsys translate_off
defparam \Add18~34 .lut_mask = 16'h9617;
defparam \Add18~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N14
cycloneive_lcell_comb \Add15~34 (
// Equation(s):
// \Add15~34_combout  = (add1[10] & ((add0[10] & (\Add15~33  & VCC)) # (!add0[10] & (!\Add15~33 )))) # (!add1[10] & ((add0[10] & (!\Add15~33 )) # (!add0[10] & ((\Add15~33 ) # (GND)))))
// \Add15~35  = CARRY((add1[10] & (!add0[10] & !\Add15~33 )) # (!add1[10] & ((!\Add15~33 ) # (!add0[10]))))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~33 ),
	.combout(\Add15~34_combout ),
	.cout(\Add15~35 ));
// synopsys translate_off
defparam \Add15~34 .lut_mask = 16'h9617;
defparam \Add15~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N12
cycloneive_lcell_comb \Add16~34 (
// Equation(s):
// \Add16~34_combout  = (add3[10] & ((add2[10] & (\Add16~33  & VCC)) # (!add2[10] & (!\Add16~33 )))) # (!add3[10] & ((add2[10] & (!\Add16~33 )) # (!add2[10] & ((\Add16~33 ) # (GND)))))
// \Add16~35  = CARRY((add3[10] & (!add2[10] & !\Add16~33 )) # (!add3[10] & ((!\Add16~33 ) # (!add2[10]))))

	.dataa(add3[10]),
	.datab(add2[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~33 ),
	.combout(\Add16~34_combout ),
	.cout(\Add16~35 ));
// synopsys translate_off
defparam \Add16~34 .lut_mask = 16'h9617;
defparam \Add16~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N12
cycloneive_lcell_comb \Add17~34 (
// Equation(s):
// \Add17~34_combout  = (\Add15~34_combout  & ((\Add16~34_combout  & (\Add17~33  & VCC)) # (!\Add16~34_combout  & (!\Add17~33 )))) # (!\Add15~34_combout  & ((\Add16~34_combout  & (!\Add17~33 )) # (!\Add16~34_combout  & ((\Add17~33 ) # (GND)))))
// \Add17~35  = CARRY((\Add15~34_combout  & (!\Add16~34_combout  & !\Add17~33 )) # (!\Add15~34_combout  & ((!\Add17~33 ) # (!\Add16~34_combout ))))

	.dataa(\Add15~34_combout ),
	.datab(\Add16~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~33 ),
	.combout(\Add17~34_combout ),
	.cout(\Add17~35 ));
// synopsys translate_off
defparam \Add17~34 .lut_mask = 16'h9617;
defparam \Add17~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N10
cycloneive_lcell_comb \Add19~34 (
// Equation(s):
// \Add19~34_combout  = (\Add18~34_combout  & ((\Add17~34_combout  & (\Add19~33  & VCC)) # (!\Add17~34_combout  & (!\Add19~33 )))) # (!\Add18~34_combout  & ((\Add17~34_combout  & (!\Add19~33 )) # (!\Add17~34_combout  & ((\Add19~33 ) # (GND)))))
// \Add19~35  = CARRY((\Add18~34_combout  & (!\Add17~34_combout  & !\Add19~33 )) # (!\Add18~34_combout  & ((!\Add19~33 ) # (!\Add17~34_combout ))))

	.dataa(\Add18~34_combout ),
	.datab(\Add17~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~33 ),
	.combout(\Add19~34_combout ),
	.cout(\Add19~35 ));
// synopsys translate_off
defparam \Add19~34 .lut_mask = 16'h9617;
defparam \Add19~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N10
cycloneive_lcell_comb \Add20~34 (
// Equation(s):
// \Add20~34_combout  = (\Add19~34_combout  & ((add6[10] & (\Add20~33  & VCC)) # (!add6[10] & (!\Add20~33 )))) # (!\Add19~34_combout  & ((add6[10] & (!\Add20~33 )) # (!add6[10] & ((\Add20~33 ) # (GND)))))
// \Add20~35  = CARRY((\Add19~34_combout  & (!add6[10] & !\Add20~33 )) # (!\Add19~34_combout  & ((!\Add20~33 ) # (!add6[10]))))

	.dataa(\Add19~34_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~33 ),
	.combout(\Add20~34_combout ),
	.cout(\Add20~35 ));
// synopsys translate_off
defparam \Add20~34 .lut_mask = 16'h9617;
defparam \Add20~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N16
cycloneive_lcell_comb \Add18~36 (
// Equation(s):
// \Add18~36_combout  = ((add5[13] $ (add4[13] $ (!\Add18~35 )))) # (GND)
// \Add18~37  = CARRY((add5[13] & ((add4[13]) # (!\Add18~35 ))) # (!add5[13] & (add4[13] & !\Add18~35 )))

	.dataa(add5[13]),
	.datab(add4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~35 ),
	.combout(\Add18~36_combout ),
	.cout(\Add18~37 ));
// synopsys translate_off
defparam \Add18~36 .lut_mask = 16'h698E;
defparam \Add18~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N16
cycloneive_lcell_comb \Add15~36 (
// Equation(s):
// \Add15~36_combout  = ((add0[13] $ (add1[13] $ (!\Add15~35 )))) # (GND)
// \Add15~37  = CARRY((add0[13] & ((add1[13]) # (!\Add15~35 ))) # (!add0[13] & (add1[13] & !\Add15~35 )))

	.dataa(add0[13]),
	.datab(add1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~35 ),
	.combout(\Add15~36_combout ),
	.cout(\Add15~37 ));
// synopsys translate_off
defparam \Add15~36 .lut_mask = 16'h698E;
defparam \Add15~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N14
cycloneive_lcell_comb \Add16~36 (
// Equation(s):
// \Add16~36_combout  = ((add3[13] $ (add2[13] $ (!\Add16~35 )))) # (GND)
// \Add16~37  = CARRY((add3[13] & ((add2[13]) # (!\Add16~35 ))) # (!add3[13] & (add2[13] & !\Add16~35 )))

	.dataa(add3[13]),
	.datab(add2[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~35 ),
	.combout(\Add16~36_combout ),
	.cout(\Add16~37 ));
// synopsys translate_off
defparam \Add16~36 .lut_mask = 16'h698E;
defparam \Add16~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N14
cycloneive_lcell_comb \Add17~36 (
// Equation(s):
// \Add17~36_combout  = ((\Add15~36_combout  $ (\Add16~36_combout  $ (!\Add17~35 )))) # (GND)
// \Add17~37  = CARRY((\Add15~36_combout  & ((\Add16~36_combout ) # (!\Add17~35 ))) # (!\Add15~36_combout  & (\Add16~36_combout  & !\Add17~35 )))

	.dataa(\Add15~36_combout ),
	.datab(\Add16~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~35 ),
	.combout(\Add17~36_combout ),
	.cout(\Add17~37 ));
// synopsys translate_off
defparam \Add17~36 .lut_mask = 16'h698E;
defparam \Add17~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N12
cycloneive_lcell_comb \Add19~36 (
// Equation(s):
// \Add19~36_combout  = ((\Add18~36_combout  $ (\Add17~36_combout  $ (!\Add19~35 )))) # (GND)
// \Add19~37  = CARRY((\Add18~36_combout  & ((\Add17~36_combout ) # (!\Add19~35 ))) # (!\Add18~36_combout  & (\Add17~36_combout  & !\Add19~35 )))

	.dataa(\Add18~36_combout ),
	.datab(\Add17~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~35 ),
	.combout(\Add19~36_combout ),
	.cout(\Add19~37 ));
// synopsys translate_off
defparam \Add19~36 .lut_mask = 16'h698E;
defparam \Add19~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N12
cycloneive_lcell_comb \Add20~36 (
// Equation(s):
// \Add20~36_combout  = ((\Add19~36_combout  $ (add6[13] $ (!\Add20~35 )))) # (GND)
// \Add20~37  = CARRY((\Add19~36_combout  & ((add6[13]) # (!\Add20~35 ))) # (!\Add19~36_combout  & (add6[13] & !\Add20~35 )))

	.dataa(\Add19~36_combout ),
	.datab(add6[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~35 ),
	.combout(\Add20~36_combout ),
	.cout(\Add20~37 ));
// synopsys translate_off
defparam \Add20~36 .lut_mask = 16'h698E;
defparam \Add20~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N18
cycloneive_lcell_comb \Add18~38 (
// Equation(s):
// \Add18~38_combout  = (add5[10] & ((add4[10] & (\Add18~37  & VCC)) # (!add4[10] & (!\Add18~37 )))) # (!add5[10] & ((add4[10] & (!\Add18~37 )) # (!add4[10] & ((\Add18~37 ) # (GND)))))
// \Add18~39  = CARRY((add5[10] & (!add4[10] & !\Add18~37 )) # (!add5[10] & ((!\Add18~37 ) # (!add4[10]))))

	.dataa(add5[10]),
	.datab(add4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~37 ),
	.combout(\Add18~38_combout ),
	.cout(\Add18~39 ));
// synopsys translate_off
defparam \Add18~38 .lut_mask = 16'h9617;
defparam \Add18~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N18
cycloneive_lcell_comb \Add15~38 (
// Equation(s):
// \Add15~38_combout  = (add1[10] & ((add0[10] & (\Add15~37  & VCC)) # (!add0[10] & (!\Add15~37 )))) # (!add1[10] & ((add0[10] & (!\Add15~37 )) # (!add0[10] & ((\Add15~37 ) # (GND)))))
// \Add15~39  = CARRY((add1[10] & (!add0[10] & !\Add15~37 )) # (!add1[10] & ((!\Add15~37 ) # (!add0[10]))))

	.dataa(add1[10]),
	.datab(add0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~37 ),
	.combout(\Add15~38_combout ),
	.cout(\Add15~39 ));
// synopsys translate_off
defparam \Add15~38 .lut_mask = 16'h9617;
defparam \Add15~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N16
cycloneive_lcell_comb \Add16~38 (
// Equation(s):
// \Add16~38_combout  = (add3[10] & ((add2[10] & (\Add16~37  & VCC)) # (!add2[10] & (!\Add16~37 )))) # (!add3[10] & ((add2[10] & (!\Add16~37 )) # (!add2[10] & ((\Add16~37 ) # (GND)))))
// \Add16~39  = CARRY((add3[10] & (!add2[10] & !\Add16~37 )) # (!add3[10] & ((!\Add16~37 ) # (!add2[10]))))

	.dataa(add3[10]),
	.datab(add2[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~37 ),
	.combout(\Add16~38_combout ),
	.cout(\Add16~39 ));
// synopsys translate_off
defparam \Add16~38 .lut_mask = 16'h9617;
defparam \Add16~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N16
cycloneive_lcell_comb \Add17~38 (
// Equation(s):
// \Add17~38_combout  = (\Add15~38_combout  & ((\Add16~38_combout  & (\Add17~37  & VCC)) # (!\Add16~38_combout  & (!\Add17~37 )))) # (!\Add15~38_combout  & ((\Add16~38_combout  & (!\Add17~37 )) # (!\Add16~38_combout  & ((\Add17~37 ) # (GND)))))
// \Add17~39  = CARRY((\Add15~38_combout  & (!\Add16~38_combout  & !\Add17~37 )) # (!\Add15~38_combout  & ((!\Add17~37 ) # (!\Add16~38_combout ))))

	.dataa(\Add15~38_combout ),
	.datab(\Add16~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~37 ),
	.combout(\Add17~38_combout ),
	.cout(\Add17~39 ));
// synopsys translate_off
defparam \Add17~38 .lut_mask = 16'h9617;
defparam \Add17~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N14
cycloneive_lcell_comb \Add19~38 (
// Equation(s):
// \Add19~38_combout  = (\Add18~38_combout  & ((\Add17~38_combout  & (\Add19~37  & VCC)) # (!\Add17~38_combout  & (!\Add19~37 )))) # (!\Add18~38_combout  & ((\Add17~38_combout  & (!\Add19~37 )) # (!\Add17~38_combout  & ((\Add19~37 ) # (GND)))))
// \Add19~39  = CARRY((\Add18~38_combout  & (!\Add17~38_combout  & !\Add19~37 )) # (!\Add18~38_combout  & ((!\Add19~37 ) # (!\Add17~38_combout ))))

	.dataa(\Add18~38_combout ),
	.datab(\Add17~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~37 ),
	.combout(\Add19~38_combout ),
	.cout(\Add19~39 ));
// synopsys translate_off
defparam \Add19~38 .lut_mask = 16'h9617;
defparam \Add19~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N14
cycloneive_lcell_comb \Add20~38 (
// Equation(s):
// \Add20~38_combout  = (\Add19~38_combout  & ((add6[10] & (\Add20~37  & VCC)) # (!add6[10] & (!\Add20~37 )))) # (!\Add19~38_combout  & ((add6[10] & (!\Add20~37 )) # (!add6[10] & ((\Add20~37 ) # (GND)))))
// \Add20~39  = CARRY((\Add19~38_combout  & (!add6[10] & !\Add20~37 )) # (!\Add19~38_combout  & ((!\Add20~37 ) # (!add6[10]))))

	.dataa(\Add19~38_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~37 ),
	.combout(\Add20~38_combout ),
	.cout(\Add20~39 ));
// synopsys translate_off
defparam \Add20~38 .lut_mask = 16'h9617;
defparam \Add20~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N20
cycloneive_lcell_comb \Add15~40 (
// Equation(s):
// \Add15~40_combout  = add1[10] $ (\Add15~39  $ (!add0[10]))

	.dataa(add1[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(add0[10]),
	.cin(\Add15~39 ),
	.combout(\Add15~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add15~40 .lut_mask = 16'h5AA5;
defparam \Add15~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N18
cycloneive_lcell_comb \Add16~40 (
// Equation(s):
// \Add16~40_combout  = ((add3[10] $ (add2[10] $ (!\Add16~39 )))) # (GND)
// \Add16~41  = CARRY((add3[10] & ((add2[10]) # (!\Add16~39 ))) # (!add3[10] & (add2[10] & !\Add16~39 )))

	.dataa(add3[10]),
	.datab(add2[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~39 ),
	.combout(\Add16~40_combout ),
	.cout(\Add16~41 ));
// synopsys translate_off
defparam \Add16~40 .lut_mask = 16'h698E;
defparam \Add16~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N18
cycloneive_lcell_comb \Add17~40 (
// Equation(s):
// \Add17~40_combout  = ((\Add15~40_combout  $ (\Add16~40_combout  $ (!\Add17~39 )))) # (GND)
// \Add17~41  = CARRY((\Add15~40_combout  & ((\Add16~40_combout ) # (!\Add17~39 ))) # (!\Add15~40_combout  & (\Add16~40_combout  & !\Add17~39 )))

	.dataa(\Add15~40_combout ),
	.datab(\Add16~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~39 ),
	.combout(\Add17~40_combout ),
	.cout(\Add17~41 ));
// synopsys translate_off
defparam \Add17~40 .lut_mask = 16'h698E;
defparam \Add17~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N20
cycloneive_lcell_comb \Add18~40 (
// Equation(s):
// \Add18~40_combout  = add5[10] $ (\Add18~39  $ (!add4[10]))

	.dataa(add5[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(add4[10]),
	.cin(\Add18~39 ),
	.combout(\Add18~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add18~40 .lut_mask = 16'h5AA5;
defparam \Add18~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N16
cycloneive_lcell_comb \Add19~40 (
// Equation(s):
// \Add19~40_combout  = ((\Add17~40_combout  $ (\Add18~40_combout  $ (!\Add19~39 )))) # (GND)
// \Add19~41  = CARRY((\Add17~40_combout  & ((\Add18~40_combout ) # (!\Add19~39 ))) # (!\Add17~40_combout  & (\Add18~40_combout  & !\Add19~39 )))

	.dataa(\Add17~40_combout ),
	.datab(\Add18~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~39 ),
	.combout(\Add19~40_combout ),
	.cout(\Add19~41 ));
// synopsys translate_off
defparam \Add19~40 .lut_mask = 16'h698E;
defparam \Add19~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N16
cycloneive_lcell_comb \Add20~40 (
// Equation(s):
// \Add20~40_combout  = ((\Add19~40_combout  $ (add6[10] $ (!\Add20~39 )))) # (GND)
// \Add20~41  = CARRY((\Add19~40_combout  & ((add6[10]) # (!\Add20~39 ))) # (!\Add19~40_combout  & (add6[10] & !\Add20~39 )))

	.dataa(\Add19~40_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~39 ),
	.combout(\Add20~40_combout ),
	.cout(\Add20~41 ));
// synopsys translate_off
defparam \Add20~40 .lut_mask = 16'h698E;
defparam \Add20~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y26_N20
cycloneive_lcell_comb \Add16~42 (
// Equation(s):
// \Add16~42_combout  = add3[10] $ (\Add16~41  $ (add2[10]))

	.dataa(add3[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(add2[10]),
	.cin(\Add16~41 ),
	.combout(\Add16~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add16~42 .lut_mask = 16'hA55A;
defparam \Add16~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y26_N20
cycloneive_lcell_comb \Add17~42 (
// Equation(s):
// \Add17~42_combout  = \Add16~42_combout  $ (\Add17~41  $ (\Add15~40_combout ))

	.dataa(\Add16~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add15~40_combout ),
	.cin(\Add17~41 ),
	.combout(\Add17~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add17~42 .lut_mask = 16'hA55A;
defparam \Add17~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N18
cycloneive_lcell_comb \Add19~42 (
// Equation(s):
// \Add19~42_combout  = (\Add17~42_combout  & ((\Add18~40_combout  & (\Add19~41  & VCC)) # (!\Add18~40_combout  & (!\Add19~41 )))) # (!\Add17~42_combout  & ((\Add18~40_combout  & (!\Add19~41 )) # (!\Add18~40_combout  & ((\Add19~41 ) # (GND)))))
// \Add19~43  = CARRY((\Add17~42_combout  & (!\Add18~40_combout  & !\Add19~41 )) # (!\Add17~42_combout  & ((!\Add19~41 ) # (!\Add18~40_combout ))))

	.dataa(\Add17~42_combout ),
	.datab(\Add18~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~41 ),
	.combout(\Add19~42_combout ),
	.cout(\Add19~43 ));
// synopsys translate_off
defparam \Add19~42 .lut_mask = 16'h9617;
defparam \Add19~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N18
cycloneive_lcell_comb \Add20~42 (
// Equation(s):
// \Add20~42_combout  = (\Add19~42_combout  & ((add6[10] & (\Add20~41  & VCC)) # (!add6[10] & (!\Add20~41 )))) # (!\Add19~42_combout  & ((add6[10] & (!\Add20~41 )) # (!add6[10] & ((\Add20~41 ) # (GND)))))
// \Add20~43  = CARRY((\Add19~42_combout  & (!add6[10] & !\Add20~41 )) # (!\Add19~42_combout  & ((!\Add20~41 ) # (!add6[10]))))

	.dataa(\Add19~42_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~41 ),
	.combout(\Add20~42_combout ),
	.cout(\Add20~43 ));
// synopsys translate_off
defparam \Add20~42 .lut_mask = 16'h9617;
defparam \Add20~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N20
cycloneive_lcell_comb \Add19~44 (
// Equation(s):
// \Add19~44_combout  = ((\Add17~42_combout  $ (\Add18~40_combout  $ (!\Add19~43 )))) # (GND)
// \Add19~45  = CARRY((\Add17~42_combout  & ((\Add18~40_combout ) # (!\Add19~43 ))) # (!\Add17~42_combout  & (\Add18~40_combout  & !\Add19~43 )))

	.dataa(\Add17~42_combout ),
	.datab(\Add18~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~43 ),
	.combout(\Add19~44_combout ),
	.cout(\Add19~45 ));
// synopsys translate_off
defparam \Add19~44 .lut_mask = 16'h698E;
defparam \Add19~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N20
cycloneive_lcell_comb \Add20~44 (
// Equation(s):
// \Add20~44_combout  = ((\Add19~44_combout  $ (add6[10] $ (!\Add20~43 )))) # (GND)
// \Add20~45  = CARRY((\Add19~44_combout  & ((add6[10]) # (!\Add20~43 ))) # (!\Add19~44_combout  & (add6[10] & !\Add20~43 )))

	.dataa(\Add19~44_combout ),
	.datab(add6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add20~43 ),
	.combout(\Add20~44_combout ),
	.cout(\Add20~45 ));
// synopsys translate_off
defparam \Add20~44 .lut_mask = 16'h698E;
defparam \Add20~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y26_N22
cycloneive_lcell_comb \Add19~46 (
// Equation(s):
// \Add19~46_combout  = \Add17~42_combout  $ (\Add19~45  $ (\Add18~40_combout ))

	.dataa(\Add17~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add18~40_combout ),
	.cin(\Add19~45 ),
	.combout(\Add19~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add19~46 .lut_mask = 16'hA55A;
defparam \Add19~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N22
cycloneive_lcell_comb \Add20~46 (
// Equation(s):
// \Add20~46_combout  = add6[10] $ (\Add20~45  $ (\Add19~46_combout ))

	.dataa(gnd),
	.datab(add6[10]),
	.datac(gnd),
	.datad(\Add19~46_combout ),
	.cin(\Add20~45 ),
	.combout(\Add20~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add20~46 .lut_mask = 16'hC33C;
defparam \Add20~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\Add20~46_combout ,\Add20~44_combout ,\Add20~42_combout ,\Add20~40_combout ,\Add20~38_combout ,\Add20~36_combout ,\Add20~34_combout ,\Add20~32_combout ,\Add20~30_combout ,\Add20~28_combout ,\Add20~26_combout ,\Add20~24_combout ,\Add20~22_combout ,
\Add20~20_combout ,\Add20~18_combout ,\Add20~16_combout ,\Add20~14_combout ,\Add20~12_combout ,\Add20~10_combout ,\Add20~8_combout ,\Add20~6_combout ,\Add20~4_combout ,\Add20~2_combout ,\Add20~0_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ((\Audio_Controller|audio_out_allowed~q  & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \Audio_Controller|audio_in_available~q ))) # (!\KEY[0]~input_o )

	.dataa(\Audio_Controller|audio_out_allowed~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\Audio_Controller|audio_in_available~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'h2F0F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\KEY[0]~input_o  & !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q 
// )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0A0A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hFF0F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N27
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h44C0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h0FAA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )) # (!\KEY[0]~input_o )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'h5F0F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y37_N21
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h88C0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hF0AA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\KEY[0]~input_o ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h88A0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCCF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N25
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\KEY[0]~input_o ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h88A0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hCCAA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N27
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\KEY[0]~input_o ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h88A0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hCCF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N29
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\KEY[0]~input_o ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h88A0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCCF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y37_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'hD800;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hF0AA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\Add20~46_combout ,\Add20~44_combout ,\Add20~42_combout ,\Add20~40_combout ,\Add20~38_combout ,\Add20~36_combout ,\Add20~34_combout ,\Add20~32_combout ,\Add20~30_combout ,\Add20~28_combout ,\Add20~26_combout ,\Add20~24_combout ,\Add20~22_combout ,
\Add20~20_combout ,\Add20~18_combout ,\Add20~16_combout ,\Add20~14_combout ,\Add20~12_combout ,\Add20~10_combout ,\Add20~8_combout ,\Add20~6_combout ,\Add20~4_combout ,\Add20~2_combout ,\Add20~0_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y39_N17
dffeas \Audio_Controller|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AUD_BCLK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N5
dffeas \Audio_Controller|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout  = (!\Audio_Controller|Audio_Out_Serializer|always4~0_combout  & (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ) # (!\Audio_Controller|Bit_Clock_Edges|last_test_clk~q ))))

	.dataa(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|always4~0_combout ),
	.datac(\Audio_Controller|Bit_Clock_Edges|last_test_clk~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 .lut_mask = 16'h0023;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]) # ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1] & \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout 
// )))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1] & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 .lut_mask = 16'hEAC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout  = (\KEY[0]~input_o  & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout )))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 .lut_mask = 16'hC480;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N3
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [1])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30 .lut_mask = 16'hBB88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout  = ((\Audio_Controller|Audio_Out_Serializer|always4~0_combout  & (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// !\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\Audio_Controller|Audio_Out_Serializer|always4~0_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31 .lut_mask = 16'h555D;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout  = (\Audio_Controller|Audio_Out_Serializer|always4~0_combout ) # (((!\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q  & \Audio_Controller|Bit_Clock_Edges|last_test_clk~q )) # 
// (!\KEY[0]~input_o ))

	.dataa(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.datab(\Audio_Controller|Bit_Clock_Edges|last_test_clk~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|always4~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32 .lut_mask = 16'hF4FF;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N25
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [2])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29 .lut_mask = 16'hBB88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N11
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28 .lut_mask = 16'hEE22;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N13
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [4]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27 .lut_mask = 16'hCCAA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [5])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26 .lut_mask = 16'hBB88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N17
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [6])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N27
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [7]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24 .lut_mask = 16'hEE22;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N5
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [8]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23 .lut_mask = 16'hCCAA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N31
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [9]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22 .lut_mask = 16'hCCAA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N21
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [10])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N23
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [11]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20 .lut_mask = 16'hEE22;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N29
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [12])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N7
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [13]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18 .lut_mask = 16'hCCAA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [14])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N19
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [15])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16 .lut_mask = 16'hBB88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N9
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [16])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15 .lut_mask = 16'hDD88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N21
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [17])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N3
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [18])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N25
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [19])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N15
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [20]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N13
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [21]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10 .lut_mask = 16'hCCAA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N11
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [22])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9 .lut_mask = 16'hBB88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N9
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [23]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N7
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [24])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7 .lut_mask = 16'hBB88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N5
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [25]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N27
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [26]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5 .lut_mask = 16'hEE22;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N1
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [27])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N23
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [28]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3 .lut_mask = 16'hCCAA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N29
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [29]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N19
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [30])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1 .lut_mask = 16'hAACC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N17
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [31])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0 .lut_mask = 16'hDD88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N29
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~31_combout ),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout  = (\KEY[0]~input_o  & \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0 .lut_mask = 16'hAA00;
defparam \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N15
dffeas \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N14
cycloneive_lcell_comb \avc|u0|SCLK~0 (
// Equation(s):
// \avc|u0|SCLK~0_combout  = (\avc|u0|SD_COUNTER [1]) # ((!\avc|u0|SD_COUNTER [2] & ((\avc|u0|SD_COUNTER [3]) # (\avc|u0|SD_COUNTER [4]))))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\avc|u0|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~0 .lut_mask = 16'hAFAE;
defparam \avc|u0|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N4
cycloneive_lcell_comb \avc|u0|SCLK~1 (
// Equation(s):
// \avc|u0|SCLK~1_combout  = (\avc|u0|SCLK~0_combout ) # ((\avc|u0|SD_COUNTER [2] & ((\avc|u0|Selector1~0_combout ) # (!\avc|u0|SD_COUNTER [0]))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|Selector1~0_combout ),
	.datac(\avc|u0|SCLK~0_combout ),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~1 .lut_mask = 16'hF8FA;
defparam \avc|u0|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \avc|u0|SCLK~2 (
// Equation(s):
// \avc|u0|SCLK~2_combout  = (\avc|u0|SD_COUNTER [0] & (\avc|u0|SCLK~1_combout  $ (!\avc|u0|SD[22]~0_combout )))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(\avc|u0|SCLK~1_combout ),
	.datad(\avc|u0|SD[22]~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~2 .lut_mask = 16'hA00A;
defparam \avc|u0|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N6
cycloneive_lcell_comb \avc|u0|SCLK~3 (
// Equation(s):
// \avc|u0|SCLK~3_combout  = (\avc|u0|SD_COUNTER [5] & ((\avc|u0|SCLK~2_combout  & (!\avc|u0|SCLK~1_combout )) # (!\avc|u0|SCLK~2_combout  & (\avc|u0|SCLK~1_combout  & \avc|u0|SCLK~q )))) # (!\avc|u0|SD_COUNTER [5] & (((\avc|u0|SCLK~q ))))

	.dataa(\avc|u0|SCLK~2_combout ),
	.datab(\avc|u0|SCLK~1_combout ),
	.datac(\avc|u0|SCLK~q ),
	.datad(\avc|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\avc|u0|SCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~3 .lut_mask = 16'h62F0;
defparam \avc|u0|SCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N7
dffeas \avc|u0|SCLK (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SCLK~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SCLK .is_wysiwyg = "true";
defparam \avc|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N8
cycloneive_lcell_comb \avc|u0|I2C_SCLK~0 (
// Equation(s):
// \avc|u0|I2C_SCLK~0_combout  = (!\avc|u0|SD_COUNTER [4] & ((\avc|u0|SD_COUNTER [0]) # ((\avc|u0|SD_COUNTER [2]) # (!\avc|u0|Mux0~0_combout ))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [2]),
	.datac(\avc|u0|Mux0~0_combout ),
	.datad(\avc|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\avc|u0|I2C_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|I2C_SCLK~0 .lut_mask = 16'h00EF;
defparam \avc|u0|I2C_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneive_lcell_comb \avc|u0|I2C_SCLK~1 (
// Equation(s):
// \avc|u0|I2C_SCLK~1_combout  = (\avc|u0|I2C_SCLK~0_combout ) # ((\avc|u0|SD_COUNTER [4] & ((!\avc|u0|SD_COUNTER [2]) # (!\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|I2C_SCLK~0_combout ),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\avc|u0|I2C_SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|I2C_SCLK~1 .lut_mask = 16'hBFAA;
defparam \avc|u0|I2C_SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N16
cycloneive_lcell_comb \avc|u0|I2C_SCLK~2 (
// Equation(s):
// \avc|u0|I2C_SCLK~2_combout  = ((\avc|u0|SD_COUNTER [5] & (!\avc|mI2C_CTRL_CLK~q  & \avc|u0|I2C_SCLK~1_combout ))) # (!\avc|u0|SCLK~q )

	.dataa(\avc|u0|SCLK~q ),
	.datab(\avc|u0|SD_COUNTER [5]),
	.datac(\avc|mI2C_CTRL_CLK~q ),
	.datad(\avc|u0|I2C_SCLK~1_combout ),
	.cin(gnd),
	.combout(\avc|u0|I2C_SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|I2C_SCLK~2 .lut_mask = 16'h5D55;
defparam \avc|u0|I2C_SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \CLOCK_27~input (
	.i(CLOCK_27),
	.ibar(gnd),
	.o(\CLOCK_27~input_o ));
// synopsys translate_off
defparam \CLOCK_27~input .bus_hold = "false";
defparam \CLOCK_27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
