<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: legup::VerilogWriter Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('db/df4/classlegup_1_1VerilogWriter.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<div class="title">legup::VerilogWriter Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html" title="VerilogWriter Class. ">VerilogWriter</a> Class.  
 <a href="../../db/df4/classlegup_1_1VerilogWriter.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a134463057df0008aa728fc40475cb763"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a134463057df0008aa728fc40475cb763">VerilogWriter</a> (<a class="el" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a>, <a class="el" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>, std::set&lt; <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * &gt; <a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">AcceleratedFcts</a>)</td></tr>
<tr class="separator:a134463057df0008aa728fc40475cb763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7316196043033e620d07b8c3b5cb038b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7316196043033e620d07b8c3b5cb038b">VerilogWriter</a> (<a class="el" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a>, <a class="el" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>)</td></tr>
<tr class="separator:a7316196043033e620d07b8c3b5cb038b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e76d227506600aa5aa7f1ed4971800"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a66e76d227506600aa5aa7f1ed4971800">print</a> ()</td></tr>
<tr class="separator:a66e76d227506600aa5aa7f1ed4971800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac50c8c8cec659c7b29b35ecdf354c891"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">printRTL</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>)</td></tr>
<tr class="separator:ac50c8c8cec659c7b29b35ecdf354c891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e1d4d3db01f164d7cffe40c46f856f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac7e1d4d3db01f164d7cffe40c46f856f">setRTL</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>)</td></tr>
<tr class="separator:ac7e1d4d3db01f164d7cffe40c46f856f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caf4d4f332a2af24ce02dd8785d5da7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4caf4d4f332a2af24ce02dd8785d5da7">printSignal</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal)</td></tr>
<tr class="separator:a4caf4d4f332a2af24ce02dd8785d5da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c8856e628c8c35a2bbc64ca59691c9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c8856e628c8c35a2bbc64ca59691c9">printRamInstance</a> (<a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R)</td></tr>
<tr class="separator:a57c8856e628c8c35a2bbc64ca59691c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb4c471f57c3dfdd729bf3c6ffbcc54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#acbb4c471f57c3dfdd729bf3c6ffbcc54">printSignalConditionForInstruction</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="separator:acbb4c471f57c3dfdd729bf3c6ffbcc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c3090bbaada08f9cbfa9d5c7bc5973"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a12c3090bbaada08f9cbfa9d5c7bc5973">clearStringStreamBuffer</a> ()</td></tr>
<tr class="separator:a12c3090bbaada08f9cbfa9d5c7bc5973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3ff48db28b8a12ffad532c746d28fe"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aca3ff48db28b8a12ffad532c746d28fe">getStringStreamOut</a> ()</td></tr>
<tr class="separator:aca3ff48db28b8a12ffad532c746d28fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a3d8376e0200ae9763e9c17a6ed9576d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig, unsigned w=0, bool zeroExtend=<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>)</td></tr>
<tr class="separator:a3d8376e0200ae9763e9c17a6ed9576d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6c9a537fbe2be1d9dffae54062df07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5e6c9a537fbe2be1d9dffae54062df07">printValueMinBW</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig, unsigned w, bool zeroExtend)</td></tr>
<tr class="separator:a5e6c9a537fbe2be1d9dffae54062df07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab174bbdb08aa1379ad4814a9da901747"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a> (<a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R)</td></tr>
<tr class="separator:ab174bbdb08aa1379ad4814a9da901747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70976f5343bc38fa84db76842d9491b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad70976f5343bc38fa84db76842d9491b">printCaseFSM</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, std::string assignOp)</td></tr>
<tr class="separator:ad70976f5343bc38fa84db76842d9491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9339a438d1da9c23e67efb8d5a9b6db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9339a438d1da9c23e67efb8d5a9b6db">caseConditions</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *condition, std::vector&lt; <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> * &gt; &amp;clausesToKeep)</td></tr>
<tr class="separator:ae9339a438d1da9c23e67efb8d5a9b6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5cf765ad6efdfc5067cca95b5784f46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab5cf765ad6efdfc5067cca95b5784f46">getStateName</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *condition, std::string &amp;param)</td></tr>
<tr class="separator:ab5cf765ad6efdfc5067cca95b5784f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b513fac754af5b581c294ebab110c8a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a8b513fac754af5b581c294ebab110c8a">printComments</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, std::string prefix=&quot;&quot;)</td></tr>
<tr class="separator:a8b513fac754af5b581c294ebab110c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827d99cfeea7b57891e3c3ef917e69ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a827d99cfeea7b57891e3c3ef917e69ed">printIndividualCondition</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, int conditionNum, std::string assignOp, bool printCmnts)</td></tr>
<tr class="separator:a827d99cfeea7b57891e3c3ef917e69ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c232c1224ea75b47adfb8dccb97abe7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7c232c1224ea75b47adfb8dccb97abe7">printConditions</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, std::string assignOp)</td></tr>
<tr class="separator:a7c232c1224ea75b47adfb8dccb97abe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e9858dba524a49282ae2ec860367d3"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa3e9858dba524a49282ae2ec860367d3">bitsForSignalAndModuleName</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig, std::string name)</td></tr>
<tr class="separator:aa3e9858dba524a49282ae2ec860367d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f31586b37d8456fdffd1919b3adbcf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f31586b37d8456fdffd1919b3adbcf">printModuleInstance</a> (std::stringstream &amp;<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *mod)</td></tr>
<tr class="separator:ac4f31586b37d8456fdffd1919b3adbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29a1bd5486b35356c56c6b6faa3c13e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#af29a1bd5486b35356c56c6b6faa3c13e">printMemCtrlModuleHeader</a> ()</td></tr>
<tr class="separator:af29a1bd5486b35356c56c6b6faa3c13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e811d2b069c8ae54ed0c5c5b6bff90c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5e811d2b069c8ae54ed0c5c5b6bff90c">printMemCtrlVariablesSignals</a> (std::string postfix)</td></tr>
<tr class="separator:a5e811d2b069c8ae54ed0c5c5b6bff90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd86f9241af045c85b06de13f81cf99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1dd86f9241af045c85b06de13f81cf99">printMemCtrlVariables</a> ()</td></tr>
<tr class="separator:a1dd86f9241af045c85b06de13f81cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f64d47edad251730795a487293680a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1f64d47edad251730795a487293680a7">printMemCtrlRAMs</a> ()</td></tr>
<tr class="separator:a1f64d47edad251730795a487293680a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d0b5b515eacc0692d2c475634ac386"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a30d0b5b515eacc0692d2c475634ac386">printAddrAlignmentCheck</a> (std::string postfix)</td></tr>
<tr class="separator:a30d0b5b515eacc0692d2c475634ac386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac37c3c1c80db43aa4d37889c89073d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7ac37c3c1c80db43aa4d37889c89073d">printPrevAddr</a> (<a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R, std::string postfix, std::string name)</td></tr>
<tr class="separator:a7ac37c3c1c80db43aa4d37889c89073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262870fb43f776e8caceaa088eb79ec2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a262870fb43f776e8caceaa088eb79ec2">printAlwaysTrigger</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *driver)</td></tr>
<tr class="separator:a262870fb43f776e8caceaa088eb79ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f39da75753ab5d3851dada0814a7fdc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4f39da75753ab5d3851dada0814a7fdc">isConst</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig)</td></tr>
<tr class="separator:a4f39da75753ab5d3851dada0814a7fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d03da7bcb22b13ce24b3a9a6dd624c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a90d03da7bcb22b13ce24b3a9a6dd624c">printTop</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *<a class="el" href="../../da/d91/namespacelegup.html#a9be4d166a8cf2bcf5b20ffb8adb19d31">F</a>)</td></tr>
<tr class="separator:a90d03da7bcb22b13ce24b3a9a6dd624c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e33f3537c9c600ffffb1a2187dc33c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac2e33f3537c9c600ffffb1a2187dc33c">printRAMModule</a> ()</td></tr>
<tr class="separator:ac2e33f3537c9c600ffffb1a2187dc33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9513068f71993bfbc11d81907d2d0561"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a9513068f71993bfbc11d81907d2d0561">printInferredRAMModule</a> (bool readonly)</td></tr>
<tr class="separator:a9513068f71993bfbc11d81907d2d0561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceedeef11975e7812a2fb456966c1d9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aceedeef11975e7812a2fb456966c1d9e">printAltSyncRAMModule</a> (bool readonly)</td></tr>
<tr class="separator:aceedeef11975e7812a2fb456966c1d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68240794c412abb2d3ee5dc643d40f84"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a68240794c412abb2d3ee5dc643d40f84">printPLLModule</a> ()</td></tr>
<tr class="separator:a68240794c412abb2d3ee5dc643d40f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1636dc3f0ab450820dca4fba922aed9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa1636dc3f0ab450820dca4fba922aed9">printClkFollowerModule</a> ()</td></tr>
<tr class="separator:aa1636dc3f0ab450820dca4fba922aed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad905df33f35a3d791cf4f6c4dc56d6e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad905df33f35a3d791cf4f6c4dc56d6e8">printMultipumpModule</a> ()</td></tr>
<tr class="separator:ad905df33f35a3d791cf4f6c4dc56d6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3957d44c0d5077e191cd90bf5f2d5267"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3957d44c0d5077e191cd90bf5f2d5267">printDebugModule</a> ()</td></tr>
<tr class="separator:a3957d44c0d5077e191cd90bf5f2d5267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f49857e4aa360f6843d9e8ee5dbc45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f49857e4aa360f6843d9e8ee5dbc45">printDebugModuleInstance</a> (std::string postfix)</td></tr>
<tr class="separator:ac4f49857e4aa360f6843d9e8ee5dbc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae16d6947de6ff8d55e06a802d46930"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aeae16d6947de6ff8d55e06a802d46930">printDebugModuleSignals</a> (std::string postfix)</td></tr>
<tr class="separator:aeae16d6947de6ff8d55e06a802d46930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2c1f62adff7a1556a68fda552ae862"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3b2c1f62adff7a1556a68fda552ae862">printArbiterModule</a> ()</td></tr>
<tr class="separator:a3b2c1f62adff7a1556a68fda552ae862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8294223c9c5ad51e373a11038abf31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#afa8294223c9c5ad51e373a11038abf31">printPriorityArbiterModule</a> ()</td></tr>
<tr class="separator:afa8294223c9c5ad51e373a11038abf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685cccc0ab406e1baebffcc6d827f354"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a685cccc0ab406e1baebffcc6d827f354">printMemoryControllerSignals</a> (std::string postfix)</td></tr>
<tr class="separator:a685cccc0ab406e1baebffcc6d827f354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c2a769ae36fbdb83dde12743aa7cdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a07c2a769ae36fbdb83dde12743aa7cdc">printMemoryController</a> ()</td></tr>
<tr class="separator:a07c2a769ae36fbdb83dde12743aa7cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c0d8585880be42a5a89ffae3721722"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c0d8585880be42a5a89ffae3721722">printMIFFiles</a> ()</td></tr>
<tr class="separator:a57c0d8585880be42a5a89ffae3721722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47ab4a6d71aeebaaf832a6fec7f193b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab47ab4a6d71aeebaaf832a6fec7f193b">printSimpleMemoryController</a> ()</td></tr>
<tr class="separator:ab47ab4a6d71aeebaaf832a6fec7f193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdf8565eac493b3a9fc2bd9d42f3669"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a8bdf8565eac493b3a9fc2bd9d42f3669">currentBoardHasPin</a> (std::string pinName)</td></tr>
<tr class="separator:a8bdf8565eac493b3a9fc2bd9d42f3669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93df529f9530c0ecba18263c3a71917f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a93df529f9530c0ecba18263c3a71917f">printBoardPortList</a> ()</td></tr>
<tr class="separator:a93df529f9530c0ecba18263c3a71917f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03daef09a2949d4d9a2607642fbb74c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa03daef09a2949d4d9a2607642fbb74c">printBoardSignalDeclarations</a> ()</td></tr>
<tr class="separator:aa03daef09a2949d4d9a2607642fbb74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa73c700b2898119599a1eb521445503"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aaa73c700b2898119599a1eb521445503">printBoardLogic</a> ()</td></tr>
<tr class="separator:aaa73c700b2898119599a1eb521445503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7aed963c52afce172dd92d96ec615b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7c7aed963c52afce172dd92d96ec615b">printBoardTopSignals</a> ()</td></tr>
<tr class="separator:a7c7aed963c52afce172dd92d96ec615b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1de550110daa00ed770820df6cb1b2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1de550110daa00ed770820df6cb1b2a">printVerilogAtSpaceSeparatedPaths</a> (char *)</td></tr>
<tr class="separator:ae1de550110daa00ed770820df6cb1b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c31969a2a508472f55da0a18f040547"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1c31969a2a508472f55da0a18f040547">printDebuggerInstance</a> ()</td></tr>
<tr class="separator:a1c31969a2a508472f55da0a18f040547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8fef2723ec3ad0aa8358cc03ebb8a73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa8fef2723ec3ad0aa8358cc03ebb8a73">printTraceSchedulerInstance</a> ()</td></tr>
<tr class="separator:aa8fef2723ec3ad0aa8358cc03ebb8a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d399fa508929d6a9fb617df61482241"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d399fa508929d6a9fb617df61482241">printDbgStateMuxer</a> ()</td></tr>
<tr class="separator:a3d399fa508929d6a9fb617df61482241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339a74deb0d450ce44a6a7eecdd2648c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a339a74deb0d450ce44a6a7eecdd2648c">printBoardUtils</a> ()</td></tr>
<tr class="separator:a339a74deb0d450ce44a6a7eecdd2648c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcae2b876a32f9118897e064709373a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#afcae2b876a32f9118897e064709373a3">printBoardTops</a> ()</td></tr>
<tr class="separator:afcae2b876a32f9118897e064709373a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257cd8998175e762dab5d683a4d9166b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a257cd8998175e762dab5d683a4d9166b">printDE2</a> ()</td></tr>
<tr class="separator:a257cd8998175e762dab5d683a4d9166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbad83f35306334561c2367fc1cef0ba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#afbad83f35306334561c2367fc1cef0ba">printDE4</a> ()</td></tr>
<tr class="separator:afbad83f35306334561c2367fc1cef0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497cff61b4537ee607ef0eb25cfa6b89"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a497cff61b4537ee607ef0eb25cfa6b89">printHex</a> ()</td></tr>
<tr class="separator:a497cff61b4537ee607ef0eb25cfa6b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ae4fcd4d635f68cb9912155e646620"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a22ae4fcd4d635f68cb9912155e646620">printVerilog</a> (std::stringstream &amp;<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> HwModule *module)</td></tr>
<tr class="separator:a22ae4fcd4d635f68cb9912155e646620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ae0fb4e44c8d6afeca4306fd87c9f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad4ae0fb4e44c8d6afeca4306fd87c9f6">printModuleDeclaration</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *<a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>)</td></tr>
<tr class="separator:ad4ae0fb4e44c8d6afeca4306fd87c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69ff0e94b94530abd80c65a8406b836"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa69ff0e94b94530abd80c65a8406b836">printVerilogTestbench</a> ()</td></tr>
<tr class="separator:aa69ff0e94b94530abd80c65a8406b836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a76c30bd109a3d17b7a07d3d6b3e71d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0a76c30bd109a3d17b7a07d3d6b3e71d">printMemoryVariablesSignals</a> (std::string busName, std::string inputPrefix, std::string outputPrefix, std::string postfix)</td></tr>
<tr class="separator:a0a76c30bd109a3d17b7a07d3d6b3e71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bfc63e5fe70df86507fc5f436913f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a04bfc63e5fe70df86507fc5f436913f2">printMemoryVariables</a> (bool top)</td></tr>
<tr class="separator:a04bfc63e5fe70df86507fc5f436913f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d736d5805a03d3e80b03a6ee0c7c568"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d736d5805a03d3e80b03a6ee0c7c568">printBlankDefaultCase</a> (std::string <a class="el" href="../../d2/dd2/structindent.html">indent</a>)</td></tr>
<tr class="separator:a3d736d5805a03d3e80b03a6ee0c7c568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4065f9ce39ce6b5b94f4fc485a5654e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4065f9ce39ce6b5b94f4fc485a5654e3">printRAMTag</a> (<a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R, std::string postfix)</td></tr>
<tr class="separator:a4065f9ce39ce6b5b94f4fc485a5654e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80552d3c5eb7dcf4241d7a555cde4b9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a80552d3c5eb7dcf4241d7a555cde4b9f">printRAMSignals</a> (std::string postfix)</td></tr>
<tr class="separator:a80552d3c5eb7dcf4241d7a555cde4b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd927c064efc448dd23636d74199a814"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#abd927c064efc448dd23636d74199a814">printRAMSignalsHelper</a> (std::string postfix, std::string name, unsigned datawidth, std::string tag, bool isStruct)</td></tr>
<tr class="separator:abd927c064efc448dd23636d74199a814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba041a3840c12b859226c137c77874c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#abba041a3840c12b859226c137c77874c">printPrevTagCase</a> (std::string postfix)</td></tr>
<tr class="separator:abba041a3840c12b859226c137c77874c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad756d7f9ed519bb9d7061b012a59420c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad756d7f9ed519bb9d7061b012a59420c">printRAMTagCase</a> (std::string postfix)</td></tr>
<tr class="separator:ad756d7f9ed519bb9d7061b012a59420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198b88515da8ff44acd3a14a20ecb07f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a198b88515da8ff44acd3a14a20ecb07f">printModuleHeader</a> ()</td></tr>
<tr class="separator:a198b88515da8ff44acd3a14a20ecb07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae044a12a5737934692f7223a6188c75f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae044a12a5737934692f7223a6188c75f">printVerilogOperator</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *op, unsigned w=0)</td></tr>
<tr class="separator:ae044a12a5737934692f7223a6188c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5ba0308116405136115d83d35c1fce"><td class="memItemLeft" align="right" valign="top">std::vector&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3e5ba0308116405136115d83d35c1fce">parseDisplayString</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::string &amp;display_string)</td></tr>
<tr class="separator:a3e5ba0308116405136115d83d35c1fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c345c306b0141575c6fa525d33b63c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1c345c306b0141575c6fa525d33b63c">printDisplayString</a> (std::string display_string)</td></tr>
<tr class="separator:ae1c345c306b0141575c6fa525d33b63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9fedc4e174bfc8c845504f187c17907"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9fedc4e174bfc8c845504f187c17907">printDisplay</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *op)</td></tr>
<tr class="separator:ae9fedc4e174bfc8c845504f187c17907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc98b894fb6a5c4433b76e4850ca97f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a2dc98b894fb6a5c4433b76e4850ca97f">printVerilogOpcode</a> (<a class="el" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1f">RTLOp::Opcode</a> opcode)</td></tr>
<tr class="separator:a2dc98b894fb6a5c4433b76e4850ca97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd479c39099e2b4649877928117acc3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aadd479c39099e2b4649877928117acc3">printTopHybrid</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *<a class="el" href="../../da/d91/namespacelegup.html#a9be4d166a8cf2bcf5b20ffb8adb19d31">F</a>, unsigned dataSize)</td></tr>
<tr class="separator:aadd479c39099e2b4649877928117acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850620ade95f12cce16de2b20a598a44"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a850620ade95f12cce16de2b20a598a44">printMemTag</a> (unsigned dataSize)</td></tr>
<tr class="separator:a850620ade95f12cce16de2b20a598a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f49a1bc9623ec6d0e3a42d6125073bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f49a1bc9623ec6d0e3a42d6125073bf">printGlobalTags</a> (<a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R)</td></tr>
<tr class="separator:a6f49a1bc9623ec6d0e3a42d6125073bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645d3b7e9be9e2ebae65a3cbecf9a3dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a645d3b7e9be9e2ebae65a3cbecf9a3dd">printLocalTags</a> (<a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R, unsigned dataSize, unsigned &amp;tagIndex)</td></tr>
<tr class="separator:a645d3b7e9be9e2ebae65a3cbecf9a3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd96f6732edef3ce39d6c0ce2be5c3f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0cd96f6732edef3ce39d6c0ce2be5c3f">printAvalonInterface</a> (std::string ModuleName)</td></tr>
<tr class="separator:a0cd96f6732edef3ce39d6c0ce2be5c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4677f6fa60199a45f4d61c66bc41203a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4677f6fa60199a45f4d61c66bc41203a">getAvalonBusWidth</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *<a class="el" href="../../da/d91/namespacelegup.html#a9be4d166a8cf2bcf5b20ffb8adb19d31">F</a>)</td></tr>
<tr class="separator:a4677f6fa60199a45f4d61c66bc41203a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df623ea5094527a1985493abc2cbfe5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0df623ea5094527a1985493abc2cbfe5">printIODeclarations</a> (int AddressBusWidth)</td></tr>
<tr class="separator:a0df623ea5094527a1985493abc2cbfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af429f563862e65ac49dee88d73c89e72"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#af429f563862e65ac49dee88d73c89e72">printSignalDeclarations</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *<a class="el" href="../../da/d91/namespacelegup.html#a9be4d166a8cf2bcf5b20ffb8adb19d31">F</a>, std::vector&lt; int &gt; &amp;arg_bitwidth)</td></tr>
<tr class="separator:af429f563862e65ac49dee88d73c89e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb782cae126a04e89892ed2443e9cb4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7eb782cae126a04e89892ed2443e9cb4">printArgumentSignalDeclarations</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *<a class="el" href="../../da/d91/namespacelegup.html#a9be4d166a8cf2bcf5b20ffb8adb19d31">F</a>, std::vector&lt; int &gt; &amp;arg_bitwidth)</td></tr>
<tr class="separator:a7eb782cae126a04e89892ed2443e9cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d817e6cdbfdff3ac292ed4500211ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#af6d817e6cdbfdff3ac292ed4500211ac">printAssignStatements</a> (int <a class="el" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, bool return64, bool isParallel)</td></tr>
<tr class="separator:af6d817e6cdbfdff3ac292ed4500211ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61817fa57c0dbad04090265ee8624b2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a61817fa57c0dbad04090265ee8624b2f">printACCELassignStatements</a> (bool isParallel)</td></tr>
<tr class="separator:a61817fa57c0dbad04090265ee8624b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a159e57ddfd89cc63df9b589a4072e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a30a159e57ddfd89cc63df9b589a4072e">printMemoryAssignStatements</a> (int <a class="el" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, bool return64, bool isParallel)</td></tr>
<tr class="separator:a30a159e57ddfd89cc63df9b589a4072e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58979f0e95c04aab5c1418ffd8b9b721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a58979f0e95c04aab5c1418ffd8b9b721">printArgsReceivers</a> (int <a class="el" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::vector&lt; int &gt; &amp;arg_bitwidth)</td></tr>
<tr class="separator:a58979f0e95c04aab5c1418ffd8b9b721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dab50c53a9428f85a8f2e856d74c581"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a9dab50c53a9428f85a8f2e856d74c581">printStartDoneSignals</a> ()</td></tr>
<tr class="separator:a9dab50c53a9428f85a8f2e856d74c581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde07c7b494ca55f22aabc0394cc4c9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#adde07c7b494ca55f22aabc0394cc4c9d">printMemorySignals</a> ()</td></tr>
<tr class="separator:adde07c7b494ca55f22aabc0394cc4c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43db35e2e6a00a892ff264a1d40deb6b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a43db35e2e6a00a892ff264a1d40deb6b">printMemoryRegisters</a> (std::string postfix)</td></tr>
<tr class="separator:a43db35e2e6a00a892ff264a1d40deb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc03e6e3ba91a3b8b90e378a61bf7d0d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#afc03e6e3ba91a3b8b90e378a61bf7d0d">printReturnValSignals</a> (bool return64, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *<a class="el" href="../../da/d91/namespacelegup.html#a9be4d166a8cf2bcf5b20ffb8adb19d31">F</a>, bool isParallel)</td></tr>
<tr class="separator:afc03e6e3ba91a3b8b90e378a61bf7d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f75a2a2dd468cf35dae152ad3ee4e24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f75a2a2dd468cf35dae152ad3ee4e24">printMemoryControllerInstance</a> ()</td></tr>
<tr class="separator:a6f75a2a2dd468cf35dae152ad3ee4e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49105630efc067ba4a873e5c8e8c9cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac49105630efc067ba4a873e5c8e8c9cf">printAccelInstance</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *<a class="el" href="../../da/d91/namespacelegup.html#a9be4d166a8cf2bcf5b20ffb8adb19d31">F</a>, int <a class="el" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, bool voidtype)</td></tr>
<tr class="separator:ac49105630efc067ba4a873e5c8e8c9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628fc49a75e26c6c2e5e0b6773f3a340"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a628fc49a75e26c6c2e5e0b6773f3a340">searchMIPSAddress</a> (<a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R)</td></tr>
<tr class="separator:a628fc49a75e26c6c2e5e0b6773f3a340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf9516fbbfb6b86c2bd22e83b326763"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aebf9516fbbfb6b86c2bd22e83b326763">parseMIPSdisassembly</a> ()</td></tr>
<tr class="separator:aebf9516fbbfb6b86c2bd22e83b326763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae677755ce7d064568a7a91f528a92b3a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae677755ce7d064568a7a91f528a92b3a">printModelsimSignals</a> (bool voidtype)</td></tr>
<tr class="separator:ae677755ce7d064568a7a91f528a92b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3562bc0cf0d1f3d09df31e9b0e6470a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3562bc0cf0d1f3d09df31e9b0e6470a2">printDeclaration</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal)</td></tr>
<tr class="separator:a3562bc0cf0d1f3d09df31e9b0e6470a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef4da340b2149fcaaf0080f270f561d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ef4da340b2149fcaaf0080f270f561d">printVerilogBitwidthPrefix</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig)</td></tr>
<tr class="separator:a4ef4da340b2149fcaaf0080f270f561d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442512d9924f6c8a7ea9f5f429b3d5c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a442512d9924f6c8a7ea9f5f429b3d5c0">printMainInstance</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> bool usesPthreads)</td></tr>
<tr class="separator:a442512d9924f6c8a7ea9f5f429b3d5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba560c7d8626aa3a7db6610c002098e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a8ba560c7d8626aa3a7db6610c002098e">printLockInstance</a> (int lockIndex)</td></tr>
<tr class="separator:a8ba560c7d8626aa3a7db6610c002098e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681dd9ff17e4a4e6f481c31d13edcdd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a681dd9ff17e4a4e6f481c31d13edcdd9">printLockModule</a> ()</td></tr>
<tr class="separator:a681dd9ff17e4a4e6f481c31d13edcdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479f8ccb8bbcc6e007d72b3efab747f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a479f8ccb8bbcc6e007d72b3efab747f0">printBarrierInstance</a> (int barrierIndex)</td></tr>
<tr class="separator:a479f8ccb8bbcc6e007d72b3efab747f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af999e3656328535870ce94f1e153ac77"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#af999e3656328535870ce94f1e153ac77">printBarrierModule</a> ()</td></tr>
<tr class="separator:af999e3656328535870ce94f1e153ac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf7023190bb8841bb03e0cdf687a7a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aebf7023190bb8841bb03e0cdf687a7a1">printMemoryDataReadySignals</a> ()</td></tr>
<tr class="separator:aebf7023190bb8841bb03e0cdf687a7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b15484f1fa2c5691b5ea5c6b4e8c1b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5b15484f1fa2c5691b5ea5c6b4e8c1b4">printMemoryDataReceivers</a> ()</td></tr>
<tr class="separator:a5b15484f1fa2c5691b5ea5c6b4e8c1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd0d5639ac773a3207c2da4a019d1ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aecd0d5639ac773a3207c2da4a019d1ef">printMemoryShiftRegisters</a> (std::string postfix)</td></tr>
<tr class="separator:aecd0d5639ac773a3207c2da4a019d1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28891f213f9ae1627bb948007d569c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa28891f213f9ae1627bb948007d569c7">printMemoryControllerAssignStatements</a> (std::string postfix)</td></tr>
<tr class="separator:aa28891f213f9ae1627bb948007d569c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1b485d15c6c3cf3572e5dbf4737564"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aea1b485d15c6c3cf3572e5dbf4737564">printMemoryDataSignals</a> ()</td></tr>
<tr class="separator:aea1b485d15c6c3cf3572e5dbf4737564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc408aa1bed782a0eafccf91e4a6fff0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#afc408aa1bed782a0eafccf91e4a6fff0">printMemoryStateMachine</a> ()</td></tr>
<tr class="separator:afc408aa1bed782a0eafccf91e4a6fff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015571c63b15a010fed98d69fa3e945d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a015571c63b15a010fed98d69fa3e945d">printMemoryDataReceivers</a> (std::string postfix)</td></tr>
<tr class="separator:a015571c63b15a010fed98d69fa3e945d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10977c451c930519e418b9185c8f5ff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae10977c451c930519e418b9185c8f5ff">printMemorySignalDeclarations</a> (std::string postfix)</td></tr>
<tr class="separator:ae10977c451c930519e418b9185c8f5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6689a384a6c440ce7b12a25c1db0602"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac6689a384a6c440ce7b12a25c1db0602">printoffChipMemoryFlags</a> (std::string postfix)</td></tr>
<tr class="separator:ac6689a384a6c440ce7b12a25c1db0602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7de2b5090255871b289845fb6e5247"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3f7de2b5090255871b289845fb6e5247">printSynchronizationControllerVariables</a> ()</td></tr>
<tr class="separator:a3f7de2b5090255871b289845fb6e5247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585ec64a980599f6a3aeb519c014ed1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a585ec64a980599f6a3aeb519c014ed1f">printSynchronizationControllerInstance</a> ()</td></tr>
<tr class="separator:a585ec64a980599f6a3aeb519c014ed1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5751ba4701402fcb53a7d1ec410155b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5751ba4701402fcb53a7d1ec410155b1">printSynchronizationController</a> ()</td></tr>
<tr class="separator:a5751ba4701402fcb53a7d1ec410155b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1d8b42b146764430405c40766d149f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1d1d8b42b146764430405c40766d149f">printSyncCtrlModuleHeader</a> ()</td></tr>
<tr class="separator:a1d1d8b42b146764430405c40766d149f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3957055353b8aede76a9cfff1dba7e55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3957055353b8aede76a9cfff1dba7e55">printSyncCtrlVariables</a> ()</td></tr>
<tr class="separator:a3957055353b8aede76a9cfff1dba7e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9caf38b9bca3fdb8234775ba8b178908"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a9caf38b9bca3fdb8234775ba8b178908">printSyncCtrlCoresVariables</a> ()</td></tr>
<tr class="separator:a9caf38b9bca3fdb8234775ba8b178908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af206c3ccde572b7b0978f77e894c9c73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#af206c3ccde572b7b0978f77e894c9c73">printSyncCtrlSignals</a> ()</td></tr>
<tr class="separator:af206c3ccde572b7b0978f77e894c9c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375ed130e4b83a56b1d36bf04c6bbdde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a375ed130e4b83a56b1d36bf04c6bbdde">printSyncCtrlCoreInstances</a> ()</td></tr>
<tr class="separator:a375ed130e4b83a56b1d36bf04c6bbdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146ca6107b93358faff799f22b51f2e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a146ca6107b93358faff799f22b51f2e1">printSyncTagCase</a> (std::string syncType)</td></tr>
<tr class="separator:a146ca6107b93358faff799f22b51f2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac696580d5460a68a5b41ae2a5e64f0db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac696580d5460a68a5b41ae2a5e64f0db">printSyncTag</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::string syncType, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> int index)</td></tr>
<tr class="separator:ac696580d5460a68a5b41ae2a5e64f0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575691c88d08d358492e7cb4c20328a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a575691c88d08d358492e7cb4c20328a4">printSynchronizationControllerShiftReg</a> (std::string postfix)</td></tr>
<tr class="separator:a575691c88d08d358492e7cb4c20328a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749b44274450d2d4d6217d801b608e8a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a749b44274450d2d4d6217d801b608e8a">printSynchronizationControllerVariableDeclarations</a> ()</td></tr>
<tr class="separator:a749b44274450d2d4d6217d801b608e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0160011b5894d8415bcb8f382614f5f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0160011b5894d8415bcb8f382614f5f4">printSynchronizationControllerMuxLogic</a> ()</td></tr>
<tr class="separator:a0160011b5894d8415bcb8f382614f5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65524bacb524b70d1ad3d42417e8d978"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a65524bacb524b70d1ad3d42417e8d978">getMemoryOutputRegisters</a> ()</td></tr>
<tr class="separator:a65524bacb524b70d1ad3d42417e8d978"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a71cd4be50b24261b635158145c3070f8"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a71cd4be50b24261b635158145c3070f8">indent</a></td></tr>
<tr class="separator:a71cd4be50b24261b635158145c3070f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7c5d55b77087515318cc7501e73231"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a></td></tr>
<tr class="separator:a7d7c5d55b77087515318cc7501e73231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d311609231df919667106b3dbaa345"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a></td></tr>
<tr class="separator:a45d311609231df919667106b3dbaa345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea05027b1edd179458fb56cf076825b"><td class="memItemLeft" align="right" valign="top">std::stringstream&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a></td></tr>
<tr class="separator:a0ea05027b1edd179458fb56cf076825b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f84aea3c20c08bb2ce66c37fd84e3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a></td></tr>
<tr class="separator:ad0f84aea3c20c08bb2ce66c37fd84e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5894786261007145247a5d12a2e7e6a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a></td></tr>
<tr class="separator:a5894786261007145247a5d12a2e7e6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6a95ae86edfeb2175d33498d413f31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::set&lt; <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">AcceleratedFcts</a></td></tr>
<tr class="separator:aec6a95ae86edfeb2175d33498d413f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91d92d7d9ee328c1e3b8cc841727fb7"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a></td></tr>
<tr class="separator:ae91d92d7d9ee328c1e3b8cc841727fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff522e0944082099bc2de1bcdbd7877"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, <br class="typebreak"/>
std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">globalAddresses</a></td></tr>
<tr class="separator:a4ff522e0944082099bc2de1bcdbd7877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e6cea4c60fb0da862ac1b2774b3c50"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a></td></tr>
<tr class="separator:ab8e6cea4c60fb0da862ac1b2774b3c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html" title="VerilogWriter Class. ">VerilogWriter</a> Class. </p>
<p><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html" title="VerilogWriter Class. ">VerilogWriter</a> - Prints the Verilog for a <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html" title="RTL module. ">RTLModule</a>. Also handles printing memory controller, test suite, and avalon interface </p>

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00033">33</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a134463057df0008aa728fc40475cb763"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">legup::VerilogWriter::VerilogWriter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>StreamOut</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *&#160;</td>
          <td class="paramname"><em>alloc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::set&lt; <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * &gt;&#160;</td>
          <td class="paramname"><em>AcceleratedFcts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00036">36</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                      : <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a>(StreamOut), <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>),</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">AcceleratedFcts</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">AcceleratedFcts</a>), <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>(<span class="keyword">false</span>) {}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aec6a95ae86edfeb2175d33498d413f31"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">legup::VerilogWriter::AcceleratedFcts</a></div><div class="ttdeci">const std::set&lt; const Function * &gt; AcceleratedFcts</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00201">VerilogWriter.h:201</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a45d311609231df919667106b3dbaa345"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">legup::VerilogWriter::StreamOut</a></div><div class="ttdeci">raw_ostream &amp; StreamOut</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00197">VerilogWriter.h:197</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7316196043033e620d07b8c3b5cb038b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">legup::VerilogWriter::VerilogWriter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>StreamOut</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *&#160;</td>
          <td class="paramname"><em>alloc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00039">39</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                                             : <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a>(StreamOut),</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                             <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>), <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>(<span class="keyword">false</span>) {}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a45d311609231df919667106b3dbaa345"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">legup::VerilogWriter::StreamOut</a></div><div class="ttdeci">raw_ostream &amp; StreamOut</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00197">VerilogWriter.h:197</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aa3e9858dba524a49282ae2ec860367d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string legup::VerilogWriter::bitsForSignalAndModuleName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06602">6602</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;                                                                      {</div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;</div>
<div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;    <a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">PropagatingSignals</a> *ps = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>();</div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> bits = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;</div>
<div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;    std::vector&lt;PropagatingSignal *&gt; signals =</div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;        ps-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">getPropagatingSignalsForFunctionNamed</a>(<a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a>);</div>
<div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;</div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;    <span class="keywordflow">if</span> (!signals.empty()) {</div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;        <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator it = signals.begin();</div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;             it != signals.end(); ++it) {</div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;            <span class="keywordflow">if</span> ((*it)-&gt;getName() == sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>()) {</div>
<div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;                bits = (*it)-&gt;getSignal()-&gt;getWidth().str();</div>
<div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;            }</div>
<div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;        }</div>
<div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;    }</div>
<div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;    <span class="keywordflow">return</span> bits;</div>
<div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_acf8c1ba8b0490e1926f517c3671b451c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">legup::PropagatingSignals::getPropagatingSignalsForFunctionNamed</a></div><div class="ttdeci">std::vector&lt; PropagatingSignal * &gt; getPropagatingSignalsForFunctionNamed(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01228">Allocation.cpp:1228</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">legup::PropagatingSignals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00502">Allocation.h:502</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae9339a438d1da9c23e67efb8d5a9b6db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::caseConditions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>condition</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>clausesToKeep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06696">6696</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;                                                                           {</div>
<div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;</div>
<div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;    <span class="keywordflow">if</span> (!condition-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>())</div>
<div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;</div>
<div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *op = (<span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *)condition;</div>
<div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;</div>
<div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;    <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>())</div>
<div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9339a438d1da9c23e67efb8d5a9b6db">caseConditions</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), clausesToKeep);</div>
<div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;</div>
<div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;    <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>())</div>
<div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9339a438d1da9c23e67efb8d5a9b6db">caseConditions</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1), clausesToKeep);</div>
<div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;</div>
<div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;    <span class="keywordflow">if</span> (!op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>() &amp;&amp; !op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>()) {</div>
<div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;</div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;        <span class="keywordflow">if</span> ((op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() != <span class="stringliteral">&quot;cur_state&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;            (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() != <span class="stringliteral">&quot;memory_controller_waitrequest&quot;</span>)) {</div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;            clausesToKeep.push_back(condition);</div>
<div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;        }</div>
<div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;    }</div>
<div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae9339a438d1da9c23e67efb8d5a9b6db"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9339a438d1da9c23e67efb8d5a9b6db">legup::VerilogWriter::caseConditions</a></div><div class="ttdeci">void caseConditions(const RTLSignal *condition, std::vector&lt; const RTLSignal * &gt; &amp;clausesToKeep)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06696">VerilogWriter.cpp:6696</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_aeb546e515fd11ebf5f81ffcc9be1fff9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">legup::RTLSignal::isOp</a></div><div class="ttdeci">virtual bool isOp() const </div><div class="ttdoc">Is the RTLSignal an RTLOp? </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00132">RTL.h:132</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html">legup::RTLOp</a></div><div class="ttdoc">RTLOp. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00220">RTL.h:220</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_af0f12e9fd7f477d2dae9ba4ef6564651"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">legup::RTLOp::getOperand</a></div><div class="ttdeci">const RTLSignal * getOperand(int i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00287">RTL.h:287</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a12c3090bbaada08f9cbfa9d5c7bc5973"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::clearStringStreamBuffer </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00051">51</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{ this-&gt;<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a>.str(<span class="stringliteral">&quot;&quot;</span>); }</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8bdf8565eac493b3a9fc2bd9d42f3669"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool legup::VerilogWriter::currentBoardHasPin </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>pinName</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01580">1580</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                                                        {</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <span class="keywordtype">char</span> *qsfPaths = <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">getenv</a>(<span class="stringliteral">&quot;BOARD_QSF_FILE_PATHS&quot;</span>);</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    std::vector&lt;std::string&gt; paths = <a class="code" href="../../da/d91/namespacelegup.html#ab703ef0430e5b72d09a2ee329b566869">split</a>(qsfPaths, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    ifstream verilogFile;</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> line;</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> boardQSFFileName = <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a02d25af32407a6ca52ed5cdaaa5766ae">getFPGABoard</a>() + <span class="stringliteral">&quot;.qsf&quot;</span>;</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;std::string&gt;::iterator it = paths.begin();</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;         it != paths.end(); ++it) {</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;        <span class="keywordflow">if</span> (it-&gt;find(boardQSFFileName) != std::string::npos) {</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;            verilogFile.open(it-&gt;c_str());</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;            <span class="keywordflow">while</span> (getline(verilogFile, line)) {</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;                <span class="keywordflow">if</span> (line.find(pinName) != std::string::npos) {</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;                    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;                }</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;            }</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;        }</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    }</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;}</div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacelegup_html_ab703ef0430e5b72d09a2ee329b566869"><div class="ttname"><a href="../../da/d91/namespacelegup.html#ab703ef0430e5b72d09a2ee329b566869">legup::split</a></div><div class="ttdeci">std::vector&lt; std::string &gt; &amp; split(const std::string &amp;s, char delim, std::vector&lt; std::string &gt; &amp;elems)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00140">Target/Verilog/utils.cpp:140</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a02d25af32407a6ca52ed5cdaaa5766ae"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a02d25af32407a6ca52ed5cdaaa5766ae">legup::LegupConfig::getFPGABoard</a></div><div class="ttdeci">const std::string getFPGABoard()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00287">LegupConfig.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">llvm::LibFunc::getenv</a></div><div class="ttdoc">char *getenv(const char *name); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00330">TargetLibraryInfo.h:330</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4677f6fa60199a45f4d61c66bc41203a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int legup::VerilogWriter::getAvalonBusWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04958">4958</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;                                                      {</div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;</div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;    <span class="keywordtype">int</span> NumArg32bit = 0;</div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;    <span class="keywordtype">int</span> NumArg64bit = 0;</div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d0/dc1/classllvm_1_1ilist__iterator.html">Function::const_arg_iterator</a> it = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a8bf193a781a92cae52d7f9216d0824f8">arg_begin</a>(), e = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a8300ac1ef141b8a7c63c13fa9369d976">arg_end</a>();</div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;         it != e; ++it) { <span class="comment">// get number of 32 bit and 64 bit arguments</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="../../dd/d56/classllvm_1_1IntegerType.html">IntegerType</a> *ITy = dyn_cast&lt;IntegerType&gt;(it-&gt;getType())) {</div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;            <span class="keywordflow">if</span> (ITy-&gt;getBitWidth() == 64) {</div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;                NumArg64bit++;</div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ITy-&gt;getBitWidth() &lt;= 32) {</div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;                NumArg32bit++;</div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;            }</div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (it-&gt;getType()-&gt;isFloatTy()) { <span class="comment">// if argument is a float</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;            NumArg32bit++;</div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (it-&gt;getType()-&gt;isDoubleTy()) { <span class="comment">// if argument is a double</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;            NumArg64bit++;</div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dyn_cast&lt;PointerType&gt;(</div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;                       it-&gt;getType())) { <span class="comment">// if argument is a pointer</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;            NumArg32bit++;</div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dyn_cast&lt;ArrayType&gt;(</div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;                       it-&gt;getType())) { <span class="comment">// if argument is an array</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;            NumArg32bit++;</div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0 &amp;&amp; <span class="stringliteral">&quot;Unsupported Argument for Accelerator\n&quot;</span>);</div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;        }</div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;    }</div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6faa782c4e760a1f85a047f0f445fe9a166">ceil</a>(<a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fafa3f73bf84a733da4c5652bd21b378a9">log</a>(NumArg32bit + 2 * NumArg64bit + 3) /</div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;                 <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fafa3f73bf84a733da4c5652bd21b378a9">log</a>(2))); <span class="comment">// define avalon slave address bus width according to</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;                           <span class="comment">// number of arguments</span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1Function_html_a8300ac1ef141b8a7c63c13fa9369d976"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a8300ac1ef141b8a7c63c13fa9369d976">llvm::Function::arg_end</a></div><div class="ttdeci">arg_iterator arg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00425">Function.h:425</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fafa3f73bf84a733da4c5652bd21b378a9"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fafa3f73bf84a733da4c5652bd21b378a9">llvm::LibFunc::log</a></div><div class="ttdoc">double log(double x); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00364">TargetLibraryInfo.h:364</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a8bf193a781a92cae52d7f9216d0824f8"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a8bf193a781a92cae52d7f9216d0824f8">llvm::Function::arg_begin</a></div><div class="ttdeci">arg_iterator arg_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00417">Function.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1IntegerType_html"><div class="ttname"><a href="../../dd/d56/classllvm_1_1IntegerType.html">llvm::IntegerType</a></div><div class="ttdoc">Integer representation type. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/df5/DerivedTypes_8h_source.html#l00037">DerivedTypes.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="../../d0/dc1/classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dfc/ilist_8h_source.html#l00050">ilist.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6faa782c4e760a1f85a047f0f445fe9a166"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6faa782c4e760a1f85a047f0f445fe9a166">llvm::LibFunc::ceil</a></div><div class="ttdoc">double ceil(double x); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00157">TargetLibraryInfo.h:157</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a65524bacb524b70d1ad3d42417e8d978"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string legup::VerilogWriter::getMemoryOutputRegisters </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02355">2355</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;                                                  {</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;\n\n&quot;</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;           <span class="stringliteral">&quot;integer j;\n&quot;</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;           <span class="stringliteral">&quot;reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];\n&quot;</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;           <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;           <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;           <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;           <span class="stringliteral">&quot;   q_a_reg[1] &lt;= q_a_wire;\n&quot;</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;           <span class="stringliteral">&quot;   q_b_reg[1] &lt;= q_b_wire;\n&quot;</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;           <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;           <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;           <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;           <span class="stringliteral">&quot;if (clken)\n&quot;</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;           <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;           <span class="stringliteral">&quot;   for (j = 1; j &lt; latency; j=j+1)\n&quot;</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;           <span class="stringliteral">&quot;   begin\n&quot;</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;           <span class="stringliteral">&quot;       q_a_reg[j+1] &lt;= q_a_reg[j];\n&quot;</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;           <span class="stringliteral">&quot;       q_b_reg[j+1] &lt;= q_b_reg[j];\n&quot;</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;           <span class="stringliteral">&quot;   end\n&quot;</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;           <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;           <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;           <span class="stringliteral">&quot;assign q_a = (clken) ? q_a_reg[latency] : 0;\n&quot;</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;           <span class="stringliteral">&quot;assign q_b = (clken) ? q_b_reg[latency] : 0;\n&quot;</span>;</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab5cf765ad6efdfc5067cca95b5784f46"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::getStateName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>condition</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06719">6719</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;                                                   {</div>
<div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;    <span class="keywordflow">if</span> (!condition-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>())</div>
<div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;</div>
<div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *op = (<span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *)condition;</div>
<div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;</div>
<div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;    <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>())</div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab5cf765ad6efdfc5067cca95b5784f46">getStateName</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), param);</div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;</div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;    <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>())</div>
<div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab5cf765ad6efdfc5067cca95b5784f46">getStateName</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1), param);</div>
<div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;</div>
<div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;    <span class="keywordflow">if</span> (!op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>() &amp;&amp; !op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>()) {</div>
<div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;</div>
<div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;        <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() == <span class="stringliteral">&quot;cur_state&quot;</span>)</div>
<div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;            param = op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>(); <span class="comment">// extract the FSM state param</span></div>
<div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;    }</div>
<div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab5cf765ad6efdfc5067cca95b5784f46"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab5cf765ad6efdfc5067cca95b5784f46">legup::VerilogWriter::getStateName</a></div><div class="ttdeci">void getStateName(const RTLSignal *condition, std::string &amp;param)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06719">VerilogWriter.cpp:6719</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_aeb546e515fd11ebf5f81ffcc9be1fff9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">legup::RTLSignal::isOp</a></div><div class="ttdeci">virtual bool isOp() const </div><div class="ttdoc">Is the RTLSignal an RTLOp? </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00132">RTL.h:132</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html">legup::RTLOp</a></div><div class="ttdoc">RTLOp. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00220">RTL.h:220</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_af0f12e9fd7f477d2dae9ba4ef6564651"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">legup::RTLOp::getOperand</a></div><div class="ttdeci">const RTLSignal * getOperand(int i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00287">RTL.h:287</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aca3ff48db28b8a12ffad532c746d28fe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string legup::VerilogWriter::getStringStreamOut </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00052">52</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{ <span class="keywordflow">return</span> this-&gt;<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a>.str(); }</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4f39da75753ab5d3851dada0814a7fdc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool legup::VerilogWriter::isConst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>sig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06668">6668</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;                                                {</div>
<div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;    <span class="keywordflow">if</span> (sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a72a2e451a0b4dc1ae9ef131e806b82fe">isConst</a>())</div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;    <span class="keywordflow">if</span> (sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>()) {</div>
<div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *op = (<span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *)sig;</div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">getNumOperands</a>(); i++) {</div>
<div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4f39da75753ab5d3851dada0814a7fdc">isConst</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(i))) {</div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;            }</div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;        }</div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;    }</div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aae2d0c39e2cbdc2c84ed107c7e8e0c6d"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">legup::RTLOp::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00290">RTL.h:290</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4f39da75753ab5d3851dada0814a7fdc"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4f39da75753ab5d3851dada0814a7fdc">legup::VerilogWriter::isConst</a></div><div class="ttdeci">bool isConst(const RTLSignal *sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06668">VerilogWriter.cpp:6668</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a72a2e451a0b4dc1ae9ef131e806b82fe"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a72a2e451a0b4dc1ae9ef131e806b82fe">legup::RTLSignal::isConst</a></div><div class="ttdeci">virtual bool isConst() const </div><div class="ttdoc">Is the RTLSignal an RTLConst? </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00137">RTL.h:137</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_aeb546e515fd11ebf5f81ffcc9be1fff9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">legup::RTLSignal::isOp</a></div><div class="ttdeci">virtual bool isOp() const </div><div class="ttdoc">Is the RTLSignal an RTLOp? </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00132">RTL.h:132</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html">legup::RTLOp</a></div><div class="ttdoc">RTLOp. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00220">RTL.h:220</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_af0f12e9fd7f477d2dae9ba4ef6564651"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">legup::RTLOp::getOperand</a></div><div class="ttdeci">const RTLSignal * getOperand(int i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00287">RTL.h:287</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3e5ba0308116405136115d83d35c1fce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; bool &gt; legup::VerilogWriter::parseDisplayString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>display_string</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07296">7296</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;                                                                 {</div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;    std::vector&lt;bool&gt; is_unsigned_vec;</div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> pos = display_string.find(<span class="charliteral">&#39;%&#39;</span>);</div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;         pos &lt; display_string.length() &amp;&amp; pos != string::npos;</div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;         pos = display_string.find(<span class="charliteral">&#39;%&#39;</span>, pos + 2 <span class="comment">/* skip the char after % */</span>)) {</div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(display_string.at(pos) == <span class="charliteral">&#39;%&#39;</span>);</div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;        <span class="comment">// &#39;%&#39; sign cannot be the last char in the string, except &quot;%%&quot; case.</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(pos &lt; display_string.length() - 1);</div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;        <span class="comment">// Ignore &quot;%%&quot; since it&#39;s escaped percentage sign.</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;        <span class="keywordflow">if</span> (display_string.at(pos + 1) == <span class="charliteral">&#39;%&#39;</span>)</div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;        <span class="comment">// Check if the placeholder is &#39;%u&#39;</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;        is_unsigned_vec.push_back(display_string.at(pos + 1) == <span class="charliteral">&#39;u&#39;</span>);</div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;    }</div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;    <span class="keywordflow">return</span> is_unsigned_vec;</div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aebf9516fbbfb6b86c2bd22e83b326763"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::parseMIPSdisassembly </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04768">4768</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;                                         {</div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;    <span class="comment">// get the file name</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *dis = NULL;</div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> Disassembly;</div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;    Disassembly = <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">std::getenv</a>(<span class="stringliteral">&quot;LEGUP_ACCELERATOR_FILENAME&quot;</span>);</div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;    Disassembly += <span class="stringliteral">&quot;.src&quot;</span>;</div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;    dis = Disassembly.c_str();</div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> var_name, var_addr;</div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;</div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;    <span class="comment">// TODO: LLVM 3.5 update: this:</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">    OwningPtr&lt;MemoryBuffer&gt; MB;</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">    error_code ec;</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">    // open file</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment">    if(!(ec = MemoryBuffer::getFile(dis, MB))) {</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">        // store file content in a buffer</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">        MemoryBuffer *F = MB.take();</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment">        StringRef Buffer = F-&gt;getBuffer();</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;</div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;    <span class="comment">// TODO: LLVM 3.5 update: gets replaced by this:</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;    <span class="keyword">auto</span> MB = MemoryBuffer::getFile(dis);</div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;    <span class="keywordflow">if</span> (MB) {</div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;</div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;        <a class="code" href="../../d2/d5b/classllvm_1_1StringRef.html">StringRef</a> Buffer = MB.get()-&gt;getBuffer();</div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;        <span class="comment">// TODO: end LLVM 3.5 update</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;</div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;        <span class="comment">// iterate through all RAMs</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;                                            e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;             i != e; ++i) {</div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;            <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;            <span class="keyword">const</span> <a class="code" href="../../dd/d38/classllvm_1_1Value.html">Value</a> *V = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">getValue</a>();</div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;            <span class="comment">// if it&#39;s global variable</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;            <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="../../db/dd3/classllvm_1_1GlobalVariable.html">GlobalVariable</a> *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a> = dyn_cast&lt;GlobalVariable&gt;(V)) {</div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;</div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;                <span class="comment">// don&#39;t need to store constants</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>-&gt;isConstant())</div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;</div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;                <span class="comment">// get the name of the variable</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;                <span class="comment">// this is the actual name used in LLVM IR (to be used for</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;                <span class="comment">// parsing in MIPS assembly)</span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;                <span class="comment">// separate names need to be used for parsing vs printing</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;                <span class="comment">// verilog</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;                <span class="comment">// since some llvm variables may have name.number format where</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;                <span class="comment">// as in verilog it doesn&#39;t allow having . (dot)</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;                <span class="comment">// in LegUp, . is replaced with _ (underscore)</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;                var_name = V-&gt;<a class="code" href="../../dd/d38/classllvm_1_1Value.html#ad452febc1ac0b394876e640ec03ffa38">getName</a>();</div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;                var_name.insert(</div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;                    0, <span class="stringliteral">&quot;&lt;&quot;</span>); <span class="comment">// making into the format in MIPS disassembly</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;                var_name.append(<span class="stringliteral">&quot;&gt;:&quot;</span>);</div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;</div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;                <span class="comment">// search buffer for the variable</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;                <span class="keywordtype">size_t</span> index = Buffer.<a class="code" href="../../d2/d5b/classllvm_1_1StringRef.html#a421e16456fe6d7b71fb4af736194165c">find</a>(var_name);</div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;                <span class="keywordflow">if</span> (index == StringRef::npos) {</div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;                    <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;\nError: Address for global variable &quot;</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;                           &lt;&lt; var_name &lt;&lt; <span class="stringliteral">&quot; not found in disassembly!\n\n&quot;</span>;</div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;                    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0);</div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;                }</div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;</div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;                <span class="comment">// index holds the starting position of the variable string</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;                <span class="comment">// now we need to get the address which is written before the</span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;                <span class="comment">// variable name</span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;</div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;                <span class="comment">// go back in buffer until no more white space is found</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;                <span class="comment">// this position is the position of the last number of the</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;                <span class="comment">// address we are looking for</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;                <span class="keywordflow">while</span> (Buffer[index] == <span class="charliteral">&#39; &#39;</span>) {</div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;                    index--;</div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;                }</div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;                <span class="keywordtype">size_t</span> lastPos = index;</div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;                <span class="comment">// now go back in buffer until new line is found</span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;                <span class="comment">// this position is the position of the first number of the</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;                <span class="comment">// address we are looking for</span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;                <span class="keywordflow">while</span> (Buffer[index] != <span class="charliteral">&#39;\n&#39;</span>) {</div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;                    index--;</div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;                }</div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;                <span class="keywordtype">size_t</span> firstPos = index;</div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;</div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;                var_addr = Buffer.<a class="code" href="../../d2/d5b/classllvm_1_1StringRef.html#a3d0712956e53687d1894ba17b84aeffa">substr</a>(firstPos + 1, lastPos - firstPos - 1);</div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;                <span class="comment">// store the variable and its address is a map</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;                <span class="comment">// the key here is the verilog name that will be printing</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">globalAddresses</a>[R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>()] = var_addr;</div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;            }</div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;        }</div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0 &amp;&amp; <span class="stringliteral">&quot;Disassembly file not found!\n&quot;</span>);</div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;    }</div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d5f/raw__ostream_8cpp_source.html#l00671">raw_ostream.cpp:671</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a0311818dd8bc12f9239292c4b78361ec"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">legup::RAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdoc">getName - get the verilog name of the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00031">Ram.cpp:31</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4ff522e0944082099bc2de1bcdbd7877"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">legup::VerilogWriter::globalAddresses</a></div><div class="ttdeci">std::map&lt; std::string, std::string &gt; globalAddresses</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00205">VerilogWriter.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a421e16456fe6d7b71fb4af736194165c"><div class="ttname"><a href="../../d2/d5b/classllvm_1_1StringRef.html#a421e16456fe6d7b71fb4af736194165c">llvm::StringRef::find</a></div><div class="ttdeci">size_t find(char C, size_t From=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/dd0/StringRef_8h_source.html#l00239">StringRef.h:239</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a4a8e30bfe0d64b92138268a98f5aaed6"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">legup::RAM::getValue</a></div><div class="ttdeci">const Value * getValue() const </div><div class="ttdoc">getValue - get the underlying LLVM Value stored in this ram </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00067">Ram.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a3d0712956e53687d1894ba17b84aeffa"><div class="ttname"><a href="../../d2/d5b/classllvm_1_1StringRef.html#a3d0712956e53687d1894ba17b84aeffa">llvm::StringRef::substr</a></div><div class="ttdeci">StringRef substr(size_t Start, size_t N=npos) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/dd0/StringRef_8h_source.html#l00398">StringRef.h:398</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_ad452febc1ac0b394876e640ec03ffa38"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html#ad452febc1ac0b394876e640ec03ffa38">llvm::Value::getName</a></div><div class="ttdeci">StringRef getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00168">Value.cpp:168</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ad96b7cf3182ce2ba85e5a7a93b12c441"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a></div><div class="ttdeci">#define G(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00052">MD5.cpp:52</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1GlobalVariable_html"><div class="ttname"><a href="../../db/dd3/classllvm_1_1GlobalVariable.html">llvm::GlobalVariable</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dcc/GlobalVariable_8h_source.html#l00035">GlobalVariable.h:35</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d8e/Value_8h_source.html#l00069">Value.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="../../d2/d5b/classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/dd0/StringRef_8h_source.html#l00040">StringRef.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">llvm::LibFunc::getenv</a></div><div class="ttdoc">char *getenv(const char *name); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00330">TargetLibraryInfo.h:330</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a66e76d227506600aa5aa7f1ed4971800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::print </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00036">36</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                          {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// check if it uses synchronization</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#af54271ec41f8e8f6efcb41e2fbae2f95">getSynchronizationUsage</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">// check if it uses synchronization</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.empty()) {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    }</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../da/d91/namespacelegup.html#a739915058d9ab7b747609fe745a9c1e6">getFileHeader</a>();</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">// include all of the files containing custom verilog</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    std::set&lt;std::string&gt; customVerilogFileNames =</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#affba90e6468e0b8762111e59719bcedd">customVerilogFileNames</a>();</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">for</span> (std::set&lt;std::string&gt;::iterator it = customVerilogFileNames.begin();</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;         it != customVerilogFileNames.end(); ++it) {</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`include \&quot;&quot;</span> &lt;&lt; <span class="keyword">static_cast&lt;</span><a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a><span class="keyword">&gt;</span>(*it) &lt;&lt; <span class="stringliteral">&quot;\&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <span class="comment">// print Top Module for each accelerated function</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">for</span> (std::set&lt;const Function *&gt;::const_iterator it =</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                 <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">AcceleratedFcts</a>.begin();</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;             it != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">AcceleratedFcts</a>.end(); ++it) {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a90d03da7bcb22b13ce24b3a9a6dd624c">printTop</a>(*it);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        }</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a90d03da7bcb22b13ce24b3a9a6dd624c">printTop</a>(NULL);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    }</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a07c2a769ae36fbdb83dde12743aa7cdc">printMemoryController</a>();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">// if locks/barriers are used</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// print synchronization module which contains</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// steering logic and instantiations for locks/barriers</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5751ba4701402fcb53a7d1ec410155b1">printSynchronizationController</a>();</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a182863f36269fb7db3391c0c91141259">Allocation::const_rtl_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a9df7932a5b65aa42fc2b21ae175d985d">rtl_begin</a>(),</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a35c665d3e1867e27c39e9fb4dde0283b">rtl_end</a>();</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">printRTL</a>(*i);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    }</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="comment">// Add the trace scheduler logic</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">getOptionTraceRegs</a>()) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *dbgTraceScheduler =</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a6601979a27245bbde562dd2d02b9fca1">getTraceSchedulerRtl</a>();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">printRTL</a>(dbgTraceScheduler);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        }</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="comment">// Mux all of the state machines into a single &quot;current_state&quot;</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">getOptionPreserveOneHot</a>()) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *dbgStateMuxer = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a18dc9dc455c5f877cd95b9ac0bf6af68">getStateMuxer</a>();</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">printRTL</a>(dbgStateMuxer);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    }</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// TODO: don&#39;t print if we don&#39;t have rams</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// if (rams.empty()) return;</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac2e33f3537c9c600ffffb1a2187dc33c">printRAMModule</a>();</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a68240794c412abb2d3ee5dc643d40f84">printPLLModule</a>();</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa1636dc3f0ab450820dca4fba922aed9">printClkFollowerModule</a>();</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad905df33f35a3d791cf4f6c4dc56d6e8">printMultipumpModule</a>();</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a3a853738173642970116b7fed1ef53da">getArbiterUsage</a>()) {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3b2c1f62adff7a1556a68fda552ae862">printArbiterModule</a>();</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    }</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.find(<span class="stringliteral">&quot;lock&quot;</span>) != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end()) {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a681dd9ff17e4a4e6f481c31d13edcdd9">printLockModule</a>();</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.find(<span class="stringliteral">&quot;barrier&quot;</span>) != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end()) {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#af999e3656328535870ce94f1e153ac77">printBarrierModule</a>();</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a9c4b8d2211285c6259197056030b9dfa">isDebuggerUsed</a>()) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3957d44c0d5077e191cd90bf5f2d5267">printDebugModule</a>();</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    }</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#acfe204e980c216d9f763214a5ab0e8ed">getTopLevelModule</a>() == <span class="stringliteral">&quot;&quot;</span>) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#afcae2b876a32f9118897e064709373a3">printBoardTops</a>();</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a497cff61b4537ee607ef0eb25cfa6b89">printHex</a>();</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">// don&#39;t print test bench for hybrid flow</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">// or if there is a custom test bench, or</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// if it is the pcie flow</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() &amp;&amp; !<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a3eebdf2350a46539a5a7ec7308169cef">usesCustomTestBench</a>() &amp;&amp;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        !<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa69ff0e94b94530abd80c65a8406b836">printVerilogTestbench</a>();</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    }</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a>.str();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a>.<a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">flush</a>();</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad905df33f35a3d791cf4f6c4dc56d6e8"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad905df33f35a3d791cf4f6c4dc56d6e8">legup::VerilogWriter::printMultipumpModule</a></div><div class="ttdeci">void printMultipumpModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00538">VerilogWriter.cpp:538</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a90d03da7bcb22b13ce24b3a9a6dd624c"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a90d03da7bcb22b13ce24b3a9a6dd624c">legup::VerilogWriter::printTop</a></div><div class="ttdeci">void printTop(const Function *F)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04351">VerilogWriter.cpp:4351</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae91d92d7d9ee328c1e3b8cc841727fb7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">legup::VerilogWriter::syncMap</a></div><div class="ttdeci">std::map&lt; std::string, int &gt; syncMap</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00204">VerilogWriter.h:204</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac2e33f3537c9c600ffffb1a2187dc33c"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac2e33f3537c9c600ffffb1a2187dc33c">legup::VerilogWriter::printRAMModule</a></div><div class="ttdeci">void printRAMModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02380">VerilogWriter.cpp:2380</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5751ba4701402fcb53a7d1ec410155b1"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5751ba4701402fcb53a7d1ec410155b1">legup::VerilogWriter::printSynchronizationController</a></div><div class="ttdeci">void printSynchronizationController()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04051">VerilogWriter.cpp:4051</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_af54271ec41f8e8f6efcb41e2fbae2f95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#af54271ec41f8e8f6efcb41e2fbae2f95">legup::Allocation::getSynchronizationUsage</a></div><div class="ttdeci">void getSynchronizationUsage(std::map&lt; std::string, int &gt; &amp;syncMap) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00952">Allocation.cpp:952</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a35c665d3e1867e27c39e9fb4dde0283b"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a35c665d3e1867e27c39e9fb4dde0283b">legup::Allocation::rtl_end</a></div><div class="ttdeci">rtl_iterator rtl_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00063">Allocation.h:63</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a3eebdf2350a46539a5a7ec7308169cef"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a3eebdf2350a46539a5a7ec7308169cef">legup::LegupConfig::usesCustomTestBench</a></div><div class="ttdeci">bool usesCustomTestBench() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00451">LegupConfig.h:451</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a9c4b8d2211285c6259197056030b9dfa"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a9c4b8d2211285c6259197056030b9dfa">legup::LegupConfig::isDebuggerUsed</a></div><div class="ttdeci">bool isDebuggerUsed()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00504">LegupConfig.h:504</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_affba90e6468e0b8762111e59719bcedd"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#affba90e6468e0b8762111e59719bcedd">legup::LegupConfig::customVerilogFileNames</a></div><div class="ttdeci">std::set&lt; std::string &gt; customVerilogFileNames() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00422">LegupConfig.h:422</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a18dc9dc455c5f877cd95b9ac0bf6af68"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a18dc9dc455c5f877cd95b9ac0bf6af68">legup::LegUpDebugInfo::getStateMuxer</a></div><div class="ttdeci">RTLModule * getStateMuxer()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00282">lib/Target/Verilog/Debug.h:282</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3b2c1f62adff7a1556a68fda552ae862"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3b2c1f62adff7a1556a68fda552ae862">legup::VerilogWriter::printArbiterModule</a></div><div class="ttdeci">void printArbiterModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00948">VerilogWriter.cpp:948</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_afcae2b876a32f9118897e064709373a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#afcae2b876a32f9118897e064709373a3">legup::VerilogWriter::printBoardTops</a></div><div class="ttdeci">void printBoardTops()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01896">VerilogWriter.cpp:1896</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac50c8c8cec659c7b29b35ecdf354c891"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">legup::VerilogWriter::printRTL</a></div><div class="ttdeci">void printRTL(const RTLModule *rtl)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06538">VerilogWriter.cpp:6538</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aec6a95ae86edfeb2175d33498d413f31"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">legup::VerilogWriter::AcceleratedFcts</a></div><div class="ttdeci">const std::set&lt; const Function * &gt; AcceleratedFcts</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00201">VerilogWriter.h:201</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aa1636dc3f0ab450820dca4fba922aed9"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aa1636dc3f0ab450820dca4fba922aed9">legup::VerilogWriter::printClkFollowerModule</a></div><div class="ttdeci">void printClkFollowerModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00513">VerilogWriter.cpp:513</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html">legup::RTLModule</a></div><div class="ttdoc">RTL module. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00333">RTL.h:333</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a07c2a769ae36fbdb83dde12743aa7cdc"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a07c2a769ae36fbdb83dde12743aa7cdc">legup::VerilogWriter::printMemoryController</a></div><div class="ttdeci">void printMemoryController()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03264">VerilogWriter.cpp:3264</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a497cff61b4537ee607ef0eb25cfa6b89"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a497cff61b4537ee607ef0eb25cfa6b89">legup::VerilogWriter::printHex</a></div><div class="ttdeci">void printHex()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02193">VerilogWriter.cpp:2193</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3957d44c0d5077e191cd90bf5f2d5267"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3957d44c0d5077e191cd90bf5f2d5267">legup::VerilogWriter::printDebugModule</a></div><div class="ttdeci">void printDebugModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01390">VerilogWriter.cpp:1390</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a9df7932a5b65aa42fc2b21ae175d985d"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a9df7932a5b65aa42fc2b21ae175d985d">legup::Allocation::rtl_begin</a></div><div class="ttdeci">rtl_iterator rtl_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00061">Allocation.h:61</a></div></div>
<div class="ttc" id="namespacelegup_html_a739915058d9ab7b747609fe745a9c1e6"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a739915058d9ab7b747609fe745a9c1e6">legup::getFileHeader</a></div><div class="ttdeci">std::string getFileHeader()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00238">Target/Verilog/utils.cpp:238</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a68240794c412abb2d3ee5dc643d40f84"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a68240794c412abb2d3ee5dc643d40f84">legup::VerilogWriter::printPLLModule</a></div><div class="ttdeci">void printPLLModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00150">VerilogWriter.cpp:150</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a45d311609231df919667106b3dbaa345"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">legup::VerilogWriter::StreamOut</a></div><div class="ttdeci">raw_ostream &amp; StreamOut</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00197">VerilogWriter.h:197</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_acfe204e980c216d9f763214a5ab0e8ed"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#acfe204e980c216d9f763214a5ab0e8ed">legup::LegupConfig::getTopLevelModule</a></div><div class="ttdeci">std::string getTopLevelModule() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00453">LegupConfig.h:453</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_af999e3656328535870ce94f1e153ac77"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#af999e3656328535870ce94f1e153ac77">legup::VerilogWriter::printBarrierModule</a></div><div class="ttdeci">void printBarrierModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00723">VerilogWriter.cpp:723</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a182863f36269fb7db3391c0c91141259"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a182863f36269fb7db3391c0c91141259">legup::Allocation::const_rtl_iterator</a></div><div class="ttdeci">rtlListType::const_iterator const_rtl_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00059">Allocation.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html_a520bdf57dfe3e73abb53d482893f0a27"><div class="ttname"><a href="../../d7/d03/classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">llvm::raw_ostream::flush</a></div><div class="ttdeci">void flush()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00134">raw_ostream.h:134</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a6601979a27245bbde562dd2d02b9fca1"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a6601979a27245bbde562dd2d02b9fca1">legup::LegUpDebugInfo::getTraceSchedulerRtl</a></div><div class="ttdeci">RTLModule * getTraceSchedulerRtl()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00281">lib/Target/Verilog/Debug.h:281</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a5d71c079fec1c216307ffb934e083a3f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">legup::LegupConfig::isHybridFlow</a></div><div class="ttdeci">bool isHybridFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00479">LegupConfig.h:479</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a3a853738173642970116b7fed1ef53da"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a3a853738173642970116b7fed1ef53da">legup::LegupConfig::getArbiterUsage</a></div><div class="ttdeci">bool getArbiterUsage()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00500">LegupConfig.h:500</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a681dd9ff17e4a4e6f481c31d13edcdd9"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a681dd9ff17e4a4e6f481c31d13edcdd9">legup::VerilogWriter::printLockModule</a></div><div class="ttdeci">void printLockModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00796">VerilogWriter.cpp:796</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ada3aa94b998d70aff632d7d1071e7c0d"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">legup::LegUpDebugInfo::getOptionPreserveOneHot</a></div><div class="ttdeci">bool getOptionPreserveOneHot()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00246">lib/Target/Verilog/Debug.h:246</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ad8891482953a9165f77f46a3aa149abc"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">legup::LegUpDebugInfo::getOptionTraceRegs</a></div><div class="ttdeci">bool getOptionTraceRegs()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00245">lib/Target/Verilog/Debug.h:245</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aa69ff0e94b94530abd80c65a8406b836"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aa69ff0e94b94530abd80c65a8406b836">legup::VerilogWriter::printVerilogTestbench</a></div><div class="ttdeci">void printVerilogTestbench()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02639">VerilogWriter.cpp:2639</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a61817fa57c0dbad04090265ee8624b2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printACCELassignStatements </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isParallel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>write_enable_reg_a) | (gnt_b &amp; enable_reg_b &amp; write_enable_reg_b);<br/>
"; </p>

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05174">5174</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;                                                              {</div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;</div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;        <span class="comment">// if locks or barriers are used, send in memory address for portA or</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;        <span class="comment">// portB or send in cache address</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_address = (flag_to_mutexbarrier_reg_a &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;                   <span class="stringliteral">&quot;gnt_a)? memory_address_reg_a : (flag_to_mutexbarrier_reg_b &quot;</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;                   <span class="stringliteral">&quot;&amp;&amp; gnt_b)? memory_address_reg_b : `CPU_ACCEL_PORT;\n&quot;</span>;</div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_address = (flag_to_mutexbarrier_reg_a)? &quot;</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;                   <span class="stringliteral">&quot;memory_address_reg_a : `CPU_ACCEL_PORT;\n&quot;</span>;</div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;        }</div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_address = `CPU_ACCEL_PORT;\n&quot;</span>;</div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;    }</div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;</div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;    <span class="comment">// when polling</span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;    <span class="keywordflow">if</span> (isParallel) {</div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_write = (gnt_a &amp; write_enable_reg_a&quot;</span>;</div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;) | (gnt_b &amp; write_enable_reg_b&quot;</span>;</div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;                <span class="comment">//&quot;assign avm_ACCEL_read = (gnt_a &amp; enable_a &amp; !write_enable_a&quot;;</span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;                <span class="stringliteral">&quot;assign avm_ACCEL_read = (gnt_a &amp; !write_enable_reg_a&quot;</span>;</div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;            <span class="comment">// Out &lt;&lt; &quot;) | (gnt_b &amp; enable_b &amp; !write_enable_b&quot;;</span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;) | (gnt_b &amp; !write_enable_reg_b&quot;</span>;</div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;);&quot;</span>;</div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_write = enable_reg_a &amp; write_enable_reg_a &quot;</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;                   <span class="stringliteral">&quot;&amp; flag_to_sharedMemory_reg_a;\n&quot;</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_read = enable_reg_a &amp; ~write_enable_reg_a &quot;</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;                   <span class="stringliteral">&quot;&amp; (flag_to_sharedMemory_reg_a);&quot;</span>;</div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;        }</div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;        <span class="comment">// when stalling</span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;            <span class="comment">// Out &lt;&lt; &quot;assign avm_ACCEL_write = (gnt_a &amp; write_enable_a) |</span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;            <span class="comment">// (gnt_b &amp; write_enable_b) | (start | finish);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;            <span class="comment">// added finish_reg to avoid Avalon violation</span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_write = (gnt_a &amp; write_enable_reg_a) | &quot;</span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;                   <span class="stringliteral">&quot;(gnt_b &amp; write_enable_reg_b) | (stall_cpu | unstall_cpu);\n&quot;</span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;                &lt;&lt;</div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;                <span class="comment">//&quot;assign avm_ACCEL_read = (gnt_a &amp; enable_reg_a &amp;</span><span class="comment"></span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">                //!write_enable_reg_a) | (gnt_b &amp; enable_reg_b &amp;</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment">                //!write_enable_reg_b);\n&quot;;</span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment"></span>                <span class="stringliteral">&quot;assign avm_ACCEL_read = (gnt_a &amp; !write_enable_reg_a) | &quot;</span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;                <span class="stringliteral">&quot;(gnt_b &amp; !write_enable_reg_b);\n&quot;</span>;</div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;            <span class="comment">// Out &lt;&lt; &quot;assign avm_ACCEL_write = enable_a &amp; write_enable_a &amp;</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;            <span class="comment">// flag_to_sharedMemory_a | start |finish;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;            <span class="comment">// Out &lt;&lt; &quot;assign avm_ACCEL_write = enable_reg_a &amp;</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;            <span class="comment">// write_enable_reg_a &amp; flag_to_sharedMemory_reg_a | start |finish |</span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;            <span class="comment">// finish_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_write = enable_reg_a &amp; write_enable_reg_a &quot;</span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;                   <span class="stringliteral">&quot;&amp; flag_to_sharedMemory_reg_a | stall_cpu | unstall_cpu;\n&quot;</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_read = enable_reg_a &amp; ~write_enable_reg_a &quot;</span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;                   <span class="stringliteral">&quot;&amp; flag_to_sharedMemory_reg_a;\n&quot;</span>;</div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;        }</div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;    }</div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;</div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;//send address portion\n&quot;</span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[31:0] = gnt_a? memory_address_reg_a &quot;</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;               <span class="stringliteral">&quot;: memory_address_reg_b;\n&quot;</span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;//send data portion\n&quot;</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[95:32] = gnt_a? &quot;</span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;               <span class="stringliteral">&quot;data_to_memory_reg_a : data_to_memory_reg_b;\n&quot;</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;//send size portion\n&quot;</span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[96] = gnt_a? &quot;</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;               <span class="stringliteral">&quot;(memory_controller_size_reg_a == 2&#39;b00) : &quot;</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;               <span class="stringliteral">&quot;(memory_controller_size_reg_b == 2&#39;b00); //8-bit\n&quot;</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[97] = gnt_a? &quot;</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;               <span class="stringliteral">&quot;(memory_controller_size_reg_a == 2&#39;b01) : &quot;</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;               <span class="stringliteral">&quot;(memory_controller_size_reg_b == 2&#39;b01); //16-bit\n&quot;</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[98] = gnt_a? &quot;</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;               <span class="stringliteral">&quot;(memory_controller_size_reg_a == 2&#39;b11) : &quot;</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;               <span class="stringliteral">&quot;(memory_controller_size_reg_b == 2&#39;b11); //64-bit\n&quot;</span>;</div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;//send address portion\n&quot;</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[31:0] = memory_address_reg_a;\n&quot;</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;//send data portion\n&quot;</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[95:32] = data_to_memory_reg_a;\n&quot;</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;//send size portion\n&quot;</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[96] = (memory_controller_size_reg_a &quot;</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;               <span class="stringliteral">&quot;== 2&#39;b00); //8-bit\n&quot;</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[97] = (memory_controller_size_reg_a &quot;</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;               <span class="stringliteral">&quot;== 2&#39;b01); //16-bit\n&quot;</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[98] = (memory_controller_size_reg_a &quot;</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;               <span class="stringliteral">&quot;== 2&#39;b11); //64-bit\n&quot;</span>;</div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;    }</div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;</div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;//send flush signal (unused for accelerator)\n&quot;</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[99] = 1&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;</div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;    <span class="keywordflow">if</span> (!isParallel) {</div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;//to stall processor\n&quot;</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[100] = stall_cpu;\n&quot;</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;//to unstall processor\n&quot;</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[101] = unstall_cpu;\n&quot;</span>;</div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[100] = 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[101] = 1&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;    }</div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;</div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign avm_ACCEL_writedata[127:102] = 28&#39;d0;\n&quot;</span>;</div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac49105630efc067ba4a873e5c8e8c9cf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printAccelInstance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>NumParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>voidtype</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06297">6297</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;                                                      {</div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;</div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;    <span class="keywordtype">int</span> argumentNumber = 1;</div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;</div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;    <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *mod = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afc6d8cbc999e7d614094f0f0f37a1971">getModuleForFunction</a>(F);</div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">getBody</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> moduleName = mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">getName</a>();</div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#af3db36c3fffbf308b4b8e978ccf98abe">stripInvalidCharacters</a>(moduleName);</div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; moduleName &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; moduleName &lt;&lt; <span class="stringliteral">&quot;_inst (&quot;</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;</div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;    <span class="comment">// CAUTION: This loop does not increment itself.  Any &quot;continue&quot;s</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;    <span class="comment">// must increment i.</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">port_begin</a>(),</div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;                                          e = mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">port_end</a>();</div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;         i != e;) {</div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;</div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *s = *i;</div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = s-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;</div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;        <span class="comment">// Some of the signals at this level do not have actual connections in</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;        <span class="comment">// the RTL.  We must check to see if the signal has a driver and then</span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;        <span class="comment">// provide some special handling if it doesn&#39;t.</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> driverName =</div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;            s-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1faf3183bf3914ae9328fa964f8bb5f9">getNumDrivers</a>() ? s-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() : s-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;</div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;        <span class="keywordtype">bool</span> signalIsArgument =</div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;            driverName.find(<span class="stringliteral">&quot;arg_&quot;</span>) == 0 &amp;&amp;</div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;            name.find(<span class="stringliteral">&quot;memory_controller&quot;</span>) == std::string::npos;</div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;        <span class="keywordflow">if</span> (signalIsArgument) {</div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;            driverName = <span class="stringliteral">&quot;ARG&quot;</span> + <a class="code" href="../../da/d91/namespacelegup.html#a9da89e991ed8f2513a915936d9a617f2">IntToString</a>(argumentNumber);</div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;            ++argumentNumber;</div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;        }</div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;</div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;        <span class="keywordflow">if</span> (name == <span class="stringliteral">&quot;return_val&quot;</span> &amp;&amp; !voidtype)</div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;            driverName = <span class="stringliteral">&quot;return_val_wire&quot;</span>;</div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name == <span class="stringliteral">&quot;finish&quot;</span>)</div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;            driverName = <span class="stringliteral">&quot;finish&quot;</span>;</div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name == <span class="stringliteral">&quot;clk2x&quot;</span>)</div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;            driverName = <span class="stringliteral">&quot;1&#39;b0&quot;</span>;</div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name == <span class="stringliteral">&quot;clk1x_follower&quot;</span>)</div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;            driverName = <span class="stringliteral">&quot;1&#39;b0&quot;</span>;</div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;</div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;        <span class="comment">// memory_controller_waitrequest is the proper name, so we don&#39;t want to</span></div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;        <span class="comment">// change it.  If the signal is any other memory_controller signal</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;        <span class="comment">// we want to modify its name to match the special convention for the</span></div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;        <span class="comment">// hybrid flow.</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;        <span class="comment">// NOTE for future refactorers: you can check if a signal is a memory</span></div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;        <span class="comment">// signal with the propagating signals data structure in Allocation.cpp</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;        <span class="comment">// The following code was left as a string test to remind all users of</span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;        <span class="comment">// how fragile the code that follows is.  The string test should be</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;        <span class="comment">// changed when there is a safer way to connect the memory signals in</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;        <span class="comment">// the hybrid flow.</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;        <span class="comment">//                                                         - Mathew hall</span></div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((name.find(<span class="stringliteral">&quot;memory_controller_waitrequest&quot;</span>) ==</div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;                  std::string::npos) &amp;&amp;</div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;                 (name.find(<span class="stringliteral">&quot;memory_controller&quot;</span>) != std::string::npos)) {</div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;</div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;            <span class="comment">// Unfortunately, we must convert the standard memory signal names</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;            <span class="comment">// to a custom scheme for the hybrid flow.</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;            <span class="comment">//</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;</div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;            <span class="keywordtype">char</span> lastCharacter = *name.rbegin();</div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;            <span class="keywordflow">if</span> (!(<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) &amp;&amp;</div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;                lastCharacter == <span class="charliteral">&#39;b&#39;</span>) {</div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;                ++i;</div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;            }</div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;</div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;            <span class="comment">// This code is fragile.  If the following assertion led you here</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;            <span class="comment">// then somebody probably changed the suffix style for memory</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;            <span class="comment">// signals.</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;            <span class="comment">//</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(lastCharacter == <span class="charliteral">&#39;a&#39;</span> || lastCharacter == <span class="charliteral">&#39;b&#39;</span>);</div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;</div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;            <span class="keywordflow">if</span> (name.find(<span class="stringliteral">&quot;_write_enable_&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;                driverName = <span class="stringliteral">&quot;write_enable&quot;</span>;</div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name.find(<span class="stringliteral">&quot;_enable_&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;                driverName = <span class="stringliteral">&quot;enable&quot;</span>;</div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name.find(<span class="stringliteral">&quot;_address_&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;                driverName = <span class="stringliteral">&quot;memory_address&quot;</span>;</div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name.find(<span class="stringliteral">&quot;_size_&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;                driverName = <span class="stringliteral">&quot;memory_controller_size&quot;</span>;</div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name.find(<span class="stringliteral">&quot;_in_&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;                driverName = <span class="stringliteral">&quot;data_to_memory&quot;</span>;</div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (name.find(<span class="stringliteral">&quot;_out_&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;                driverName = <span class="stringliteral">&quot;data_from_memory&quot;</span>;</div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;                <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0); <span class="comment">// Is there some new memory signal?</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;</div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;            driverName += (lastCharacter == <span class="charliteral">&#39;a&#39;</span>) ? <span class="stringliteral">&quot;_a&quot;</span> : <span class="stringliteral">&quot;_b&quot;</span>;</div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;        }</div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;</div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;        <span class="keywordflow">if</span> (!driverName.empty()) {</div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;(&quot;</span> &lt;&lt; driverName &lt;&lt; <span class="stringliteral">&quot;)&quot;</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;                &lt;&lt; ((++i == e) ? <span class="stringliteral">&quot;\n);&quot;</span> : <span class="stringliteral">&quot;,\n&quot;</span>);</div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;            ++i;</div>
<div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;        }</div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;    }</div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ac970114e1564728824791ffb1e070d50"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">legup::RTLModule::getBody</a></div><div class="ttdeci">const std::string &amp; getBody() const </div><div class="ttdoc">body gets printed at the end of the module </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00456">RTL.h:456</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afc6d8cbc999e7d614094f0f0f37a1971"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afc6d8cbc999e7d614094f0f0f37a1971">legup::Allocation::getModuleForFunction</a></div><div class="ttdeci">RTLModule * getModuleForFunction(const Function *f)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00340">Allocation.cpp:340</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="namespacelegup_html_a9da89e991ed8f2513a915936d9a617f2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a9da89e991ed8f2513a915936d9a617f2">legup::IntToString</a></div><div class="ttdeci">std::string IntToString(int i)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00185">Target/Verilog/utils.cpp:185</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a1faf3183bf3914ae9328fa964f8bb5f9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1faf3183bf3914ae9328fa964f8bb5f9">legup::RTLSignal::getNumDrivers</a></div><div class="ttdeci">unsigned getNumDrivers() const </div><div class="ttdoc">Get the number of driving RTLSignals. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00191">RTL.h:191</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html">legup::RTLModule</a></div><div class="ttdoc">RTL module. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00333">RTL.h:333</a></div></div>
<div class="ttc" id="namespacelegup_html_af3db36c3fffbf308b4b8e978ccf98abe"><div class="ttname"><a href="../../da/d91/namespacelegup.html#af3db36c3fffbf308b4b8e978ccf98abe">legup::stripInvalidCharacters</a></div><div class="ttdeci">void stripInvalidCharacters(std::string &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00305">Target/Verilog/utils.cpp:305</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a453167d9b7dc8b4978b0292e6dc2b839"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">legup::RTLSignal::getDriver</a></div><div class="ttdeci">const RTLSignal * getDriver(unsigned i) const </div><div class="ttdoc">Get the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00158">RTL.h:158</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a97200b5a70a558b16a9539cb66727897"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">legup::RTLModule::const_signal_iterator</a></div><div class="ttdeci">std::vector&lt; RTLSignal * &gt;::const_iterator const_signal_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00368">RTL.h:368</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a0891b0c0a400d8241cccd97fd933ee56"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">legup::RTLModule::port_end</a></div><div class="ttdeci">signal_iterator port_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00374">RTL.h:374</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ab7af633863cfe43d379fd77a957baeb1"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">legup::RTLModule::port_begin</a></div><div class="ttdeci">signal_iterator port_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00372">RTL.h:372</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a312b82b3e55cdc93b8ad8b9f6c014559"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">legup::RTLModule::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00356">RTL.h:356</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a30d0b5b515eacc0692d2c475634ac386"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printAddrAlignmentCheck </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03913">3913</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;                                                             {</div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;    <span class="comment">// if( prevSize==0 ) prevSize_and = 3&#39;b000</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;    <span class="comment">// if( prevSize==1 ) prevSize_and = 3&#39;b001</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;    <span class="comment">// if( prevSize==2 ) prevSize_and = 3&#39;b011</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;    <span class="comment">// if( prevSize==3 ) prevSize_and = 3&#39;b111</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;    <span class="comment">// prevSize AND with last 3 bits of prevAddr to check the aligment</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;_and[0] = prevSize&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;[1] | prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0];\n&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;prevSize&quot;</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;_and[1] = prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[1];\n&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;_and[2] = prevSize&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;[1] &amp; prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0];\n&quot;</span>;</div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;</div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;if ((prevAddr&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; prevSize&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;_and) != 0 &amp;&amp; memory_controller_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent0 &lt;&lt; <span class="stringliteral">&quot;\t$display(\&quot;Error: &quot;</span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory address not aligned to ram word size!\&quot;);\n&quot;</span>;</div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent0 &lt;&lt; <span class="stringliteral">&quot;\t$finish;\n&quot;</span>;</div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent0 &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7d7c5d55b77087515318cc7501e73231"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">legup::VerilogWriter::indent0</a></div><div class="ttdeci">std::string indent0</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">VerilogWriter.h:196</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aceedeef11975e7812a2fb456966c1d9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printAltSyncRAMModule </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>readonly</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02417">2417</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;                                                       {</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> type = (readonly) ? <span class="stringliteral">&quot;rom&quot;</span> : <span class="stringliteral">&quot;ram&quot;</span>;</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *m = <span class="keyword">new</span> <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a>(type + <span class="stringliteral">&quot;_dual_port&quot;</span>);</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="comment">// initial all the params to specify size of the altsynrams to 0 in the ram</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_a&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_b&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;widthad_a&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;widthad_b&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;numwords_a&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;numwords_b&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;latency&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>);</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;init_file&quot;</span>, <span class="stringliteral">&quot;\&quot;UNUSED\&quot;&quot;</span>);</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *clk = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clk&quot;</span>);</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *clken = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clken&quot;</span>);</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *addr_a = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;address_a&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(widthad_a-1)&quot;</span>));</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *addr_b = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;address_b&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(widthad_b-1)&quot;</span>));</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    <span class="comment">// these outputs are connected in getMemoryOutputRegisters()</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;q_a&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(width_a-1)&quot;</span>));</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;q_b&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(width_b-1)&quot;</span>));</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *q_a_wire = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;q_a_wire&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(width_a-1)&quot;</span>));</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *q_b_wire = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;q_b_wire&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(width_b-1)&quot;</span>));</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    <span class="comment">// Altera specific RAM</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *<a class="code" href="../../d6/d4f/dwarfdump-test2-helper_8cc.html#a649ae341334b899f441bc69cd7b0a4c4">a</a> = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a68022d803651334e0f3493d3aca5048d">addModule</a>(<span class="stringliteral">&quot;altsyncram&quot;</span>, <span class="stringliteral">&quot;altsyncram_component&quot;</span>);</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    <a class="code" href="../../db/d8f/classlegup_1_1RTLConst.html">RTLConst</a> *one = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a87a434643c79a66daf94e3979f9e3e4e">addConst</a>(<span class="stringliteral">&quot;1&quot;</span>);</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;    <a class="code" href="../../db/d8f/classlegup_1_1RTLConst.html">RTLConst</a> *<a class="code" href="../../da/d01/yaml2elf_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a87a434643c79a66daf94e3979f9e3e4e">addConst</a>(<span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;    <a class="code" href="../../db/d8f/classlegup_1_1RTLConst.html">RTLConst</a> *blank = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a87a434643c79a66daf94e3979f9e3e4e">addConst</a>(<span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <span class="comment">// need this to avoid:</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    <span class="comment">// # ** Warning: (vsim-3016) div_const.v(111): Port type is incompatible</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    <span class="comment">// with connection (port &#39;clk&#39;).</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *clk_wire = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;clk_wire&quot;</span>);</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    clk_wire-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk);</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    <span class="comment">// specify the inputs and outputs for the altsynram module</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clock0&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk_wire);</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clock1&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(one);</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clocken0&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clken);</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clocken1&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(one);</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clocken2&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(one);</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clocken3&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(one);</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;aclr0&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(zero);</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;aclr1&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(zero);</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;addressstall_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(zero);</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;addressstall_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(zero);</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;eccstatus&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(blank);</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;address_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(addr_a);</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;address_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(addr_b);</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;rden_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clken);</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;rden_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clken);</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;q_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(q_a_wire);</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;q_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(q_b_wire);</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *byteena_a = a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;byteena_a&quot;</span>);</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *byteena_b = a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;byteena_b&quot;</span>);</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;    <span class="keywordflow">if</span> (readonly) {</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;wren_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(zero);</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;wren_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(zero);</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;data_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(blank);</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;data_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(blank);</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;        byteena_a-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(blank);</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;        byteena_b-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(blank);</div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;        <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *we_a = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;wren_a&quot;</span>);</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;        <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *we_b = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;wren_b&quot;</span>);</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;        <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *data_a = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;data_a&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(width_a-1)&quot;</span>));</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;        <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *data_b = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;data_b&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;(width_b-1)&quot;</span>));</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;wren_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(we_a);</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;wren_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(we_b);</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;data_a&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(data_a);</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;data_b&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(data_b);</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;            m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_be_a&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;            m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_be_b&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;            <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *byteena_m_a =</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;                m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;byteena_a&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;width_be_a-1&quot;</span>));</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;            <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *byteena_m_b =</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;                m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;byteena_b&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;width_be_b-1&quot;</span>));</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;            byteena_a-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(byteena_m_a);</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;            byteena_b-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(byteena_m_b);</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;            a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_byteena_a&quot;</span>, <span class="stringliteral">&quot;width_be_a&quot;</span>);</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;            a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_byteena_b&quot;</span>, <span class="stringliteral">&quot;width_be_b&quot;</span>);</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;            <span class="comment">// if we don&#39;t use generic RAMs, byteenab will always be 1</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;            byteena_a-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(one);</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;            byteena_b-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(one);</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;            a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_byteena_a&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>);</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;            a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_byteena_b&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>);</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;        }</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;    }</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;operation_mode&quot;</span>, <span class="stringliteral">&quot;\&quot;BIDIR_DUAL_PORT\&quot;&quot;</span>);</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;operation_mode&quot;</span>, <span class="stringliteral">&quot;\&quot;SINGLE_PORT\&quot;&quot;</span>);</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    }</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <span class="comment">// can be OLD_DATA , DONT_CARE or NEW_DATA_NO_NBE_READ</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;read_during_write_mode_mixed_ports&quot;</span>, <span class="stringliteral">&quot;\&quot;OLD_DATA\&quot;&quot;</span>);</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;init_file&quot;</span>, <span class="stringliteral">&quot;init_file&quot;</span>);</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;lpm_hint&quot;</span>, <span class="stringliteral">&quot;\&quot;ENABLE_RUNTIME_MOD=NO\&quot;&quot;</span>);</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;lpm_type&quot;</span>, <span class="stringliteral">&quot;\&quot;altsyncram\&quot;&quot;</span>);</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;power_up_uninitialized&quot;</span>, <span class="stringliteral">&quot;\&quot;FALSE\&quot;&quot;</span>);</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <span class="comment">// the space actually matters for simulation</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;CycloneII&quot;</span>) {</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;intended_device_family&quot;</span>, <span class="stringliteral">&quot;\&quot;Cyclone II\&quot;&quot;</span>);</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;StratixIV&quot;</span>) {</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;intended_device_family&quot;</span>, <span class="stringliteral">&quot;\&quot;Stratix IV\&quot;&quot;</span>);</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;CycloneIV&quot;</span>) {</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;intended_device_family&quot;</span>, <span class="stringliteral">&quot;\&quot;Cyclone IV\&quot;&quot;</span>);</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;CycloneV&quot;</span>) {</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;intended_device_family&quot;</span>, <span class="stringliteral">&quot;\&quot;Cyclone V\&quot;&quot;</span>);</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;StratixV&quot;</span>) {</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;        a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;intended_device_family&quot;</span>, <span class="stringliteral">&quot;\&quot;Stratix V\&quot;&quot;</span>);</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;        <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized device family!&quot;</span>);</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    }</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;clock_enable_input_a&quot;</span>, <span class="stringliteral">&quot;\&quot;BYPASS\&quot;&quot;</span>);</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;clock_enable_input_b&quot;</span>, <span class="stringliteral">&quot;\&quot;BYPASS\&quot;&quot;</span>);</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;clock_enable_output_a&quot;</span>, <span class="stringliteral">&quot;\&quot;BYPASS\&quot;&quot;</span>);</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;clock_enable_output_b&quot;</span>, <span class="stringliteral">&quot;\&quot;BYPASS\&quot;&quot;</span>);</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;outdata_aclr_a&quot;</span>, <span class="stringliteral">&quot;\&quot;NONE\&quot;&quot;</span>);</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;outdata_aclr_b&quot;</span>, <span class="stringliteral">&quot;\&quot;NONE\&quot;&quot;</span>);</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;outdata_reg_a&quot;</span>, <span class="stringliteral">&quot;\&quot;UNREGISTERED\&quot;&quot;</span>);</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;outdata_reg_b&quot;</span>, <span class="stringliteral">&quot;\&quot;UNREGISTERED\&quot;&quot;</span>);</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;numwords_a&quot;</span>, <span class="stringliteral">&quot;numwords_a&quot;</span>);</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;numwords_b&quot;</span>, <span class="stringliteral">&quot;numwords_b&quot;</span>);</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;widthad_a&quot;</span>, <span class="stringliteral">&quot;widthad_a&quot;</span>);</div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;widthad_b&quot;</span>, <span class="stringliteral">&quot;widthad_b&quot;</span>);</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_a&quot;</span>, <span class="stringliteral">&quot;width_a&quot;</span>);</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;width_b&quot;</span>, <span class="stringliteral">&quot;width_b&quot;</span>);</div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;address_reg_b&quot;</span>, <span class="stringliteral">&quot;\&quot;CLOCK0\&quot;&quot;</span>);</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;byteena_reg_b&quot;</span>, <span class="stringliteral">&quot;\&quot;CLOCK0\&quot;&quot;</span>);</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;indata_reg_b&quot;</span>, <span class="stringliteral">&quot;\&quot;CLOCK0\&quot;&quot;</span>);</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;    a-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">addParam</a>(<span class="stringliteral">&quot;wrcontrol_wraddress_reg_b&quot;</span>, <span class="stringliteral">&quot;\&quot;CLOCK0\&quot;&quot;</span>);</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <span class="comment">// doesn&#39;t work on StratixII:</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    <span class="comment">//&quot;    altsyncram_component.read_during_write_mode_port_a = &quot;DONT_CARE&quot;,&quot;</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> latencyRegisters = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a65524bacb524b70d1ad3d42417e8d978">getMemoryOutputRegisters</a>();</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af0413b2ae76115916935e2992c988a9a">setBody</a>(latencyRegisters);</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">printRTL</a>(m);</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    <span class="keyword">delete</span> m;</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a11c0acfc55c2f3432f413ce83f5010d9"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">legup::RTLModule::addOut</a></div><div class="ttdeci">RTLSignal * addOut(std::string name, RTLWidth width=RTLWidth())</div><div class="ttdoc">add an output port </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00445">RTL.cpp:445</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_af658330494ba77e285c77046e847883a"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">legup::RTLModule::addWire</a></div><div class="ttdeci">RTLSignal * addWire(std::string name, RTLWidth width=RTLWidth())</div><div class="ttdoc">add a wire signal </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00423">RTL.cpp:423</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1RTLConst_html"><div class="ttname"><a href="../../db/d8f/classlegup_1_1RTLConst.html">legup::RTLConst</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00315">RTL.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac50c8c8cec659c7b29b35ecdf354c891"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">legup::VerilogWriter::printRTL</a></div><div class="ttdeci">void printRTL(const RTLModule *rtl)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06538">VerilogWriter.cpp:6538</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a65524bacb524b70d1ad3d42417e8d978"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a65524bacb524b70d1ad3d42417e8d978">legup::VerilogWriter::getMemoryOutputRegisters</a></div><div class="ttdeci">std::string getMemoryOutputRegisters()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02355">VerilogWriter.cpp:2355</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html">legup::RTLModule</a></div><div class="ttdoc">RTL module. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00333">RTL.h:333</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_adbe4df3083601ebb058bba1e3d7d3556"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#adbe4df3083601ebb058bba1e3d7d3556">legup::RTLModule::addParam</a></div><div class="ttdeci">RTLSignal * addParam(std::string name, std::string value)</div><div class="ttdoc">add a Verilog module parameter </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00366">RTL.cpp:366</a></div></div>
<div class="ttc" id="yaml2elf_8cpp_html_aa15f84f0499130c4cec8c17e7f7376ce"><div class="ttname"><a href="../../da/d01/yaml2elf_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a></div><div class="ttdeci">static void zero(T &amp;Obj)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d01/yaml2elf_8cpp_source.html#l00093">yaml2elf.cpp:93</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html">legup::RTLWidth</a></div><div class="ttdoc">RTLWidth. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00047">RTL.h:47</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a0fe098bbeec3d9ddf62d8dc2f90cb3b9"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">legup::RTLModule::addIn</a></div><div class="ttdeci">RTLSignal * addIn(std::string name, RTLWidth width=RTLWidth())</div><div class="ttdoc">add an input port </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00373">RTL.cpp:373</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a2804cb9c0b55f96c048f73ff495568e9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">legup::RTLSignal::connect</a></div><div class="ttdeci">void connect(RTLSignal *s, Instruction *I=0)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00229">RTL.cpp:229</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_adbf2a90a715b49a63f81b9c7a6415c04"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">legup::LegupConfig::getDeviceFamily</a></div><div class="ttdeci">std::string getDeviceFamily()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00560">LegupConfig.h:560</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a68022d803651334e0f3493d3aca5048d"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a68022d803651334e0f3493d3aca5048d">legup::RTLModule::addModule</a></div><div class="ttdeci">RTLModule * addModule(std::string name, std::string instName)</div><div class="ttdoc">add an instantiated module </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00459">RTL.cpp:459</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_af0413b2ae76115916935e2992c988a9a"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#af0413b2ae76115916935e2992c988a9a">legup::RTLModule::setBody</a></div><div class="ttdeci">void setBody(std::string &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00457">RTL.h:457</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="dwarfdump-test2-helper_8cc_html_a649ae341334b899f441bc69cd7b0a4c4"><div class="ttname"><a href="../../d6/d4f/dwarfdump-test2-helper_8cc.html#a649ae341334b899f441bc69cd7b0a4c4">a</a></div><div class="ttdeci">int a()</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d4f/dwarfdump-test2-helper_8cc_source.html#l00001">dwarfdump-test2-helper.cc:1</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a87a434643c79a66daf94e3979f9e3e4e"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a87a434643c79a66daf94e3979f9e3e4e">legup::RTLModule::addConst</a></div><div class="ttdeci">RTLConst * addConst(std::string value, RTLWidth width=RTLWidth())</div><div class="ttdoc">add constant </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00438">RTL.cpp:438</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a262870fb43f776e8caceaa088eb79ec2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printAlwaysTrigger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>driver</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06688">6688</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;                                                                {</div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4f39da75753ab5d3851dada0814a7fdc">isConst</a>(driver)) {</div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (reset) begin &quot;</span> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot; = 0; end\n&quot;</span>;</div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;    }</div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4f39da75753ab5d3851dada0814a7fdc"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4f39da75753ab5d3851dada0814a7fdc">legup::VerilogWriter::isConst</a></div><div class="ttdeci">bool isConst(const RTLSignal *sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06668">VerilogWriter.cpp:6668</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3b2c1f62adff7a1556a68fda552ae862"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printArbiterModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00948">948</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                                       {</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="comment">// gnt has a single cycle latency</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="comment">// gnt is given one cycle after req</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module round_robin_arbiter (\n&quot;</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\trst_an,\n&quot;</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tclk,\n&quot;</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\treq_in,\n&quot;</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tgrant_final,\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="comment">//&quot;\tgrant,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        <span class="stringliteral">&quot;\twaitrequest\n&quot;</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        <span class="stringliteral">&quot;parameter N = 4;\n&quot;</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        <span class="stringliteral">&quot;input      rst_an;\n&quot;</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input       clk;\n&quot;</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input   [N-1:0] req_in;\n&quot;</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input waitrequest;\n&quot;</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output  [N-1:0] grant_final;\n\n&quot;</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        <span class="stringliteral">&quot;wire [N-1:0] req_final;\n&quot;</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [N-1:0] req;\n&quot;</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [N-1:0] req_reg;\n&quot;</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [N-1:0] rotate_ptr;\n&quot;</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire    [N-1:0] mask_req;\n&quot;</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire    [N-1:0] mask_grant;\n&quot;</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire    [N-1:0] grant_comb;\n&quot;</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [N-1:0] grant;\n&quot;</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire        no_mask_req;\n&quot;</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire    [N-1:0] nomask_grant;\n&quot;</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire        update_ptr;\n&quot;</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;genvar i;\n\n&quot;</span>;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="comment">// TO DO: Fix this to work for both cases</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="comment">// For the hybrid case, the grant signal should only be asserted for once</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="comment">// cycle</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="comment">// once the grant signal goes low</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="comment">// or else it will make multiple requests over Avalon?</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="comment">// for pure HW case, it makes a combinational loop for Pthreads+OpenMP case</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="comment">// when the waitrequest is in the if condition</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>()) {</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign grant_final = (waitrequest)? {N{1&#39;b0}}: grant_comb;\n&quot;</span>;</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign grant_final = grant_comb;\n&quot;</span>;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    }</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">    if (LEGUP_CONFIG-&gt;isHybridFlow()) {</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">        Out &lt;&lt; &quot;assign grant_final = (waitrequest)? {N{1&#39;b0}}: grant;\n&quot;;</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">    } else {</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">        Out &lt;&lt; &quot;assign grant_final = grant;\n&quot;;</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">    }*/</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (!waitrequest)\n&quot;</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\treq_reg[N-1:0] &lt;= req_final[N-1:0];\n&quot;</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        <span class="stringliteral">&quot;assign req_final[N-1:0] = req_in[N-1:0] &amp; ~req_reg[N-1:0];\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        <span class="comment">//&quot;assign req[N-1:0] = req_final[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;        <span class="stringliteral">&quot;assign req[N-1:0] = req_in[N-1:0];\n&quot;</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// rotate pointer update logic\n&quot;</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign update_ptr = |grant[N-1:0];\n&quot;</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @ (posedge clk or negedge rst_an)\n&quot;</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (!rst_an)\n&quot;</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\trotate_ptr[0] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\trotate_ptr[1] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse if (update_ptr)\n&quot;</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t// note: N must be at least 2\n&quot;</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\trotate_ptr[0] &lt;= grant[N-1];\n&quot;</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\trotate_ptr[1] &lt;= grant[N-1] | grant[0];\n&quot;</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;        <span class="stringliteral">&quot;generate\n&quot;</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;for (i=2;i&lt;N;i=i+1) begin : abc\n&quot;</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @ (posedge clk or negedge rst_an)\n&quot;</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (!rst_an)\n&quot;</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\trotate_ptr[i] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse if (update_ptr)\n&quot;</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\trotate_ptr[i] &lt;= grant[N-1] | (|grant[i-1:0]);\n&quot;</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endgenerate\n\n&quot;</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        <span class="stringliteral">&quot;// mask grant generation logic\n&quot;</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign mask_req[N-1:0] = req[N-1:0] &amp; rotate_ptr[N-1:0];\n\n&quot;</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;        <span class="stringliteral">&quot;assign mask_grant[0] = mask_req[0];\n&quot;</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;generate\n&quot;</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;for (i=1;i&lt;N;i=i+1) begin : abcd\n&quot;</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tassign mask_grant[i] = (~|mask_req[i-1:0]) &amp; mask_req[i];\n&quot;</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endgenerate\n\n&quot;</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        <span class="stringliteral">&quot;// non-mask grant generation logic\n&quot;</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign nomask_grant[0] = req[0];\n&quot;</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;generate\n&quot;</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;for (i=1;i&lt;N;i=i+1) begin : abcde\n&quot;</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tassign nomask_grant[i] = (~|req[i-1:0]) &amp; req[i];\n&quot;</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endgenerate\n\n&quot;</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;        <span class="stringliteral">&quot;// grant generation logic\n&quot;</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign no_mask_req = ~|mask_req[N-1:0];\n&quot;</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign grant_comb[N-1:0] = mask_grant[N-1:0] | &quot;</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;           <span class="stringliteral">&quot;(nomask_grant[N-1:0] &amp; {N{no_mask_req}});\n\n&quot;</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;        <span class="stringliteral">&quot;always @ (posedge clk or negedge rst_an)\n&quot;</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (!rst_an)  grant[N-1:0] &lt;= {N{1&#39;b0}};\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        <span class="comment">//    &quot;\telse if (waitrequest)    grant[N-1:0] &lt;= grant[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;        <span class="stringliteral">&quot;\telse if (!waitrequest) grant[N-1:0] &lt;= grant_comb[N-1:0] &amp; &quot;</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;        <span class="stringliteral">&quot;~grant[N-1:0];\n\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        <span class="comment">//    &quot;\telse       grant[N-1:0] &lt;= grant_comb[N-1:0] &amp;</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        <span class="comment">//    ~grant[N-1:0];\n\n&quot;</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        <span class="comment">//    &lt;&lt;</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        <span class="stringliteral">&quot;endmodule\n\n&quot;</span>;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">        //Not working</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">        //gnt has a single cycle latency</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">        //gnt is given one cycle after req</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">        Out &lt;&lt;</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">        &quot;module round_robin_arbiter (\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">        &quot;   rst_an,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">        &quot;   clk,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">        &quot;   req_in,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">        &quot;   grant,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">        &quot;   waitrequest\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">        &quot;);\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">        &quot;parameter N = 2;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">        &quot;input      rst_an;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">        &quot;input      clk;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">        &quot;input  [N-1:0] req_in;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">        &quot;input waitrequest;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">        &quot;output [N-1:0] grant;\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">        &quot;wire [N-1:0] req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">        &quot;wire [N-1:0] req_final;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">        &quot;reg    [N-1:0] req_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">        &quot;reg    [N-1:0] rotate_ptr;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">        &quot;wire   [N-1:0] mask_req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">        &quot;wire   [N-1:0] mask_grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">        &quot;wire   [N-1:0] grant_comb;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">        &quot;reg    [N-1:0] grant_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">        &quot;reg    [N-1:0] grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">        &quot;wire       no_mask_req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">        &quot;wire   [N-1:0] nomask_grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">        &quot;wire       update_ptr;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">        &quot;reg        waitrequest_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">        &quot;genvar i;\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">        &quot;always @(posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">        &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">        &quot;\tif (!waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">        &quot;\treq_reg[N-1:0] &lt;= req_final[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">        &quot;end\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">        &quot;assign req_final[N-1:0] = req_in[N-1:0] &amp; ~req_reg[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">        &quot;assign req[N-1:0] = req_final[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">        &quot;// rotate pointer update logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">        &quot;assign update_ptr = |grant_comb[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">        &quot;always @ (posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">        &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">        &quot;\tif (rst_an) begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">        &quot;\t\trotate_ptr[0] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">        &quot;\t\trotate_ptr[1] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">        &quot;\t//else if (update_ptr &amp;&amp; !waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">        &quot;\telse if (update_ptr)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">        &quot;\tbegin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">        &quot;\t\t// note: N must be at least 2\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">        &quot;\t\trotate_ptr[0] &lt;= grant_comb[N-1];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">        &quot;\t\trotate_ptr[1] &lt;= grant_comb[N-1] | grant_comb[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">        &quot;end\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">        &quot;generate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">        &quot;\tfor (i=2;i&lt;N;i=i+1) begin : rotateptr\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">        &quot;\t\talways @ (posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">        &quot;\t\tbegin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">        &quot;\t\tif (rst_an)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">        &quot;\t\t\trotate_ptr[i] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">        &quot;\t\t//else if (update_ptr &amp;&amp; !waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">        &quot;\t\telse if (update_ptr )\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">        &quot;\t\t\trotate_ptr[i] &lt;= grant[N-1] | (|grant[i-1:0]);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">        &quot;\t\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">        &quot;endgenerate\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">        &quot;// mask grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">        &quot;assign mask_req[N-1:0] = req[N-1:0] &amp; rotate_ptr[N-1:0];\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">        &quot;assign mask_grant[0] = mask_req[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">        &quot;generate \n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">        &quot;\tfor (i=1;i&lt;N;i=i+1) begin : maskgrant\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">        &quot;\t\tassign mask_grant[i] = (~|mask_req[i-1:0]) &amp; mask_req[i];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">        &quot;endgenerate\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">        &quot;// non-mask grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">        &quot;assign nomask_grant[0] = req[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">        &quot;generate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">        &quot;\tfor (i=1;i&lt;N;i=i+1) begin : nomaskgrant\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">        &quot;\t\tassign nomask_grant[i] = (~|req[i-1:0]) &amp; req[i];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">        &quot;endgenerate\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">        &quot;// grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">        &quot;assign no_mask_req = ~|mask_req[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">        &quot;assign grant_comb[N-1:0] = (mask_grant[N-1:0] | (nomask_grant[N-1:0] &amp;</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">       {N{no_mask_req}}));\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">        &quot;always @ (posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">        &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">        &quot;\tif (rst_an) begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">        &quot;\t\tgrant[N-1:0] &lt;= {N{1&#39;b0}};\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">        &quot;\telse if (waitrequest) begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">        &quot;\t\tgrant[N-1:0] &lt;= grant[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">        &quot;\telse begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">        &quot;\t\tgrant[N-1:0] &lt;= grant_comb[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">        &quot;end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">        &quot;endmodule\n&quot;;</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="comment">// combination logic</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="comment">// gnt is asserted in the same cycle as req</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">    Out &lt;&lt;</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">    &quot;module round_robin_arbiter (\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">    &quot;   rst_an,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">    &quot;   clk,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">    &quot;   req_in,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">    &quot;   grant_comb,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">    &quot;   waitrequest\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">    &quot;);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">    &quot;parameter N = 2;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">    &quot;input      rst_an;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">    &quot;input      clk;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">    &quot;input  [N-1:0] req_in;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">    &quot;input waitrequest;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">    &quot;output [N-1:0] grant_comb;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">    &quot;wire [N-1:0] req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">    &quot;reg    [N-1:0] rotate_ptr;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">    &quot;wire   [N-1:0] mask_req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">    &quot;wire   [N-1:0] mask_grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">    &quot;wire   [N-1:0] grant_comb;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">    &quot;reg    [N-1:0] grant_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">    &quot;reg    [N-1:0] grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">    &quot;wire       no_mask_req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">    &quot;wire   [N-1:0] nomask_grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">    &quot;wire       update_ptr;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">    &quot;reg        waitrequest_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">    &quot;genvar i;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">    &quot;always @(posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">    &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">    &quot;\twaitrequest_reg &lt;= waitrequest;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">    &quot;\tif (waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">    &quot;\tbegin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">    &quot;\t\tgrant_reg &lt;= grant_comb;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">    &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">    &quot;end\n\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">    &quot;assign req[N-1:0] = req_in[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">    &quot;// rotate pointer update logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">    &quot;assign update_ptr = |grant_comb[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">    &quot;always @ (posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">    &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">    &quot;   if (rst_an) begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">    &quot;       rotate_ptr[0] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">    &quot;       rotate_ptr[1] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">    &quot;   else if (update_ptr &amp;&amp; !waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">    &quot;   begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">    &quot;       // note: N must be at least 2\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">    &quot;       rotate_ptr[0] &lt;= grant_comb[N-1];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">    &quot;       rotate_ptr[1] &lt;= grant_comb[N-1] | grant_comb[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">    &quot;end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">    &quot;generate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">    &quot;   for (i=2;i&lt;N;i=i+1) begin : rotateptr\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">    &quot;       always @ (posedge clk or negedge rst_an)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">    &quot;       begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">    &quot;           if (!rst_an)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">    &quot;               rotate_ptr[i] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">    &quot;           else if (update_ptr &amp;&amp; !waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">    &quot;               rotate_ptr[i] &lt;= grant[N-1] | (|grant[i-1:0]);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">    &quot;       end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">    &quot;endgenerate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">    &quot;// mask grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">    &quot;assign mask_req[N-1:0] = req[N-1:0] &amp; rotate_ptr[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">    &quot;assign mask_grant[0] = mask_req[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">    &quot;generate \n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">    &quot;   for (i=1;i&lt;N;i=i+1) begin : maskgrant\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">    &quot;       assign mask_grant[i] = (~|mask_req[i-1:0]) &amp; mask_req[i];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">    &quot;endgenerate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">    &quot;// non-mask grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">    &quot;assign nomask_grant[0] = req[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">    &quot;generate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">    &quot;   for (i=1;i&lt;N;i=i+1) begin : nomaskgrant\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">    &quot;       assign nomask_grant[i] = (~|req[i-1:0]) &amp; req[i];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">    &quot;endgenerate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">    &quot;// grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">    &quot;assign no_mask_req = ~|mask_req[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">    &quot;assign grant_comb[N-1:0] = waitrequest_reg? grant_reg[N-1:0] :</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">    (mask_grant[N-1:0] | (nomask_grant[N-1:0] &amp; {N{no_mask_req}}));\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">    //&quot;assign grant_comb[N-1:0] = mask_grant[N-1:0] | (nomask_grant[N-1:0] &amp;</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">    {N{no_mask_req}});\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">    &quot;always @ (posedge clk or negedge rst_an)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">    &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">    &quot;   if (!rst_an)    grant[N-1:0] &lt;= {N{1&#39;b0}};\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">    &quot;   else        grant[N-1:0] &lt;= grant_comb[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">    &quot;end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">    &quot;endmodule\n\n&quot;;*/</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">    Out &lt;&lt;</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">    &quot;module round_robin_arbiter (\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">    &quot;   rst_an,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">    &quot;   clk,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">    &quot;   req_in,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">    &quot;   grant_comb,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">    &quot;   waitrequest\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">    &quot;);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">    &quot;parameter N = 2;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">    &quot;input      rst_an;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">    &quot;input      clk;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">    &quot;input  [N-1:0] req_in;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">    &quot;input waitrequest;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">    &quot;output [N-1:0] grant_comb;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">    &quot;wire [N-1:0] req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">    &quot;reg    [N-1:0] rotate_ptr;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">    &quot;wire   [N-1:0] mask_req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">    &quot;wire   [N-1:0] mask_grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">    &quot;wire   [N-1:0] grant_comb;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">    &quot;reg    [N-1:0] grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">    &quot;wire       no_mask_req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">    &quot;wire   [N-1:0] nomask_grant;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">    &quot;wire       update_ptr;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">    &quot;genvar i;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">    &quot;assign req[N-1:0] = req_in[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">    &quot;// rotate pointer update logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">    &quot;assign update_ptr = |grant_comb[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">    &quot;always @ (posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">    &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">    &quot;   if (rst_an) begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">    &quot;       rotate_ptr[0] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">    &quot;       rotate_ptr[1] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">    &quot;   else if (update_ptr &amp;&amp; !waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">    &quot;   begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">    &quot;       // note: N must be at least 2\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">    &quot;       rotate_ptr[0] &lt;= grant_comb[N-1];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">    &quot;       rotate_ptr[1] &lt;= grant_comb[N-1] | grant_comb[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">    &quot;end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">    &quot;generate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">    &quot;   for (i=2;i&lt;N;i=i+1) begin : rotateptr\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">    &quot;       always @ (posedge clk or negedge rst_an)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">    &quot;       begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">    &quot;           if (!rst_an)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">    &quot;               rotate_ptr[i] &lt;= 1&#39;b1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">    &quot;           else if (update_ptr &amp;&amp; !waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">    &quot;               rotate_ptr[i] &lt;= grant[N-1] | (|grant[i-1:0]);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">    &quot;       end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">    &quot;endgenerate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">    &quot;// mask grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">    &quot;assign mask_req[N-1:0] = req[N-1:0] &amp; rotate_ptr[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">    &quot;assign mask_grant[0] = mask_req[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">    &quot;generate \n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">    &quot;   for (i=1;i&lt;N;i=i+1) begin : maskgrant\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">    &quot;       assign mask_grant[i] = (~|mask_req[i-1:0]) &amp; mask_req[i];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">    &quot;endgenerate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">    &quot;// non-mask grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">    &quot;assign nomask_grant[0] = req[0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">    &quot;generate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">    &quot;   for (i=1;i&lt;N;i=i+1) begin : nomaskgrant\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">    &quot;       assign nomask_grant[i] = (~|req[i-1:0]) &amp; req[i];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">    &quot;   end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">    &quot;endgenerate\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">    &quot;// grant generation logic\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">    &quot;assign no_mask_req = ~|mask_req[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">    &quot;assign grant_comb[N-1:0] = mask_grant[N-1:0] | (nomask_grant[N-1:0] &amp;</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">    {N{no_mask_req}});\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">    &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">    &quot;always @ (posedge clk or negedge rst_an)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">    &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">    &quot;   if (!rst_an)    grant[N-1:0] &lt;= {N{1&#39;b0}};\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">    &quot;   else        grant[N-1:0] &lt;= grant_comb[N-1:0];\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">    &quot;end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">    &quot;endmodule\n\n&quot;;</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;}</div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a5d71c079fec1c216307ffb934e083a3f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">legup::LegupConfig::isHybridFlow</a></div><div class="ttdeci">bool isHybridFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00479">LegupConfig.h:479</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a58979f0e95c04aab5c1418ffd8b9b721"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printArgsReceivers </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>NumParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::vector&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>arg_bitwidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05481">5481</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;                                                                           {</div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;</div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;    <span class="keywordtype">int</span> argIdx = 1;</div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;    <span class="keywordtype">int</span> addrIdx = 3;</div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;    <span class="keywordtype">int</span> data_size;</div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>; i++) {</div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;        data_size = arg_bitwidth[i];</div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;        <span class="keywordflow">if</span> (data_size == 31) {</div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tif (start || reset)\n&quot;</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;_ready &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\telse if ((avs_s1_address == &quot;</span> &lt;&lt; addrIdx</div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;) &amp; (avs_s1_write))\n&quot;</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;[31:0] &lt;= avs_s1_writedata[31:0];\n&quot;</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;_ready &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;            addrIdx++;</div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;            argIdx++;</div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (data_size == 63) {</div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tif ((avs_s1_address == &quot;</span> &lt;&lt; addrIdx</div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;) &amp; (avs_s1_write))\n&quot;</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;[31:0] &lt;= avs_s1_writedata[31:0];\n&quot;</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;            addrIdx++;</div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;</div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tif (start || reset)\n&quot;</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;_ready &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\telse if ((avs_s1_address == &quot;</span> &lt;&lt; addrIdx</div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;) &amp; (avs_s1_write))\n&quot;</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;[63:32] &lt;= avs_s1_writedata[31:0];\n&quot;</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;_ready &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;            addrIdx++;</div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;            argIdx++;</div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0 &amp;&amp; <span class="stringliteral">&quot;Parameter data bitwidth undefined!\n&quot;</span>);</div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;        }</div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;    }</div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1NumParams_html"><div class="ttname"><a href="../../d4/d1c/classlegup_1_1NumParams.html">legup::NumParams</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd0/NumParams_8cpp_source.html#l00026">NumParams.cpp:26</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7eb782cae126a04e89892ed2443e9cb4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printArgumentSignalDeclarations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>arg_bitwidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05072">5072</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;                                                                             {</div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;</div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a> = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#aef89c402976e04c0abe4b10a963d35e3">arg_size</a>();</div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;    <span class="keywordtype">int</span> argIdx = 1;</div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;    <span class="keywordtype">int</span> data_size;</div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;    <span class="keywordflow">if</span> (NumParams &gt; 0) {</div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;</div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../d0/dc1/classllvm_1_1ilist__iterator.html">Function::const_arg_iterator</a> it = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a8bf193a781a92cae52d7f9216d0824f8">arg_begin</a>(), e = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a8300ac1ef141b8a7c63c13fa9369d976">arg_end</a>();</div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;             it != e; ++it) {</div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;            data_size = 31;</div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;            <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="../../dd/d56/classllvm_1_1IntegerType.html">IntegerType</a> *ITy = dyn_cast&lt;IntegerType&gt;(it-&gt;getType())) {</div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;                <span class="keywordflow">if</span> (ITy-&gt;getBitWidth() == 64) <span class="comment">// if data type is long long</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;                    data_size = 63;</div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (it-&gt;getType()-&gt;isDoubleTy()) {</div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;                data_size = 63;</div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;            }</div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;            arg_bitwidth.push_back(data_size);</div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; data_size &lt;&lt; <span class="stringliteral">&quot;:0]ARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg ARG&quot;</span> &lt;&lt; argIdx &lt;&lt; <span class="stringliteral">&quot;_ready;\n&quot;</span>;</div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;            argIdx++;</div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;        }</div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire parameter_ready;\n\n&quot;</span>;</div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;    }</div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1Function_html_a8300ac1ef141b8a7c63c13fa9369d976"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a8300ac1ef141b8a7c63c13fa9369d976">llvm::Function::arg_end</a></div><div class="ttdeci">arg_iterator arg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00425">Function.h:425</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aef89c402976e04c0abe4b10a963d35e3"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#aef89c402976e04c0abe4b10a963d35e3">llvm::Function::arg_size</a></div><div class="ttdeci">size_t arg_size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd4/Function_8cpp_source.html#l00283">Function.cpp:283</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a8bf193a781a92cae52d7f9216d0824f8"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a8bf193a781a92cae52d7f9216d0824f8">llvm::Function::arg_begin</a></div><div class="ttdeci">arg_iterator arg_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00417">Function.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1IntegerType_html"><div class="ttname"><a href="../../dd/d56/classllvm_1_1IntegerType.html">llvm::IntegerType</a></div><div class="ttdoc">Integer representation type. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/df5/DerivedTypes_8h_source.html#l00037">DerivedTypes.h:37</a></div></div>
<div class="ttc" id="classlegup_1_1NumParams_html"><div class="ttname"><a href="../../d4/d1c/classlegup_1_1NumParams.html">legup::NumParams</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd0/NumParams_8cpp_source.html#l00026">NumParams.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="../../d0/dc1/classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dfc/ilist_8h_source.html#l00050">ilist.h:50</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af6d817e6cdbfdff3ac292ed4500211ac"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printAssignStatements </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>NumParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>return64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isParallel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05457">5457</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;                                                           {</div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;</div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a> &gt; 0) {</div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign parameter_ready = &quot;</span>;</div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 1; i &lt;= <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>; i++) {</div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;ARG&quot;</span> &lt;&lt; i &lt;&lt; <span class="stringliteral">&quot;_ready&quot;</span>;</div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;            <span class="keywordflow">if</span> (i == <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>) {</div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;            }</div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &amp;&amp; &quot;</span>;</div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;        }</div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;</div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;    }</div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;</div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign clk = csi_clockreset_clk;\n&quot;</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign reset = csi_clockreset_reset;\n&quot;</span>;</div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;</div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a61817fa57c0dbad04090265ee8624b2f">printACCELassignStatements</a>(isParallel);</div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;</div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a30a159e57ddfd89cc63df9b589a4072e">printMemoryAssignStatements</a>(<a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, return64, isParallel);</div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a61817fa57c0dbad04090265ee8624b2f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a61817fa57c0dbad04090265ee8624b2f">legup::VerilogWriter::printACCELassignStatements</a></div><div class="ttdeci">void printACCELassignStatements(bool isParallel)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05174">VerilogWriter.cpp:5174</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a30a159e57ddfd89cc63df9b589a4072e"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a30a159e57ddfd89cc63df9b589a4072e">legup::VerilogWriter::printMemoryAssignStatements</a></div><div class="ttdeci">void printMemoryAssignStatements(int NumParams, bool return64, bool isParallel)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05282">VerilogWriter.cpp:5282</a></div></div>
<div class="ttc" id="classlegup_1_1NumParams_html"><div class="ttname"><a href="../../d4/d1c/classlegup_1_1NumParams.html">legup::NumParams</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd0/NumParams_8cpp_source.html#l00026">NumParams.cpp:26</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0cd96f6732edef3ce39d6c0ce2be5c3f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printAvalonInterface </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>ModuleName</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04930">4930</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;                                                             {</div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;</div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#af3db36c3fffbf308b4b8e978ccf98abe">stripInvalidCharacters</a>(ModuleName);</div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`timescale 1 ns / 1 ns&quot;</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module &quot;</span> &lt;&lt; ModuleName &lt;&lt; <span class="stringliteral">&quot;_top\n&quot;</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t(\n&quot;</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tcsi_clockreset_clk,\n&quot;</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tcsi_clockreset_reset,\n&quot;</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t//Slave interface to talk to processor\n&quot;</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t//Inputs\n&quot;</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_address,\n&quot;</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_read,\n&quot;</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_write,\n&quot;</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_writedata,\n&quot;</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t//Outputs\n&quot;</span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata,\n&quot;</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t//Memory\n&quot;</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavm_ACCEL_readdata,\n&quot;</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavm_ACCEL_waitrequest,\n&quot;</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavm_ACCEL_address,\n&quot;</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavm_ACCEL_writedata,\n&quot;</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavm_ACCEL_write,\n&quot;</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tavm_ACCEL_read&quot;</span>;</div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;</div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t);\n&quot;</span>;</div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;}</div>
<div class="ttc" id="namespacelegup_html_af3db36c3fffbf308b4b8e978ccf98abe"><div class="ttname"><a href="../../da/d91/namespacelegup.html#af3db36c3fffbf308b4b8e978ccf98abe">legup::stripInvalidCharacters</a></div><div class="ttdeci">void stripInvalidCharacters(std::string &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00305">Target/Verilog/utils.cpp:305</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a479f8ccb8bbcc6e007d72b3efab747f0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBarrierInstance </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>barrierIndex</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00702">702</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                                                         {</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName = <span class="stringliteral">&quot;barrier_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(barrierIndex);</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> barrier_address = instanceName + <span class="stringliteral">&quot;_address&quot;</span>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> barrier_read = instanceName + <span class="stringliteral">&quot;_enable&quot;</span>;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> barrier_write = instanceName + <span class="stringliteral">&quot;_write_enable&quot;</span>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> barrier_readdata = instanceName + <span class="stringliteral">&quot;_out&quot;</span>;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> barrier_writedata = instanceName + <span class="stringliteral">&quot;_in&quot;</span>;</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;legup_HW_barrier &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot; (\n&quot;</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .clk( clk ),\n&quot;</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .reset( reset ),\n&quot;</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .address( &quot;</span> &lt;&lt; barrier_address &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .read( &quot;</span> &lt;&lt; barrier_read &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .write( &quot;</span> &lt;&lt; barrier_write &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .readdata( &quot;</span> &lt;&lt; barrier_readdata &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .writedata( &quot;</span> &lt;&lt; barrier_writedata &lt;&lt; <span class="stringliteral">&quot; )\n&quot;</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af999e3656328535870ce94f1e153ac77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBarrierModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00723">723</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                       {</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`timescale 1ns / 1ns\n&quot;</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;module legup_HW_barrier (\n&quot;</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                  clk,\n&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                  reset,\n&quot;</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                  address,\n&quot;</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                  read,\n&quot;</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                  write,\n&quot;</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                  readdata,\n&quot;</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                  writedata\n&quot;</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        <span class="stringliteral">&quot;input                                      clk;\n&quot;</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input                                      reset;\n&quot;</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input                                      address;\n&quot;</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input                                      read;\n&quot;</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input                                      write;\n&quot;</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output [`MEMORY_CONTROLLER_DATA_SIZE-1:0]  readdata;\n&quot;</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  [`MEMORY_CONTROLLER_DATA_SIZE-1:0]  writedata;\n\n&quot;</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <span class="stringliteral">&quot;reg    [`MEMORY_CONTROLLER_DATA_SIZE-1:0]  barrier_count;\n&quot;</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg    [`MEMORY_CONTROLLER_DATA_SIZE-1:0]  numthreads;\n&quot;</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire   [`MEMORY_CONTROLLER_DATA_SIZE-1:0]  writedata;\n\n&quot;</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    if (reset)\n&quot;</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        numthreads &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    //barrier initialization to store the number of threads\n&quot;</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    else if (write &amp;&amp; !address)\n&quot;</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        numthreads &lt;= writedata;\n&quot;</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    if (reset)\n&quot;</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        barrier_count &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    //whenever each thread reaches the barrier, it writes to the &quot;</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;           <span class="stringliteral">&quot;barrier, which increments the counter\n&quot;</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    else if (write &amp;&amp; address)\n&quot;</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        barrier_count &lt;= barrier_count + 1;\n&quot;</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    //if the counter reaches the total number of threads, it &quot;</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;           <span class="stringliteral">&quot;resets to zero\n&quot;</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    //this is needed for when the same barrier is used multiplie &quot;</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;           <span class="stringliteral">&quot;times without initializing the barrier again\n&quot;</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    else if (barrier_count == numthreads)\n&quot;</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        barrier_count &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        <span class="stringliteral">&quot;//if the barrier count is zero, that means all threads have reached &quot;</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        <span class="stringliteral">&quot;the barrier\n&quot;</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign readdata = barrier_count;\n\n&quot;</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        <span class="stringliteral">&quot;endmodule\n\n&quot;</span>;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3d736d5805a03d3e80b03a6ee0c7c568"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBlankDefaultCase </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00139">139</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                                          {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d2/dd2/structindent.html">indent</a> &lt;&lt; <span class="stringliteral">&quot;default:&quot;</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t// quartus issues a warning if we have no default case&quot;</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div>
<div class="ttc" id="structindent_html"><div class="ttname"><a href="../../d2/dd2/structindent.html">indent</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d96/YAMLBench_8cpp_source.html#l00055">YAMLBench.cpp:55</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aaa73c700b2898119599a1eb521445503"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBoardLogic </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01680">1680</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                                    {</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;        <span class="comment">// Use switches to view debugging information on the 7-segs</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    \n&quot;</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire [15:0] &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire [15:0] &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire [7:0] hlsd_state;&quot;</span>;</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n\talways @ (*) begin\n&quot;</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex7 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex6 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex5 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex4 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex3 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex2 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex1 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex0 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tif (SW[0] == 1&#39;b0) begin\n&quot;</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex7 &lt;= return_val_reg[31:28];\n&quot;</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex6 &lt;= return_val_reg[27:24];\n&quot;</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex5 &lt;= return_val_reg[23:20];\n&quot;</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex4 &lt;= return_val_reg[19:16];\n&quot;</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex3 &lt;= return_val_reg[15:12];\n&quot;</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex2 &lt;= return_val_reg[11:8];\n&quot;</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex1 &lt;= return_val_reg[7:4];\n&quot;</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex0 &lt;= return_val_reg[3:0];\n&quot;</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\telse if (SW[0] == 1&#39;b1) begin\n&quot;</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex7 &lt;= &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;[11:8];\n&quot;</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex6 &lt;= &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;[7:4];\n&quot;</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex5 &lt;= &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;[3:0];\n&quot;</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex4 &lt;= &quot;</span> &lt;&lt; DEBUG_SIGNAL_NAME_CURRENT_STATE</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[11:8];\n&quot;</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex3 &lt;= &quot;</span> &lt;&lt; DEBUG_SIGNAL_NAME_CURRENT_STATE &lt;&lt; <span class="stringliteral">&quot;[7:4];\n&quot;</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex2 &lt;= &quot;</span> &lt;&lt; DEBUG_SIGNAL_NAME_CURRENT_STATE &lt;&lt; <span class="stringliteral">&quot;[3:0];\n&quot;</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex1 &lt;= hlsd_state[7:4];\n&quot;</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex0 &lt;= hlsd_state[3:0];\n&quot;</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n\talways @ (*) begin\n&quot;</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex7 &lt;= return_val_reg[31:28];\n&quot;</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex6 &lt;= return_val_reg[27:24];\n&quot;</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex5 &lt;= return_val_reg[23:20];\n&quot;</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex4 &lt;= return_val_reg[19:16];\n&quot;</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex3 &lt;= return_val_reg[15:12];\n&quot;</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex2 &lt;= return_val_reg[11:8];\n&quot;</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex1 &lt;= return_val_reg[7:4];\n&quot;</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex0 &lt;= return_val_reg[3:0];\n&quot;</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign UART_TXD = 1&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    }</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    clock_follower clock_follower_inst (\n&quot;</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .reset ( reset ),\n&quot;</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .clk1x ( clk ),\n&quot;</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .clk2x ( clk2x ),\n&quot;</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .clk1x_follower ( clk1x_follower )\n&quot;</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    );&quot;</span>;</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    }</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;        <span class="comment">// Debugger doesn&#39;t need a state machine start/stop circuit.</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n\talways @(posedge clk) begin\n&quot;</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tif (reset)\n&quot;</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\treturn_val_reg &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\telse if (finish) begin\n&quot;</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\treturn_val_reg &lt;= return_val;\n&quot;</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    parameter s_WAIT = 3&#39;b001, s_START = 3&#39;b010, s_EXE = &quot;</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;               <span class="stringliteral">&quot;3&#39;b011,\n&quot;</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;                s_DONE = 3&#39;b100;\n&quot;</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    // state registers\n&quot;</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    reg [3:0] y_Q, Y_D;\n&quot;</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    assign LEDG[3:0] = y_Q;\n&quot;</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    // next state\n&quot;</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    always @(*)\n&quot;</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        case (y_Q)\n&quot;</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;\n&quot;</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            s_START: Y_D = s_EXE;\n&quot;</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = &quot;</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;               <span class="stringliteral">&quot;s_DONE;\n&quot;</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            s_DONE: Y_D = s_DONE;\n&quot;</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            default: Y_D = 3&#39;bxxx;\n&quot;</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        endcase\n&quot;</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    // current state\n&quot;</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        if (reset) // synchronous clear\n&quot;</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            y_Q &lt;= s_WAIT;\n&quot;</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        else\n&quot;</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            y_Q &lt;= Y_D;\n&quot;</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        if (y_Q == s_EXE &amp;&amp; finish)\n&quot;</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            return_val_reg &lt;= return_val;\n&quot;</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        else if (y_Q == s_DONE)\n&quot;</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            return_val_reg &lt;= return_val_reg;\n&quot;</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        else\n&quot;</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;            return_val_reg &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    assign start = (y_Q == s_START);&quot;</span>;</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    }</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a93df529f9530c0ecba18263c3a71917f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBoardPortList </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01604">1604</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                                       {</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">PropagatingSignals</a> *ps = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>();</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    std::vector&lt;PropagatingSignal *&gt; signals =</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        ps-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">getPropagatingSignalsForFunctionNamed</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin();</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;         si != signals.end(); ++si) {</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>();</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#afc3f235055a31c0989727eedda2b26f3">stringInDE2PropertyList</a>(name) &amp;&amp;</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;            !(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>()))</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;, &quot;</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n\t\t&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a>;</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    }</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <span class="comment">// Add serial connection for debugging control</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t\tUART_RXD,\n\t\tUART_TXD&quot;</span>;</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_acf8c1ba8b0490e1926f517c3671b451c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">legup::PropagatingSignals::getPropagatingSignalsForFunctionNamed</a></div><div class="ttdeci">std::vector&lt; PropagatingSignal * &gt; getPropagatingSignalsForFunctionNamed(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01228">Allocation.cpp:1228</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a0a7bd45d03a7c0b350c0fdd947be295e"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">legup::PropagatingSignal::stopsAtTopLevelModule</a></div><div class="ttdeci">bool stopsAtTopLevelModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00406">Allocation.h:406</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a953f31e5601cff4500b7370354604051"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">legup::PropagatingSignal::getName</a></div><div class="ttdeci">std::string getName()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01135">Allocation.cpp:1135</a></div></div>
<div class="ttc" id="namespacelegup_html_afc3f235055a31c0989727eedda2b26f3"><div class="ttname"><a href="../../da/d91/namespacelegup.html#afc3f235055a31c0989727eedda2b26f3">legup::stringInDE2PropertyList</a></div><div class="ttdeci">bool stringInDE2PropertyList(const std::string &amp;s)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01574">VerilogWriter.cpp:1574</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">legup::PropagatingSignals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00502">Allocation.h:502</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html">legup::PropagatingSignal</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00350">Allocation.h:350</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa03daef09a2949d4d9a2607642fbb74c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBoardSignalDeclarations </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01624">1624</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;                                                 {</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">PropagatingSignals</a> *ps = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>();</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    std::vector&lt;PropagatingSignal *&gt; signals =</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;        ps-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">getPropagatingSignalsForFunctionNamed</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin();</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;         si != signals.end(); ++si) {</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;        <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#afc3f235055a31c0989727eedda2b26f3">stringInDE2PropertyList</a>(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>()) &amp;&amp;</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;            !(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>())) {</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;            <span class="keywordflow">if</span> (propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#ad2a28091f16faaf92e6180bc0b357000">getType</a>() == <span class="stringliteral">&quot;input&quot;</span>) {</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    input &quot;</span>;</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;            } <span class="keywordflow">else</span> { <span class="comment">// implies output here</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    output &quot;</span>;</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;            }</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a292291680ebd07f037f7fb6cb0baea38">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">str</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;                &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot;;&quot;</span>;</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;        }</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    }</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    <span class="comment">// Add Serial connections for debugger control</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    input UART_RXD;&quot;</span>;</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    output UART_TXD;&quot;</span>;</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n    wire  clk;\n&quot;</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire  clk2x;\n&quot;</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire  clk1x_follower;\n&quot;</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    pll pll_inst (\n&quot;</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .inclk0 (CLOCK_50),\n&quot;</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .c0 (clk),\n&quot;</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .c1 (clk2x)\n&quot;</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    );\n&quot;</span>;</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    \n\twire clk = CLOCK_50;&quot;</span>;</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    }</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_DEBUG&quot;</span>) ||</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_ONCHIP_BUG_DETECT_DEBUG&quot;</span>)) {</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n   reg go /* synthesis preserve */;\n&quot;</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   reg [28:0] cnt = 29&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   begin\n&quot;</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       cnt = cnt + 1;\n&quot;</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       if (cnt == 29&#39;d500000000)\n&quot;</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       go = 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       else\n&quot;</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       go = 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   end&quot;</span>;</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;        <span class="comment">// No need to add &#39;go&#39; signal - debugger will start/stop circuit</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n\twire go = ~KEY[1];&quot;</span>;</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    }</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_acf8c1ba8b0490e1926f517c3671b451c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">legup::PropagatingSignals::getPropagatingSignalsForFunctionNamed</a></div><div class="ttdeci">std::vector&lt; PropagatingSignal * &gt; getPropagatingSignalsForFunctionNamed(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01228">Allocation.cpp:1228</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a0a7bd45d03a7c0b350c0fdd947be295e"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">legup::PropagatingSignal::stopsAtTopLevelModule</a></div><div class="ttdeci">bool stopsAtTopLevelModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00406">Allocation.h:406</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_ad2a28091f16faaf92e6180bc0b357000"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#ad2a28091f16faaf92e6180bc0b357000">legup::PropagatingSignal::getType</a></div><div class="ttdeci">std::string getType()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00443">Allocation.h:443</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a953f31e5601cff4500b7370354604051"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">legup::PropagatingSignal::getName</a></div><div class="ttdeci">std::string getName()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01135">Allocation.cpp:1135</a></div></div>
<div class="ttc" id="namespacelegup_html_afc3f235055a31c0989727eedda2b26f3"><div class="ttname"><a href="../../da/d91/namespacelegup.html#afc3f235055a31c0989727eedda2b26f3">legup::stringInDE2PropertyList</a></div><div class="ttdeci">bool stringInDE2PropertyList(const std::string &amp;s)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01574">VerilogWriter.cpp:1574</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a054d97b055af29cdac01c51c0bf497ba"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">legup::RTLWidth::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00025">RTL.cpp:25</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">legup::PropagatingSignals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00502">Allocation.h:502</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a292291680ebd07f037f7fb6cb0baea38"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a292291680ebd07f037f7fb6cb0baea38">legup::PropagatingSignal::getSignal</a></div><div class="ttdeci">RTLSignal * getSignal()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00418">Allocation.h:418</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html">legup::PropagatingSignal</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00350">Allocation.h:350</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afcae2b876a32f9118897e064709373a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBoardTops </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01896">1896</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;                                   {</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    <span class="keywordtype">char</span> *pathToRoot = <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">getenv</a>(<span class="stringliteral">&quot;BOARD_TOPS&quot;</span>);</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1de550110daa00ed770820df6cb1b2a">printVerilogAtSpaceSeparatedPaths</a>(pathToRoot);</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module circuit_start_control (\n&quot;</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    go,\n&quot;</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    control_key\n&quot;</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    input control_key;\n&quot;</span>;</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <span class="comment">// NC changes...</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_ONCHIP_BUG_DETECT_DEBUG&quot;</span>)) {</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;   output reg go /* synthesis preserve */;\n&quot;</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   reg [28:0] cnt = 29&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   begin\n&quot;</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       cnt = cnt + 1;\n&quot;</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       if (cnt == 29&#39;d500000000)\n&quot;</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       go = 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       else\n&quot;</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;       go = 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   end\n&quot;</span>;</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    output go;\n    assign go = control_key;\n&quot;</span>;</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    }</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endmodule\n&quot;</span>;</div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae1de550110daa00ed770820df6cb1b2a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1de550110daa00ed770820df6cb1b2a">legup::VerilogWriter::printVerilogAtSpaceSeparatedPaths</a></div><div class="ttdeci">void printVerilogAtSpaceSeparatedPaths(char *)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01838">VerilogWriter.cpp:1838</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">llvm::LibFunc::getenv</a></div><div class="ttdoc">char *getenv(const char *name); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00330">TargetLibraryInfo.h:330</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7c7aed963c52afce172dd92d96ec615b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBoardTopSignals </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01800">1800</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;                                         {</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n        .clk2x (clk2x),&quot;</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n        .clk1x_follower (clk1x_follower)&quot;</span>;</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    }</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    <a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">PropagatingSignals</a> *ps = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>();</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    std::vector&lt;PropagatingSignal *&gt; signals =</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;        ps-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">getPropagatingSignalsForFunctionNamed</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin();</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;         si != signals.end(); ++si) {</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;        <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;        <span class="keywordflow">if</span> (!(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>()))</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n        .&quot;</span> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot; ( &quot;</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot; )&quot;</span>;</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    }</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;        <span class="comment">// Debugger will start circuit instead of the state machine</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n        .start (1&#39;b0)&quot;</span>;</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n        .start (start)&quot;</span>;</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    }</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;        <span class="comment">// Add Serial signals for debugger control - and some debug signals to</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;        <span class="comment">// debug the debugger :)</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .hlsd_state(hlsd_state),\n&quot;</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;            &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;            &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .uart_tx(UART_TXD),\n&quot;</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .uart_rx(UART_RXD)&quot;</span>;</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    }</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_acf8c1ba8b0490e1926f517c3671b451c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">legup::PropagatingSignals::getPropagatingSignalsForFunctionNamed</a></div><div class="ttdeci">std::vector&lt; PropagatingSignal * &gt; getPropagatingSignalsForFunctionNamed(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01228">Allocation.cpp:1228</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a0a7bd45d03a7c0b350c0fdd947be295e"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">legup::PropagatingSignal::stopsAtTopLevelModule</a></div><div class="ttdeci">bool stopsAtTopLevelModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00406">Allocation.h:406</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a953f31e5601cff4500b7370354604051"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">legup::PropagatingSignal::getName</a></div><div class="ttdeci">std::string getName()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01135">Allocation.cpp:1135</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">legup::PropagatingSignals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00502">Allocation.h:502</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html">legup::PropagatingSignal</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00350">Allocation.h:350</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a339a74deb0d450ce44a6a7eecdd2648c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printBoardUtils </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01891">1891</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;                                    {</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <span class="keywordtype">char</span> *pathToRoot = <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">getenv</a>(<span class="stringliteral">&quot;BOARD_UTILITIES&quot;</span>);</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1de550110daa00ed770820df6cb1b2a">printVerilogAtSpaceSeparatedPaths</a>(pathToRoot);</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae1de550110daa00ed770820df6cb1b2a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1de550110daa00ed770820df6cb1b2a">legup::VerilogWriter::printVerilogAtSpaceSeparatedPaths</a></div><div class="ttdeci">void printVerilogAtSpaceSeparatedPaths(char *)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01838">VerilogWriter.cpp:1838</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa933f45acaa00c314222b4b2b46a7927c">llvm::LibFunc::getenv</a></div><div class="ttdoc">char *getenv(const char *name); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00330">TargetLibraryInfo.h:330</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad70976f5343bc38fa84db76842d9491b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printCaseFSM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>assignOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06739">6739</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;                                                     {</div>
<div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;</div>
<div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;    std::map&lt;std::string, std::vector&lt;int&gt;&gt;</div>
<div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;        FSMCases; <span class="comment">// build up an association between state names and conditions</span></div>
<div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;</div>
<div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;    <span class="keywordtype">unsigned</span> numConditions = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">getNumConditions</a>();</div>
<div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;    <span class="keywordtype">unsigned</span> sigWidth = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">numBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(numConditions &gt; 0);</div>
<div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;</div>
<div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numConditions; ++i) {</div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *driver = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(i);</div>
<div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *condition = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad45b57ef70e8a2cd4ca11c02319417c7">getCondition</a>(i);</div>
<div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(driver);</div>
<div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;</div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> param;</div>
<div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab5cf765ad6efdfc5067cca95b5784f46">getStateName</a>(condition, param);</div>
<div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;        FSMCases[param].push_back(i);</div>
<div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;    }</div>
<div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;</div>
<div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;    <span class="comment">// first we print out the always block for the sequential logic</span></div>
<div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (reset == 1&#39;b1)\n&quot;</span>;</div>
<div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tcur_state &lt;= LEGUP_0;\n&quot;</span>; <span class="comment">// janders DANGER: this relies on the</span></div>
<div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;                                        <span class="comment">// first state of the FSM having a</span></div>
<div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;                                        <span class="comment">// specific name LEGUP_0</span></div>
<div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>()-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#a64da9b123c1141b8696210b157b7f17c">functionUsesMemory</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">getName</a>())) {</div>
<div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;else if (memory_controller_waitrequest == 1&#39;d1)\n&quot;</span>;</div>
<div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tcur_state &lt;= cur_state;\n&quot;</span>;</div>
<div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;    }</div>
<div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;else\n&quot;</span>;</div>
<div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tcur_state &lt;= next_state;\n&quot;</span>;</div>
<div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;</div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span>; <span class="comment">// now this is the always block for the &quot;next state&quot;</span></div>
<div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;                            <span class="comment">// logic -- completely combinational</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;next_state = cur_state;\n&quot;</span>; <span class="comment">// needed to avoid &quot;inferred latches&quot; in</span></div>
<div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;                                        <span class="comment">// synthesis</span></div>
<div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;CASEX&quot;</span>))</div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;case(&quot;</span>;</div>
<div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;casex(&quot;</span>;</div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(signal);</div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)  // synthesis parallel_case  \n&quot;</span>; <span class="comment">// janders -- use the ALTR</span></div>
<div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;                                                <span class="comment">// pragma</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;</div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;    <span class="keywordflow">for</span> (std::map&lt;<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a>, std::vector&lt;int&gt;&gt;::iterator i = FSMCases.begin();</div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;         i != FSMCases.end(); ++i) {</div>
<div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;</div>
<div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;        <span class="keywordflow">if</span> (i-&gt;first == <span class="stringliteral">&quot;&quot;</span>)</div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;</div>
<div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;CASEX&quot;</span>))</div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; i-&gt;first &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; i-&gt;first &lt;&lt; <span class="stringliteral">&quot;_X&quot;</span></div>
<div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;</div>
<div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="../../d5/d10/namespacespill-01.html#ab04276f5fa92a67247d55e40ca7b7a04">count</a> = 0;</div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;</div>
<div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;        <a class="code" href="../../d2/d14/LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (i-&gt;second.size() == 2) {</div>
<div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;            <span class="comment">// unconditional transition in the state diagram</span></div>
<div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;            <span class="comment">// how do we know this?  because any state has &quot;at a minimum&quot; 2</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;            <span class="comment">// conditions:</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;            <span class="comment">// one when the &quot;wait&quot; signal is asserted (1) and one when the</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;            <span class="comment">// &quot;wait&quot; signal is 0.</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;            <span class="comment">// we handled the case for the &quot;wait&quot; signal being 1 in the</span></div>
<div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;            <span class="comment">// sequential always block above.</span></div>
<div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;            <span class="keywordflow">for</span> (std::vector&lt;int&gt;::iterator <a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a> = i-&gt;second.begin();</div>
<div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;                 <a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a> != i-&gt;second.end(); ++<a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a>) {</div>
<div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;                <span class="keywordflow">if</span> ((signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(*i2)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() == i-&gt;first) &amp;&amp; !<a class="code" href="../../d5/d10/namespacespill-01.html#ab04276f5fa92a67247d55e40ca7b7a04">count</a>) {</div>
<div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;                    <a class="code" href="../../d5/d10/namespacespill-01.html#ab04276f5fa92a67247d55e40ca7b7a04">count</a>++;</div>
<div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;                    <span class="comment">// janders -- the reason we are checking !count here is that</span></div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;                    <span class="comment">// some circuits actually have states where they get &quot;stuck&quot;</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;                    <span class="comment">// (infinite loop in HW).</span></div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;                    <span class="comment">// e.g. dhrystone has a state where, when we enter it, we</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;                    <span class="comment">// continue</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;                    <span class="comment">// to spin on that state, even if the wait request for the</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;                    <span class="comment">// memory controller</span></div>
<div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;                    <span class="comment">// is logic-0</span></div>
<div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tnext_state = &quot;</span>;</div>
<div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(*<a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a>), sigWidth);</div>
<div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;                }</div>
<div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;            }</div>
<div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;            <span class="keywordflow">for</span> (std::vector&lt;int&gt;::iterator <a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a> = i-&gt;second.begin();</div>
<div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;                 <a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a> != i-&gt;second.end(); ++<a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a>) {</div>
<div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;</div>
<div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;                <span class="keywordflow">if</span> (signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(*i2)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() == i-&gt;first)</div>
<div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;                    <span class="keywordflow">continue</span>; <span class="comment">// handled in the sequential always block above</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;</div>
<div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;                std::vector&lt;const RTLSignal *&gt; clauses;</div>
<div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;                <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *condition = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad45b57ef70e8a2cd4ca11c02319417c7">getCondition</a>(*<a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a>);</div>
<div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9339a438d1da9c23e67efb8d5a9b6db">caseConditions</a>(condition, clauses); <span class="comment">// extracts the conditions</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;                                                    <span class="comment">// we care about (ignoring</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;                                                    <span class="comment">// ones that are handled in</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;                                                    <span class="comment">// the sequential always</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;                                                    <span class="comment">// block above)</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;</div>
<div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="../../d5/d10/namespacespill-01.html#ab04276f5fa92a67247d55e40ca7b7a04">count</a>)</div>
<div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (&quot;</span>;</div>
<div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse if (&quot;</span>;</div>
<div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;</div>
<div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;                <span class="keywordflow">for</span> (std::vector&lt;const RTLSignal *&gt;::iterator i3 =</div>
<div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;                         clauses.begin();</div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;                     i3 != clauses.end();) {</div>
<div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(*i3);</div>
<div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;                    ++i3;</div>
<div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;                    <span class="keywordflow">if</span> (i3 != clauses.end())</div>
<div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;                        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &amp;&amp; &quot;</span>;</div>
<div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;                }</div>
<div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;</div>
<div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tnext_state = &quot;</span>;</div>
<div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(*<a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a>), sigWidth);</div>
<div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;                <a class="code" href="../../d5/d10/namespacespill-01.html#ab04276f5fa92a67247d55e40ca7b7a04">count</a>++;</div>
<div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;            }</div>
<div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;        }</div>
<div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;    }</div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;default:\n\tnext_state = cur_state;\n&quot;</span>;</div>
<div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endcase\n\n&quot;</span>;</div>
<div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;}</div>
<div class="ttc" id="X86DisassemblerTables_8h_html_a3de536c5d252022532c8f0b06e87f157"><div class="ttname"><a href="../../d3/d1d/X86DisassemblerTables_8h.html#a3de536c5d252022532c8f0b06e87f157">i2</a></div><div class="ttdeci">***NAME is the name of the raw_ostream unsigned unsigned &amp; i2</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d1d/X86DisassemblerTables_8h_source.html#l00149">X86DisassemblerTables.h:149</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab5cf765ad6efdfc5067cca95b5784f46"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab5cf765ad6efdfc5067cca95b5784f46">legup::VerilogWriter::getStateName</a></div><div class="ttdeci">void getStateName(const RTLSignal *condition, std::string &amp;param)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06719">VerilogWriter.cpp:6719</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3d8376e0200ae9763e9c17a6ed9576d8"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">legup::VerilogWriter::printValue</a></div><div class="ttdeci">void printValue(const RTLSignal *sig, unsigned w=0, bool zeroExtend=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07160">VerilogWriter.cpp:7160</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae9339a438d1da9c23e67efb8d5a9b6db"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9339a438d1da9c23e67efb8d5a9b6db">legup::VerilogWriter::caseConditions</a></div><div class="ttdeci">void caseConditions(const RTLSignal *condition, std::vector&lt; const RTLSignal * &gt; &amp;clausesToKeep)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06696">VerilogWriter.cpp:6696</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="../../d2/d14/LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a453167d9b7dc8b4978b0292e6dc2b839"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">legup::RTLSignal::getDriver</a></div><div class="ttdeci">const RTLSignal * getDriver(unsigned i) const </div><div class="ttdoc">Get the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00158">RTL.h:158</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a026d69120aeff09e77f6366ee465e6c1"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">legup::RTLWidth::numBits</a></div><div class="ttdeci">unsigned numBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00083">RTL.cpp:83</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afdb2389c6e144983d7e27203b79e15d5"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">legup::RTLSignal::getNumConditions</a></div><div class="ttdeci">unsigned getNumConditions() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00192">RTL.h:192</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_a64da9b123c1141b8696210b157b7f17c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#a64da9b123c1141b8696210b157b7f17c">legup::PropagatingSignals::functionUsesMemory</a></div><div class="ttdeci">bool functionUsesMemory(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01154">Allocation.cpp:1154</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_ad45b57ef70e8a2cd4ca11c02319417c7"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad45b57ef70e8a2cd4ca11c02319417c7">legup::RTLSignal::getCondition</a></div><div class="ttdeci">const RTLSignal * getCondition(unsigned i) const </div><div class="ttdoc">Get the conditional RTLSignal for the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00154">RTL.h:154</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a312b82b3e55cdc93b8ad8b9f6c014559"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">legup::RTLModule::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00356">RTL.h:356</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="namespacespill-01_html_ab04276f5fa92a67247d55e40ca7b7a04"><div class="ttname"><a href="../../d5/d10/namespacespill-01.html#ab04276f5fa92a67247d55e40ca7b7a04">spill-01.count</a></div><div class="ttdeci">int count</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d57/spill-01_8py_source.html#l00021">spill-01.py:21</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa1636dc3f0ab450820dca4fba922aed9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printClkFollowerModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00513">513</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                           {</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// see XAPP706\n&quot;</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// the clock follower avoids hold-time violations by generating a &quot;</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;           <span class="stringliteral">&quot;signal\n&quot;</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// from a register clocked by clk2x that follows clk1x\n&quot;</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;module clock_follower (reset, clk1x, clk2x, clk1x_follower);\n&quot;</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input clk1x, clk2x, reset;\n&quot;</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output reg clk1x_follower;\n&quot;</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg toggle, tog_1;\n&quot;</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk1x or posedge reset)\n&quot;</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;if (reset)\n&quot;</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;toggle &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;else\n&quot;</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;toggle &lt;= ~toggle;\n&quot;</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk2x)\n&quot;</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;tog_1 &lt;= toggle;\n&quot;</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk2x)\n&quot;</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;clk1x_follower &lt;= ~(toggle ^ tog_1);\n&quot;</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endmodule\n&quot;</span>;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8b513fac754af5b581c294ebab110c8a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printComments </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>prefix</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07046">7046</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;                                                                        {</div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;    <span class="keywordflow">if</span> (!I)</div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;    <span class="comment">// static std::map&lt;const Instruction *I, std::string&gt; cache;</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d1/da7/classllvm_1_1BasicBlock.html">BasicBlock</a> *b = I-&gt;<a class="code" href="../../d2/d88/classllvm_1_1Instruction.html#a9cd49851904f15060edb782ef4dd1b2d">getParent</a>();</div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;    <span class="keywordflow">if</span> (b) {</div>
<div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; prefix &lt;&lt; <span class="stringliteral">&quot;/* &quot;</span> &lt;&lt; b-&gt;<a class="code" href="../../d1/da7/classllvm_1_1BasicBlock.html#aca229503e4f5c83a187a6a921c625fa8">getParent</a>()-&gt;<a class="code" href="../../dd/d38/classllvm_1_1Value.html#ad452febc1ac0b394876e640ec03ffa38">getName</a>().<a class="code" href="../../d2/d5b/classllvm_1_1StringRef.html#ab02cb6f4884b5c788efb97b6741dccaf">str</a>() &lt;&lt; <span class="stringliteral">&quot;: &quot;</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;            &lt;&lt; <a class="code" href="../../da/d91/namespacelegup.html#a4ebc676815d68fd02755f1ecf339f0d5">getLabel</a>(b) &lt;&lt; <span class="stringliteral">&quot;*/\n&quot;</span>;</div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;    }</div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;</div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; prefix &lt;&lt; <span class="stringliteral">&quot;/* &quot;</span> &lt;&lt; <a class="code" href="../../da/d91/namespacelegup.html#a1dac1236db58cd81ab2e697f0207195b">getValueStr</a>(I);</div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;</div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;    <span class="comment">// for pipelined instructions print metadata</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a2d4f9d577b30bbb5f44914d006f0a94a">getMetadataStr</a>(I, <span class="stringliteral">&quot;legup.pipeline.start_time&quot;</span>).<a class="code" href="../../d6/d21/EdmondMatching_8cpp.html#a00b5ed499d524a920815b9d8f24ef3a2">empty</a>()) {</div>
<div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;        <span class="keywordtype">int</span> start_time = <a class="code" href="../../da/d91/namespacelegup.html#a371f203198833c25c249f0cd7cb99e6e">getMetadataInt</a>(I, <span class="stringliteral">&quot;legup.pipeline.start_time&quot;</span>);</div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;        <span class="keywordtype">int</span> avail_time = <a class="code" href="../../da/d91/namespacelegup.html#a371f203198833c25c249f0cd7cb99e6e">getMetadataInt</a>(I, <span class="stringliteral">&quot;legup.pipeline.avail_time&quot;</span>);</div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;        <span class="keywordtype">int</span> stage = <a class="code" href="../../da/d91/namespacelegup.html#a371f203198833c25c249f0cd7cb99e6e">getMetadataInt</a>(I, <span class="stringliteral">&quot;legup.pipeline.stage&quot;</span>);</div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;        <span class="keywordtype">int</span> II = <a class="code" href="../../da/d91/namespacelegup.html#a5ecf45b14a3aad52437ddd9e30350454">getPipelineII</a>(I-&gt;<a class="code" href="../../d2/d88/classllvm_1_1Instruction.html#a9cd49851904f15060edb782ef4dd1b2d">getParent</a>());</div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;</div>
<div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt; prefix &lt;&lt; <span class="stringliteral">&quot;start_time: &quot;</span> &lt;&lt; start_time</div>
<div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; avail_time: &quot;</span> &lt;&lt; avail_time &lt;&lt; <span class="stringliteral">&quot; stage: &quot;</span> &lt;&lt; stage</div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; II: &quot;</span> &lt;&lt; II &lt;&lt; <span class="stringliteral">&quot; start_ii_state = &quot;</span> &lt;&lt; start_time &lt;&lt; <span class="stringliteral">&quot; % &quot;</span></div>
<div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;            &lt;&lt; II &lt;&lt; <span class="stringliteral">&quot; = &quot;</span> &lt;&lt; (start_time % II)</div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; avail_ii_state = &quot;</span> &lt;&lt; avail_time &lt;&lt; <span class="stringliteral">&quot; % &quot;</span> &lt;&lt; II &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;            &lt;&lt; (avail_time % II);</div>
<div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;    }</div>
<div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;</div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;*/\n&quot;</span>;</div>
<div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;}</div>
<div class="ttc" id="EdmondMatching_8cpp_html_a00b5ed499d524a920815b9d8f24ef3a2"><div class="ttname"><a href="../../d6/d21/EdmondMatching_8cpp.html#a00b5ed499d524a920815b9d8f24ef3a2">empty</a></div><div class="ttdeci">#define empty</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d21/EdmondMatching_8cpp_source.html#l00010">EdmondMatching.cpp:10</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ab02cb6f4884b5c788efb97b6741dccaf"><div class="ttname"><a href="../../d2/d5b/classllvm_1_1StringRef.html#ab02cb6f4884b5c788efb97b6741dccaf">llvm::StringRef::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdoc">str - Get the contents as an std::string. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/dd0/StringRef_8h_source.html#l00187">StringRef.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html_aca229503e4f5c83a187a6a921c625fa8"><div class="ttname"><a href="../../d1/da7/classllvm_1_1BasicBlock.html#aca229503e4f5c83a187a6a921c625fa8">llvm::BasicBlock::getParent</a></div><div class="ttdeci">const Function * getParent() const </div><div class="ttdoc">Return the enclosing method, or null if none. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/BasicBlock_8h_source.html#l00118">BasicBlock.h:118</a></div></div>
<div class="ttc" id="namespacelegup_html_a4ebc676815d68fd02755f1ecf339f0d5"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a4ebc676815d68fd02755f1ecf339f0d5">legup::getLabel</a></div><div class="ttdeci">std::string getLabel(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00088">Target/Verilog/utils.cpp:88</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_ad452febc1ac0b394876e640ec03ffa38"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html#ad452febc1ac0b394876e640ec03ffa38">llvm::Value::getName</a></div><div class="ttdeci">StringRef getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00168">Value.cpp:168</a></div></div>
<div class="ttc" id="namespacelegup_html_a371f203198833c25c249f0cd7cb99e6e"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a371f203198833c25c249f0cd7cb99e6e">legup::getMetadataInt</a></div><div class="ttdeci">int getMetadataInt(const Instruction *I, std::string kind)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00468">Target/Verilog/utils.cpp:468</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html"><div class="ttname"><a href="../../d1/da7/classllvm_1_1BasicBlock.html">llvm::BasicBlock</a></div><div class="ttdoc">LLVM Basic Block Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/BasicBlock_8h_source.html#l00072">BasicBlock.h:72</a></div></div>
<div class="ttc" id="namespacelegup_html_a5ecf45b14a3aad52437ddd9e30350454"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a5ecf45b14a3aad52437ddd9e30350454">legup::getPipelineII</a></div><div class="ttdeci">int getPipelineII(const BasicBlock *BB)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00177">Target/Verilog/utils.cpp:177</a></div></div>
<div class="ttc" id="namespacelegup_html_a1dac1236db58cd81ab2e697f0207195b"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a1dac1236db58cd81ab2e697f0207195b">legup::getValueStr</a></div><div class="ttdeci">std::string getValueStr(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00125">Target/Verilog/utils.cpp:125</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="namespacelegup_html_a2d4f9d577b30bbb5f44914d006f0a94a"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a2d4f9d577b30bbb5f44914d006f0a94a">legup::getMetadataStr</a></div><div class="ttdeci">std::string getMetadataStr(const Instruction *I, std::string kind)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00477">Target/Verilog/utils.cpp:477</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_a9cd49851904f15060edb782ef4dd1b2d"><div class="ttname"><a href="../../d2/d88/classllvm_1_1Instruction.html#a9cd49851904f15060edb782ef4dd1b2d">llvm::Instruction::getParent</a></div><div class="ttdeci">const BasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/def/Instruction_8h_source.html#l00053">Instruction.h:53</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7c232c1224ea75b47adfb8dccb97abe7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printConditions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>assignOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06976">6976</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;                                                        {</div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;CASE_FSM&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;        signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() == <span class="stringliteral">&quot;cur_state&quot;</span>) { <span class="comment">// janders handling for the FSM</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad70976f5343bc38fa84db76842d9491b">printCaseFSM</a>(signal, assignOp);</div>
<div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;    }</div>
<div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;</div>
<div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;    <span class="keywordtype">unsigned</span> numConditions = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">getNumConditions</a>();</div>
<div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(numConditions &gt; 0);</div>
<div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;</div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numConditions; ++i) {</div>
<div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a827d99cfeea7b57891e3c3ef917e69ed">printIndividualCondition</a>(signal, i, assignOp, <span class="keyword">true</span>);</div>
<div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;    }</div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad70976f5343bc38fa84db76842d9491b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad70976f5343bc38fa84db76842d9491b">legup::VerilogWriter::printCaseFSM</a></div><div class="ttdeci">void printCaseFSM(const RTLSignal *signal, std::string assignOp)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06739">VerilogWriter.cpp:6739</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a827d99cfeea7b57891e3c3ef917e69ed"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a827d99cfeea7b57891e3c3ef917e69ed">legup::VerilogWriter::printIndividualCondition</a></div><div class="ttdeci">void printIndividualCondition(const RTLSignal *signal, int conditionNum, std::string assignOp, bool printCmnts)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06894">VerilogWriter.cpp:6894</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afdb2389c6e144983d7e27203b79e15d5"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">legup::RTLSignal::getNumConditions</a></div><div class="ttdeci">unsigned getNumConditions() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00192">RTL.h:192</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3d399fa508929d6a9fb617df61482241"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDbgStateMuxer </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07451">7451</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;                                       {</div>
<div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;    <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *fpMain = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">getModule</a>()-&gt;<a class="code" href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">getFunction</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;    <a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html">GenerateRTL</a> *<a class="code" href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a> = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">getGenerateRTL</a>(fpMain);</div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;</div>
<div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;dbgStateMuxer dbgStateMuxer_inst (\n&quot;</span>;</div>
<div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;</div>
<div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;    vector&lt;RTLDebugPort *&gt; *ports = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">getDbgStatePorts</a>();</div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;        &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;        &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;    <span class="keywordflow">for</span> (vector&lt;RTLDebugPort *&gt;::iterator port_it = ports-&gt;begin(),</div>
<div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;                                          port_end = ports-&gt;end();</div>
<div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;         port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;        <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;            &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;    }</div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n);\n\n&quot;</span>;</div>
<div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">legup::RTLDebugPort</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00038">lib/Target/Verilog/Debug.h:38</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_acb62f76754dd0c334ddae1a4e5bfc171"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">legup::Allocation::getModule</a></div><div class="ttdeci">Module * getModule() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00173">Allocation.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00071">Function.h:71</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html_abbe054f10bb6d59016b69545c8d4be79"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">legup::GenerateRTL::getDbgStatePorts</a></div><div class="ttdeci">std::vector&lt; RTLDebugPort * &gt; * getDbgStatePorts()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00198">GenerateRTL.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html_a158e5a1cb45e8d276fa040b63ba65ead"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">legup::RTLDebugPort::getSignal</a></div><div class="ttdeci">RTLSignal * getSignal()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00054">lib/Target/Verilog/Debug.h:54</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a3f156c68d0efa530f05698ca15d66593"><div class="ttname"><a href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">llvm::Module::getFunction</a></div><div class="ttdeci">Function * getFunction(StringRef Name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd4/Module_8cpp_source.html#l00170">Module.cpp:170</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html">legup::GenerateRTL</a></div><div class="ttdoc">Legup Hardware Module Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00067">GenerateRTL.h:67</a></div></div>
<div class="ttc" id="BrainFDriver_8cpp_html_a3c04138a5bfe5d72780bb7e82a18e627"><div class="ttname"><a href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a></div><div class="ttdeci">int main(int argc, char **argv)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dff/BrainFDriver_8cpp_source.html#l00088">BrainFDriver.cpp:88</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac2282f1dc4ced1a522ff341ffefb895b"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">legup::Allocation::getGenerateRTL</a></div><div class="ttdeci">GenerateRTL * getGenerateRTL(Function *F)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00666">Allocation.cpp:666</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a257cd8998175e762dab5d683a4d9166b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDE2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01923">1923</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;                             {</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#if 0</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor"></span>        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;      <span class="stringliteral">&quot;module de2 (CLOCK_50, KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7, LEDG&quot;</span>;</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    <a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">PropagatingSignals</a> *ps = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>();</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    std::vector&lt;PropagatingSignal *&gt; signals = </div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;      ps-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">getPropagatingSignalsForFunctionNamed</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin(); si != signals.end(); ++si) {</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;      </div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;      <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;      <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>();</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#afc3f235055a31c0989727eedda2b26f3">stringInDE2PropertyList</a>(name) &amp;&amp; !(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>()))</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a>;</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    }</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)) {</div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;, UART_RXD, UART_TXD&quot;</span>;</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    }</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span>;</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin(); si != signals.end(); ++si) {</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;      </div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;      <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#afc3f235055a31c0989727eedda2b26f3">stringInDE2PropertyList</a>(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>()) &amp;&amp; !(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>())) {</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <span class="keywordflow">if</span> (propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#ad2a28091f16faaf92e6180bc0b357000">getType</a>() == <span class="stringliteral">&quot;input&quot;</span>) {</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;      <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    input &quot;</span>;</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    }</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    <span class="keywordflow">else</span> { <span class="comment">// implies output here</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;      <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    output &quot;</span>;</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    }</div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a292291680ebd07f037f7fb6cb0baea38">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">str</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      }</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    }</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; </div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <span class="stringliteral">&quot;    input CLOCK_50;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    <span class="stringliteral">&quot;    output [7:0] LEDG;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    <span class="stringliteral">&quot;    input [3:0] KEY;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    <span class="stringliteral">&quot;    input [17:0] SW;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    <span class="stringliteral">&quot;    output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)) {</div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    input UART_RXD;\n&quot;</span>;</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    output UART_TXD;\n&quot;</span>;</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    }</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;        <span class="stringliteral">&quot;    wire  clk;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;        <span class="stringliteral">&quot;    wire  clk2x;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;        <span class="stringliteral">&quot;    wire  clk1x_follower;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;        <span class="stringliteral">&quot;    pll pll_inst (\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;        <span class="stringliteral">&quot;        .inclk0 (CLOCK_50),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;        <span class="stringliteral">&quot;        .c0 (clk),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;        <span class="stringliteral">&quot;        .c1 (clk2x)\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;        <span class="stringliteral">&quot;    );\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;        <span class="stringliteral">&quot;    wire clk = CLOCK_50;\n&quot;</span>;</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    }</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;    <span class="stringliteral">&quot;    wire reset = ~KEY[0];\n&quot;</span>;</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="comment">//NC changes...    </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_DEBUG&quot;</span>) || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_ONCHIP_BUG_DETECT_DEBUG&quot;</span>)) {</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;   reg go /* synthesis preserve */;\n&quot;</span>&lt;&lt;</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;        <span class="stringliteral">&quot;   reg [28:0] cnt = 29&#39;b0;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;        <span class="stringliteral">&quot;   always @(posedge clk)\n&quot;</span>&lt;&lt;</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;        <span class="stringliteral">&quot;   begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;        <span class="stringliteral">&quot;       cnt = cnt + 1;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;        <span class="stringliteral">&quot;       if (cnt == 29&#39;d500000000)\n&quot;</span>&lt;&lt;</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;        <span class="stringliteral">&quot;       go = 1&#39;b1;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;        <span class="stringliteral">&quot;       else\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;        <span class="stringliteral">&quot;       go = 1&#39;b0;\n&quot;</span> &lt;&lt;                        </div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;        <span class="stringliteral">&quot;   end\n&quot;</span>;</div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)){</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    wire go = ~KEY[1];\n&quot;</span>;</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    }            </div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;            </div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <span class="stringliteral">&quot;    wire  start;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="stringliteral">&quot;    wire [31:0] return_val;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <span class="stringliteral">&quot;    wire  finish;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="stringliteral">&quot;    reg [31:0] return_val_reg;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    <span class="stringliteral">&quot;    \n&quot;</span>;</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)) {</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    \n&quot;</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire [15:0] pc_module;\n&quot;</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire [15:0] pc_state;\n&quot;</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wire [7:0] hlsd_state;\n&quot;</span>;</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    }</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\treg [3:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;\n&quot;</span>;</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    <span class="comment">// Use switches to view debugging information on the 7-segs</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)) {</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\talways @ (*) begin\n&quot;</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex7 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex6 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex5 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex4 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex3 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex2 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex1 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex0 &lt;= 4&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tif (SW[0] == 1&#39;b0) begin\n&quot;</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex7 &lt;= return_val_reg[31:28];\n&quot;</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex6 &lt;= return_val_reg[27:24];\n&quot;</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex5 &lt;= return_val_reg[23:20];\n&quot;</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex4 &lt;= return_val_reg[19:16];\n&quot;</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex3 &lt;= return_val_reg[15:12];\n&quot;</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex2 &lt;= return_val_reg[11:8];\n&quot;</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex1 &lt;= return_val_reg[7:4];\n&quot;</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex0 &lt;= return_val_reg[3:0];\n&quot;</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\telse if (SW[0] == 1&#39;b1) begin\n&quot;</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex7 &lt;= pc_module[7:4];\n&quot;</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex6 &lt;= pc_module[3:0];\n&quot;</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex5 &lt;= pc_state[7:4];\n&quot;</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex4 &lt;= pc_state[3:0];\n&quot;</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex3 &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex2 &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex1 &lt;= hlsd_state[7:4];\n&quot;</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\thex0 &lt;= hlsd_state[3:0];\n&quot;</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tend\n\n&quot;</span>;</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\talways @ (*) begin\n&quot;</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex7 &lt;= return_val_reg[31:28];\n&quot;</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex6 &lt;= return_val_reg[27:24];\n&quot;</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex5 &lt;= return_val_reg[23:20];\n&quot;</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex4 &lt;= return_val_reg[19:16];\n&quot;</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex3 &lt;= return_val_reg[15:12];\n&quot;</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex2 &lt;= return_val_reg[11:8];\n&quot;</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex1 &lt;= return_val_reg[7:4];\n&quot;</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thex0 &lt;= return_val_reg[3:0];\n&quot;</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tend\n\n&quot;</span>;</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    }</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    <span class="stringliteral">&quot;    hex_digits h7( .x(hex7), .hex_LEDs(HEX7));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    <span class="stringliteral">&quot;    hex_digits h6( .x(hex6), .hex_LEDs(HEX6));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;    <span class="stringliteral">&quot;    hex_digits h5( .x(hex5), .hex_LEDs(HEX5));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    <span class="stringliteral">&quot;    hex_digits h4( .x(hex4), .hex_LEDs(HEX4));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    <span class="stringliteral">&quot;    hex_digits h3( .x(hex3), .hex_LEDs(HEX3));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    <span class="stringliteral">&quot;    hex_digits h2( .x(hex2), .hex_LEDs(HEX2));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    <span class="stringliteral">&quot;    hex_digits h1( .x(hex1), .hex_LEDs(HEX1));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <span class="stringliteral">&quot;    hex_digits h0( .x(hex0), .hex_LEDs(HEX0));\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;        <span class="stringliteral">&quot;    clock_follower clock_follower_inst (\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;        <span class="stringliteral">&quot;        .reset ( reset ),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;        <span class="stringliteral">&quot;        .clk1x ( clk ),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;        <span class="stringliteral">&quot;        .clk2x ( clk2x ),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;        <span class="stringliteral">&quot;        .clk1x_follower ( clk1x_follower )\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;        <span class="stringliteral">&quot;    );\n&quot;</span>;</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    }</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="stringliteral">&quot;    top top_inst (\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <span class="stringliteral">&quot;        .clk (clk),\n&quot;</span>;</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;        <span class="stringliteral">&quot;        .clk2x (clk2x),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;        <span class="stringliteral">&quot;        .clk1x_follower (clk1x_follower),\n&quot;</span>;</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    }</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin(); si != signals.end(); ++si) {</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;      <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;      <span class="keywordflow">if</span> (!(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>()))</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;      <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;        .&quot;</span> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot; ( &quot;</span> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span>;</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    }</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="stringliteral">&quot;        .reset (reset),\n&quot;</span>;</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)) {</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;        .start (1&#39;b0),\n&quot;</span>;</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;        .start (start),\n&quot;</span>;</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    }</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    <span class="stringliteral">&quot;        .finish (finish),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    <span class="stringliteral">&quot;        .return_val (return_val)&quot;</span>;</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)) {</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .hlsd_state(hlsd_state),\n&quot;</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;(pc_module),\n&quot;</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;(pc_state),\n&quot;</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .uart_tx(UART_TXD),\n&quot;</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;        .uart_rx(UART_RXD)\n&quot;</span>;</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    }</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    <span class="stringliteral">&quot;    );\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSERT_DEBUG_CORE&quot;</span>)) {</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\talways @(posedge clk) begin\n&quot;</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tif (reset)\n&quot;</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\treturn_val_reg &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\telse if (finish) begin\n&quot;</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\treturn_val_reg &lt;= return_val;\n&quot;</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;        <span class="stringliteral">&quot;    parameter s_WAIT = 3&#39;b001, s_START = 3&#39;b010, s_EXE = 3&#39;b011,\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;        <span class="stringliteral">&quot;                s_DONE = 3&#39;b100;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        <span class="stringliteral">&quot;    // state registers\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;        <span class="stringliteral">&quot;    reg [3:0] y_Q, Y_D;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;        <span class="stringliteral">&quot;    assign LEDG[3:0] = y_Q;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;        <span class="stringliteral">&quot;    // next state\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;        <span class="stringliteral">&quot;    always @(*)\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;        <span class="stringliteral">&quot;    begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;        <span class="stringliteral">&quot;        case (y_Q)\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;        <span class="stringliteral">&quot;            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;        <span class="stringliteral">&quot;            s_START: Y_D = s_EXE;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;        <span class="stringliteral">&quot;            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        <span class="stringliteral">&quot;            s_DONE: Y_D = s_DONE;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;        <span class="stringliteral">&quot;            default: Y_D = 3&#39;bxxx;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;        <span class="stringliteral">&quot;        endcase\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;        <span class="stringliteral">&quot;    end\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;        <span class="stringliteral">&quot;    // current state\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;        <span class="stringliteral">&quot;    always @(posedge clk)\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;        <span class="stringliteral">&quot;    begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;        <span class="stringliteral">&quot;        if (reset) // synchronous clear\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;        <span class="stringliteral">&quot;            y_Q &lt;= s_WAIT;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;        <span class="stringliteral">&quot;        else\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;        <span class="stringliteral">&quot;            y_Q &lt;= Y_D;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;        <span class="stringliteral">&quot;    end\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;        <span class="stringliteral">&quot;    always @(posedge clk)\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;        <span class="stringliteral">&quot;        if (y_Q == s_EXE &amp;&amp; finish)\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;        <span class="stringliteral">&quot;            return_val_reg &lt;= return_val;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;        <span class="stringliteral">&quot;        else if (y_Q == s_DONE)\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;        <span class="stringliteral">&quot;            return_val_reg &lt;= return_val_reg;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        <span class="stringliteral">&quot;        else\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;        <span class="stringliteral">&quot;            return_val_reg &lt;= 0;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;        <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        <span class="stringliteral">&quot;    assign start = (y_Q == s_START);\n&quot;</span>;</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;    }</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt;</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="stringliteral">&quot;endmodule\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_acf8c1ba8b0490e1926f517c3671b451c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">legup::PropagatingSignals::getPropagatingSignalsForFunctionNamed</a></div><div class="ttdeci">std::vector&lt; PropagatingSignal * &gt; getPropagatingSignalsForFunctionNamed(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01228">Allocation.cpp:1228</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a0a7bd45d03a7c0b350c0fdd947be295e"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">legup::PropagatingSignal::stopsAtTopLevelModule</a></div><div class="ttdeci">bool stopsAtTopLevelModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00406">Allocation.h:406</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_ad2a28091f16faaf92e6180bc0b357000"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#ad2a28091f16faaf92e6180bc0b357000">legup::PropagatingSignal::getType</a></div><div class="ttdeci">std::string getType()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00443">Allocation.h:443</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a953f31e5601cff4500b7370354604051"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">legup::PropagatingSignal::getName</a></div><div class="ttdeci">std::string getName()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01135">Allocation.cpp:1135</a></div></div>
<div class="ttc" id="namespacelegup_html_afc3f235055a31c0989727eedda2b26f3"><div class="ttname"><a href="../../da/d91/namespacelegup.html#afc3f235055a31c0989727eedda2b26f3">legup::stringInDE2PropertyList</a></div><div class="ttdeci">bool stringInDE2PropertyList(const std::string &amp;s)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01574">VerilogWriter.cpp:1574</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a054d97b055af29cdac01c51c0bf497ba"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">legup::RTLWidth::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00025">RTL.cpp:25</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">legup::PropagatingSignals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00502">Allocation.h:502</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a292291680ebd07f037f7fb6cb0baea38"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a292291680ebd07f037f7fb6cb0baea38">legup::PropagatingSignal::getSignal</a></div><div class="ttdeci">RTLSignal * getSignal()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00418">Allocation.h:418</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html">legup::PropagatingSignal</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00350">Allocation.h:350</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afbad83f35306334561c2367fc1cef0ba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDE4 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01540">1540</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;                             {</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#if 0</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span>    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module de4 (\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="stringliteral">&quot;   OSC_50_BANK2,\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="stringliteral">&quot;    BUTTON,\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <span class="stringliteral">&quot;    LED,\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="stringliteral">&quot;   SEG0_D,\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="stringliteral">&quot;   SEG1_D\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="stringliteral">&quot;);\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="stringliteral">&quot;    input OSC_50_BANK2;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="stringliteral">&quot;    input [1:0] BUTTON;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="stringliteral">&quot;    output [6:0] SEG0_D;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="stringliteral">&quot;    output [6:0] SEG1_D;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="stringliteral">&quot;    output [7:0] LED;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="stringliteral">&quot;    de2 de2_inst (\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="stringliteral">&quot;        .CLOCK_50 (OSC_50_BANK2),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <span class="stringliteral">&quot;        .LEDG (LED),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="stringliteral">&quot;        .KEY (BUTTON),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <span class="stringliteral">&quot;        .SW (),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <span class="stringliteral">&quot;        .HEX0 (SEG0_D),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="stringliteral">&quot;        .HEX1 (SEG1_D),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <span class="stringliteral">&quot;        .HEX2 (),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="stringliteral">&quot;        .HEX3 (),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="stringliteral">&quot;        .HEX4 (),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="stringliteral">&quot;        .HEX5 (),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="stringliteral">&quot;        .HEX6 (),\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="stringliteral">&quot;        .HEX7 ()\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="stringliteral">&quot;    );\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="stringliteral">&quot;endmodule\n&quot;</span>;</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1c31969a2a508472f55da0a18f040547"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDebuggerInstance </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07513">7513</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;                                          {</div>
<div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;    <span class="keywordtype">int</span> tag_bits = <a class="code" href="../../da/d91/namespacelegup.html#a10c8e773331fb57b023ad8cb26daf2cf">requiredBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a7710d3e4f6658cc1886135f8b9f0b428">getNumRAMs</a>() + 1);</div>
<div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;</div>
<div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;    <span class="keywordtype">int</span> offset_bits = 0;</div>
<div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> RI = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;                                        RE = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;         RI != RE; ++RI) {</div>
<div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *ram = *RI;</div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;</div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;        <span class="keywordtype">int</span> max_offset = <a class="code" href="../../da/d91/namespacelegup.html#a10c8e773331fb57b023ad8cb26daf2cf">requiredBits</a>(ram-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#aa1cab004a72ce474477e5d1816397609">getElements</a>() - 1);</div>
<div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;        max_offset += (int)<a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a">log2</a>(ram-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>() / 8);</div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div>
<div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;        offset_bits = max(offset_bits, max_offset);</div>
<div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;    }</div>
<div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;</div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;hlsd\n&quot;</span>;</div>
<div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;#(\n&quot;</span>;</div>
<div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a79c9cdc949a4adf5040023c50751c49e">isXilinxBoard</a>())</div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.FPGA_VENDOR(\&quot;Xilinx\&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.FPGA_VENDOR(\&quot;Altera\&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;</div>
<div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">getOptionTraceRegs</a>())</div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.OPTION_TRACE_REGS(1),\n&quot;</span>;</div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.OPTION_TRACE_REGS(0),\n&quot;</span>;</div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;</div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a3870dd756eb7226a24e1ee8f3e872652">getOptionRegBufferDualPorted</a>())</div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.OPTION_TRACE_REGS_DUAL_PORTED(1),\n&quot;</span>;</div>
<div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.OPTION_TRACE_REGS_DUAL_PORTED(0),\n&quot;</span>;</div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;</div>
<div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ac7e61f51aa7326346908540c41dbd8f2">getOptionSupportsReadFromMem</a>()) {</div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.OPTION_MEMORY_READ_AT_TRIGGER(1),\n&quot;</span>;</div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.OPTION_MEMORY_READ_THEN_RESUME(1),\n&quot;</span>;</div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;    }</div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;</div>
<div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.MEMORY_CONTROLLER_ADDR_SIZE(`MEMORY_CONTROLLER_ADDR_SIZE),\n&quot;</span>;</div>
<div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.MEMORY_CONTROLLER_DATA_SIZE(`MEMORY_CONTROLLER_DATA_SIZE),\n&quot;</span>;</div>
<div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.SYSTEM_ID(&quot;</span></div>
<div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;32&#39;h&quot;</span> &lt;&lt; std::hex &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a975aee03b535cc692533ee7620bcd717">getSystemID</a>() &lt;&lt; std::dec</div>
<div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.MEM_TAG_BITS(&quot;</span> &lt;&lt; tag_bits &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.MEM_OFFSET_BITS(&quot;</span> &lt;&lt; offset_bits &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;</div>
<div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.CONTROL_BUFFER_DEPTH(&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a48f2d5d38ea614d63ecd531788b3b677">getTraceCtrlDepth</a>()</div>
<div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.DATA_BUFFER_DEPTH(&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a3241509ecc011ee9bdc45366f51f278e">getTraceMemDepth</a>()</div>
<div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.REGS_BUFFER_DEPTH(&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a83ed119195242ea3b5b4e9fe5d202c64">getTraceRegsDepth</a>()</div>
<div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;</div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;    <span class="keywordtype">int</span> regsWidth = max(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a322f05b15291de791bf134c94463a2d4">getRegsTraceBits</a>(), 1);</div>
<div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.REGS_WIDTH(&quot;</span> &lt;&lt; regsWidth &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.PC_MODULE_BITS(&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">getInstanceIdBits</a>()</div>
<div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.PC_STATE_BITS(&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#aa574499e5bdaa4e6c71039a9cb69d13b">getStateBits</a>() &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;</div>
<div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;hlsd_inst\n&quot;</span>;</div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;(\n&quot;</span>;</div>
<div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.clk(clk),\n&quot;</span>;</div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.reset(reset),\n&quot;</span>;</div>
<div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.start(debugger_start),\n&quot;</span>;</div>
<div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.finish(finish),\n&quot;</span>;</div>
<div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.program_clk(program_clk),\n&quot;</span>;</div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.program_reset(program_reset),\n&quot;</span>;</div>
<div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.pc_module(&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.pc_state(&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_a(memory_controller_enable_a),\n&quot;</span>;</div>
<div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_b(memory_controller_enable_b),\n&quot;</span>;</div>
<div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_address_a(memory_controller_address_a),\n&quot;</span>;</div>
<div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_address_b(memory_controller_address_b),\n&quot;</span>;</div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_a(memory_controller_write_enable_a)&quot;</span></div>
<div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;           <span class="stringliteral">&quot;,\n&quot;</span>;</div>
<div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_b(memory_controller_write_enable_b)&quot;</span></div>
<div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;           <span class="stringliteral">&quot;,\n&quot;</span>;</div>
<div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_in_a(memory_controller_in_a),\n&quot;</span>;</div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_in_b(memory_controller_in_b),\n&quot;</span>;</div>
<div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_a(memory_controller_out_a),\n&quot;</span>;</div>
<div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_b(memory_controller_out_b),\n&quot;</span>;</div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_size_a(memory_controller_size_a),\n&quot;</span>;</div>
<div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.memory_controller_size_b(memory_controller_size_b),\n&quot;</span>;</div>
<div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_enable_a(main_memory_controller_enable_a),\n&quot;</span>;</div>
<div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_enable_b(main_memory_controller_enable_b),\n&quot;</span>;</div>
<div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_address_a(main_memory_controller_address_a),\n&quot;</span>;</div>
<div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_address_b(main_memory_controller_address_b),\n&quot;</span>;</div>
<div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_write_enable_a(main_memory_controller_write_enable_a),\n&quot;</span>;</div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_write_enable_b(main_memory_controller_write_enable_b),\n&quot;</span>;</div>
<div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_in_a(main_memory_controller_in_a),\n&quot;</span>;</div>
<div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_in_b(main_memory_controller_in_b),\n&quot;</span>;</div>
<div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_out_a(main_memory_controller_out_a),\n&quot;</span>;</div>
<div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_out_b(main_memory_controller_out_b),\n&quot;</span>;</div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_size_a(main_memory_controller_size_a),\n&quot;</span>;</div>
<div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.main_size_b(main_memory_controller_size_b),\n&quot;</span>;</div>
<div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;</div>
<div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">getOptionTraceRegs</a>()) {</div>
<div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.regs_trace_wr_en_a(&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a></div>
<div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_a),\n&quot;</span>;</div>
<div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.regs_trace_wr_en_b(&quot;</span> &lt;&lt; DEBUG_SIGNAL_NAME_TRACE_REGS_EN</div>
<div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_b),\n&quot;</span>;</div>
<div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.regs_trace(&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a44ac141c8297556c9f1c749d09d79be1">DEBUG_SIGNAL_NAME_TRACE_REGS</a> &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.regs_trace_wr_en_a(1&#39;b0),\n&quot;</span>;</div>
<div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.regs_trace_wr_en_b(1&#39;b0),\n&quot;</span>;</div>
<div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.regs_trace(),\n&quot;</span>;</div>
<div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;    }</div>
<div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;</div>
<div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.uart_rx(uart_rx),\n&quot;</span>;</div>
<div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.uart_tx(uart_tx),\n&quot;</span>;</div>
<div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.hlsd_state(hlsd_state),\n&quot;</span>;</div>
<div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.external_start(start)\n&quot;</span>;</div>
<div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span>;</div>
<div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a48f2d5d38ea614d63ecd531788b3b677"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a48f2d5d38ea614d63ecd531788b3b677">legup::LegUpDebugInfo::getTraceCtrlDepth</a></div><div class="ttdeci">int getTraceCtrlDepth()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00268">lib/Target/Verilog/Debug.h:268</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a7710d3e4f6658cc1886135f8b9f0b428"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a7710d3e4f6658cc1886135f8b9f0b428">legup::Allocation::getNumRAMs</a></div><div class="ttdeci">unsigned getNumRAMs() const </div><div class="ttdoc">getNumRAMs - return the number of RAM objects </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00156">Allocation.h:156</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_ac02bcd201db96b3f07af1e4ceb6a1f04"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_TRACE_REGS_EN</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00036">lib/Target/Verilog/Debug.h:36</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_aa1cab004a72ce474477e5d1816397609"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#aa1cab004a72ce474477e5d1816397609">legup::RAM::getElements</a></div><div class="ttdeci">unsigned getElements() const </div><div class="ttdoc">getElements - number of words in the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00076">Ram.h:76</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a44ac141c8297556c9f1c749d09d79be1"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a44ac141c8297556c9f1c749d09d79be1">DEBUG_SIGNAL_NAME_TRACE_REGS</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_TRACE_REGS</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00035">lib/Target/Verilog/Debug.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a">llvm::LibFunc::log2</a></div><div class="ttdoc">double log2(double x); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00378">TargetLibraryInfo.h:378</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a79c9cdc949a4adf5040023c50751c49e"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a79c9cdc949a4adf5040023c50751c49e">legup::LegupConfig::isXilinxBoard</a></div><div class="ttdeci">bool isXilinxBoard()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00309">LegupConfig.h:309</a></div></div>
<div class="ttc" id="namespacelegup_html_a10c8e773331fb57b023ad8cb26daf2cf"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a10c8e773331fb57b023ad8cb26daf2cf">legup::requiredBits</a></div><div class="ttdeci">unsigned requiredBits(unsigned max)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00327">Target/Verilog/utils.cpp:327</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a3241509ecc011ee9bdc45366f51f278e"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a3241509ecc011ee9bdc45366f51f278e">legup::LegUpDebugInfo::getTraceMemDepth</a></div><div class="ttdeci">int getTraceMemDepth()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00269">lib/Target/Verilog/Debug.h:269</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a8901c7722fae98a9e0a00a1065491eb8"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">legup::LegUpDebugInfo::getInstanceIdBits</a></div><div class="ttdeci">int getInstanceIdBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/Target_2Verilog_2Debug_8cpp_source.html#l00154">Target/Verilog/Debug.cpp:154</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a322f05b15291de791bf134c94463a2d4"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a322f05b15291de791bf134c94463a2d4">legup::LegUpDebugInfo::getRegsTraceBits</a></div><div class="ttdeci">int getRegsTraceBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00271">lib/Target/Verilog/Debug.h:271</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ac7e61f51aa7326346908540c41dbd8f2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ac7e61f51aa7326346908540c41dbd8f2">legup::LegUpDebugInfo::getOptionSupportsReadFromMem</a></div><div class="ttdeci">bool getOptionSupportsReadFromMem()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00248">lib/Target/Verilog/Debug.h:248</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a3870dd756eb7226a24e1ee8f3e872652"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a3870dd756eb7226a24e1ee8f3e872652">legup::LegUpDebugInfo::getOptionRegBufferDualPorted</a></div><div class="ttdeci">bool getOptionRegBufferDualPorted()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00247">lib/Target/Verilog/Debug.h:247</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_aa574499e5bdaa4e6c71039a9cb69d13b"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#aa574499e5bdaa4e6c71039a9cb69d13b">legup::LegUpDebugInfo::getStateBits</a></div><div class="ttdeci">int getStateBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/Target_2Verilog_2Debug_8cpp_source.html#l00144">Target/Verilog/Debug.cpp:144</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a975aee03b535cc692533ee7620bcd717"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a975aee03b535cc692533ee7620bcd717">legup::LegUpDebugInfo::getSystemID</a></div><div class="ttdeci">unsigned int getSystemID() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00274">lib/Target/Verilog/Debug.h:274</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ad8891482953a9165f77f46a3aa149abc"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">legup::LegUpDebugInfo::getOptionTraceRegs</a></div><div class="ttdeci">bool getOptionTraceRegs()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00245">lib/Target/Verilog/Debug.h:245</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ab02b6480eec23882509401549a4a92b0"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">legup::RAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdoc">getDataWidth - get the ram data width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00073">Ram.h:73</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a83ed119195242ea3b5b4e9fe5d202c64"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a83ed119195242ea3b5b4e9fe5d202c64">legup::LegUpDebugInfo::getTraceRegsDepth</a></div><div class="ttdeci">int getTraceRegsDepth()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00270">lib/Target/Verilog/Debug.h:270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3957d44c0d5077e191cd90bf5f2d5267"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDebugModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01390">1390</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                                     {</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_off\n&quot;</span>;</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module legup_memory_transaction_monitor #(\n&quot;</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tparameter DW = `MEMORY_CONTROLLER_DATA_SIZE-1,\n&quot;</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tparameter AW = `MEMORY_CONTROLLER_ADDR_SIZE-1,\n\n&quot;</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;        <span class="stringliteral">&quot;\tparameter NUM_READS                  = 1000000,\n&quot;</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tparameter NUM_WRITES                  = 1000000,\n\n&quot;</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;        <span class="stringliteral">&quot;\tparameter CAPTURE_TRANSACTIONS   = 1,\n\n&quot;</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;        <span class="stringliteral">&quot;\tparameter READ_ADDRESS_FILENAME  = \&quot;read_addresses.dat\&quot;,\n&quot;</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tparameter READ_DATA_FILENAME      = \&quot;read_data.dat\&quot;,\n&quot;</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tparameter WRITE_ADDRESS_FILENAME  = \&quot;write_addresses.dat\&quot;,\n&quot;</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tparameter WRITE_DATA_FILENAME     = \&quot;write_data.dat\&quot;\n&quot;</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;) (\n&quot;</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput                 clk,\n&quot;</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput         [AW: 0] address,\n&quot;</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput                 read,\n&quot;</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput                 write,\n&quot;</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput         [DW: 0] writedata,\n&quot;</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput         [DW: 0] readdata,\n&quot;</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput                 readdatavalid,\n&quot;</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tinput                 waitrequest\n&quot;</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;        <span class="stringliteral">&quot;reg        [31: 0] read_address_file_handle;\n&quot;</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [31: 0] read_data_file_handle;\n&quot;</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [31: 0] write_address_file_handle;\n&quot;</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [31: 0] write_data_file_handle;\n\n&quot;</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;        <span class="stringliteral">&quot;reg        [31: 0] address_reads;\n&quot;</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [31: 0] data_reads;\n&quot;</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [31: 0] reads_addresses  [NUM_READS:0];\n&quot;</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [DW: 0] reads_data       [NUM_READS:0];\n&quot;</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [31: 0] writes;\n&quot;</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [31: 0] writes_addresses [NUM_WRITES:0];\n&quot;</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     [DW: 0] writes_data      [NUM_WRITES:0];\n\n&quot;</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;        <span class="stringliteral">&quot;initial\n&quot;</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (CAPTURE_TRANSACTIONS == 1)\n&quot;</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tread_address_file_handle    = $fopen (READ_ADDRESS_FILENAME);\n&quot;</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tread_data_file_handle       = $fopen (READ_DATA_FILENAME);\n&quot;</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\twrite_address_file_handle   = $fopen &quot;</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;           <span class="stringliteral">&quot;(WRITE_ADDRESS_FILENAME);\n&quot;</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\twrite_data_file_handle      = $fopen (WRITE_DATA_FILENAME);\n&quot;</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse\n&quot;</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t$readmemh(READ_ADDRESS_FILENAME,    reads_addresses);\n&quot;</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t$readmemh(READ_DATA_FILENAME,       reads_data);\n&quot;</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t$readmemh(WRITE_ADDRESS_FILENAME,   writes_addresses);\n&quot;</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t$readmemh(WRITE_DATA_FILENAME,      writes_data);\n&quot;</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n\n&quot;</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;        <span class="stringliteral">&quot;\taddress_reads    &lt;= 32&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tdata_reads        &lt;= 32&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\twrites            &lt;= 32&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (CAPTURE_TRANSACTIONS == 1)\n&quot;</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (read &amp; ~waitrequest)\n&quot;</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fwrite (read_address_file_handle, \&quot;%x\\n\&quot;, address);\n&quot;</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fflush (read_address_file_handle);\n&quot;</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\taddress_reads &lt;= address_reads + 1;\n&quot;</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (readdatavalid &amp; ~waitrequest)\n&quot;</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fwrite (read_data_file_handle,    \&quot;%x\\n\&quot;, readdata);\n&quot;</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fflush (read_data_file_handle);\n&quot;</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tdata_reads &lt;= data_reads + 1;\n&quot;</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (write &amp; ~waitrequest)\n&quot;</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fwrite (write_address_file_handle, \&quot;%x\\n\&quot;, address);\n&quot;</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fwrite (write_data_file_handle,    \&quot;%x\\n\&quot;, writedata);\n&quot;</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fflush (write_address_file_handle);\n&quot;</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t$fflush (write_data_file_handle);\n&quot;</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\twrites &lt;= writes + 1;\n&quot;</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse\n&quot;</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (read &amp; ~waitrequest)\n&quot;</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tif (reads_addresses[address_reads] != address)\n&quot;</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Read %d has an address error !\\n\&quot;, &quot;</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;           <span class="stringliteral">&quot;address_reads + 1);\n&quot;</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Expected transaction address: %08x\&quot;, &quot;</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;           <span class="stringliteral">&quot;reads_addresses[address_reads]);\n&quot;</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Actual transaction address:   %08x\\n\&quot;, &quot;</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;           <span class="stringliteral">&quot;address);\n&quot;</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$stop;\n&quot;</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t  address_reads &lt;= address_reads + 1;\n&quot;</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (readdatavalid &amp; ~waitrequest)\n&quot;</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tif (reads_data[data_reads] != readdata)\n&quot;</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Read %d has an data error !\\n\&quot;, data_reads + &quot;</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;           <span class="stringliteral">&quot;1);\n&quot;</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Expected transaction data:    %08x\&quot;, &quot;</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;           <span class="stringliteral">&quot;reads_data[data_reads]);\n&quot;</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Actual transaction data:      %08x\&quot;, &quot;</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;           <span class="stringliteral">&quot;readdata);\n&quot;</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$stop;\n&quot;</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tdata_reads &lt;= data_reads + 1;\n&quot;</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (write &amp; ~waitrequest)\n&quot;</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tif ((writes_addresses[writes] != address) || &quot;</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;           <span class="stringliteral">&quot;(writes_data[writes] != writedata))\n&quot;</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tbegin\n&quot;</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Write %d has an error!\\n\&quot;, writes + 1);\n&quot;</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Expected transaction address: %08x\&quot;, &quot;</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;           <span class="stringliteral">&quot;writes_addresses[writes]);\n&quot;</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Actual transaction address:   %08x\&quot;, &quot;</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;           <span class="stringliteral">&quot;address);\n&quot;</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Expected transaction data:    %08x\&quot;, &quot;</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;           <span class="stringliteral">&quot;writes_data[writes]);\n&quot;</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$display (\&quot;Actual transaction data:      %08x\\n\&quot;, &quot;</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;           <span class="stringliteral">&quot;writedata);\n&quot;</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t$stop;\n&quot;</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\twrites &lt;= writes + 1;\n&quot;</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        <span class="stringliteral">&quot;endmodule\n&quot;</span>;</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_on\n\n&quot;</span>;</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac4f49857e4aa360f6843d9e8ee5dbc45"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDebugModuleInstance </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04700">4700</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;                                                              {</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;    <span class="comment">// creating readdatavalid signal to be 2 cycles after read is asserted</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_off\n&quot;</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [1:0] readdatavalid&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\treaddatavalid&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= readdatavalid&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &lt;&lt; 1;\n&quot;</span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; !write_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\treaddatavalid&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\telse\n&quot;</span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\treaddatavalid&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="comment">        &quot;reg readdatavalid_temp&quot; &lt;&lt; postfix &lt;&lt; &quot;;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment">        &quot;reg readdatavalid&quot; &lt;&lt; postfix &lt;&lt; &quot;;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">        &quot;reg [1:0] readdatavalid&quot; &lt;&lt; postfix &lt;&lt; &quot;;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">        &quot;always @(posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">        &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">        &quot;\treaddatavalid_temp&quot; &lt;&lt; postfix &lt;&lt; &quot; &lt;= 0;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">        &quot;\treaddatavalid&quot; &lt;&lt; postfix &lt;&lt; &quot; &lt;= 0;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">        &quot;\tif (enable&quot; &lt;&lt; postfix &lt;&lt; &quot; &amp; ~write_enable&quot; &lt;&lt; postfix &lt;&lt; &quot;&amp;</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">       ~memory_controller_waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment">        &quot;\t\treaddatavalid_temp&quot; &lt;&lt; postfix &lt;&lt; &quot; &lt;= 1;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="comment">        &quot;\tif (~memory_controller_waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">        &quot;\t\treaddatavalid&quot; &lt;&lt; postfix &lt;&lt; &quot; &lt;= readdatavalid_temp&quot; &lt;&lt; postfix &lt;&lt;</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">       &quot;;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">        &quot;end\n\n&quot;;</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;    <span class="comment">// instantiate debugger</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;legup_memory_transaction_monitor legup_debugger_instance&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; (\n&quot;</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.clk (clk),\n&quot;</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.address (memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.read (enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; !write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.write (enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.readdata (data_from_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.writedata (data_to_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.readdatavalid (readdatavalid&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[1]),\n&quot;</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.waitrequest (memory_controller_waitrequest)\n&quot;</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;defparam\n&quot;</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tlegup_debugger_instance&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.CAPTURE_TRANSACTIONS = &quot;</span> &lt;&lt; <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a0b599a88aa1624e0336748566c705b60">isDebuggerCaptureMode</a>()</div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tlegup_debugger_instance&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.READ_ADDRESS_FILENAME = \&quot;read_addresses&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;.dat\&quot;,\n&quot;</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tlegup_debugger_instance&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.READ_DATA_FILENAME = \&quot;read_data&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;.dat\&quot;,\n&quot;</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tlegup_debugger_instance&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.WRITE_ADDRESS_FILENAME = \&quot;write_addresses&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.dat\&quot;,\n&quot;</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tlegup_debugger_instance&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.WRITE_DATA_FILENAME = \&quot;write_data&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;.dat\&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;</div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_on\n\n&quot;</span>;</div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;}</div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a0b599a88aa1624e0336748566c705b60"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a0b599a88aa1624e0336748566c705b60">legup::LegupConfig::isDebuggerCaptureMode</a></div><div class="ttdeci">int isDebuggerCaptureMode()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00508">LegupConfig.h:508</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeae16d6947de6ff8d55e06a802d46930"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDebugModuleSignals </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04676">4676</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;                                                             {</div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_off\n&quot;</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire write_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_to_memory&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_from_memory&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n\n&quot;</span>;</div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;</div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_controller_enable&quot;</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = memory_controller_write_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_controller_address&quot;</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign data_to_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_controller_in&quot;</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign data_from_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_controller_out&quot;</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_on\n\n&quot;</span>;</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3562bc0cf0d1f3d09df31e9b0e6470a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDeclaration </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>signal</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06505">6505</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;                                                            {</div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> type = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1a41c862bff8ad9aad46f900df8cd775">getType</a>();</div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;    <span class="keywordflow">if</span> (!type.empty()) {</div>
<div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;        <span class="keywordflow">if</span> (type == <span class="stringliteral">&quot;wire&quot;</span> &amp;&amp;</div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;            (signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">getNumConditions</a>() != 0 || signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1faf3183bf3914ae9328fa964f8bb5f9">getNumDrivers</a>() != 0)) {</div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span>;</div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (type == <span class="stringliteral">&quot;output&quot;</span> &amp;&amp; (signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">getNumConditions</a>() != 0 ||</div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;                                        signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1faf3183bf3914ae9328fa964f8bb5f9">getNumDrivers</a>() != 0)) {</div>
<div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;output reg &quot;</span>;</div>
<div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; type &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;        }</div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;    }</div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">str</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;CASE_FSM&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;        signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() == <span class="stringliteral">&quot;cur_state&quot;</span>)</div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\nreg &quot;</span> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">str</a>()</div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; next_state&quot;</span>; <span class="comment">// need an extra variable if the FSM is</span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;                              <span class="comment">// implemented with case(..)</span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;    <span class="keywordflow">if</span> (!signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">getValue</a>().empty()) {</div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; = &quot;</span>;</div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ef4da340b2149fcaaf0080f270f561d">printVerilogBitwidthPrefix</a>(signal);</div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">getValue</a>();</div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;    }</div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;</div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;    <span class="keywordflow">if</span> (type == <span class="stringliteral">&quot;wire&quot;</span> &amp;&amp; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a9cb9b5168e571dec4f6aa3e088bea87f">synthesis_keep_signal</a>(signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>())) {</div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;/* synthesis keep */&quot;</span>;</div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;    }</div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;</div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;&quot;</span>;</div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;}</div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a1a41c862bff8ad9aad46f900df8cd775"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1a41c862bff8ad9aad46f900df8cd775">legup::RTLSignal::getType</a></div><div class="ttdeci">std::string getType() const </div><div class="ttdoc">(every signal is a Verilog &quot;reg&quot;, but may not be a register) </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00150">RTL.h:150</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a1faf3183bf3914ae9328fa964f8bb5f9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1faf3183bf3914ae9328fa964f8bb5f9">legup::RTLSignal::getNumDrivers</a></div><div class="ttdeci">unsigned getNumDrivers() const </div><div class="ttdoc">Get the number of driving RTLSignals. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00191">RTL.h:191</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a9cb9b5168e571dec4f6aa3e088bea87f"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a9cb9b5168e571dec4f6aa3e088bea87f">legup::RTLModule::synthesis_keep_signal</a></div><div class="ttdeci">bool synthesis_keep_signal(std::string s) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00364">RTL.h:364</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a0dd306a02e78260980d844bd7b2ab35c"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">legup::RTLSignal::getValue</a></div><div class="ttdeci">std::string getValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00126">RTL.h:126</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a054d97b055af29cdac01c51c0bf497ba"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">legup::RTLWidth::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00025">RTL.cpp:25</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afdb2389c6e144983d7e27203b79e15d5"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">legup::RTLSignal::getNumConditions</a></div><div class="ttdeci">unsigned getNumConditions() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00192">RTL.h:192</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4ef4da340b2149fcaaf0080f270f561d"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ef4da340b2149fcaaf0080f270f561d">legup::VerilogWriter::printVerilogBitwidthPrefix</a></div><div class="ttdeci">void printVerilogBitwidthPrefix(const RTLSignal *sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07141">VerilogWriter.cpp:7141</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae9fedc4e174bfc8c845504f187c17907"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDisplay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07313">7313</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;                                                {</div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29">RTLOp::Write</a> ||</div>
<div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;           op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa6585e902cca813f869dc8059a6c9b76f">RTLOp::Display</a>);</div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;PRINTF_CYCLES&quot;</span>)) {</div>
<div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;$write(\&quot;Cycle: %d Time: %d    \&quot;, ($time-50)/20, $time);\n&quot;</span>;</div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;    }</div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;    <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29">RTLOp::Write</a>) {</div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;$write(&quot;</span>;</div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;$display(&quot;</span>;</div>
<div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;    }</div>
<div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> display_string = op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">getValue</a>();</div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;    <span class="comment">// Parse the unsigned placeholders.</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;    <span class="keyword">auto</span> is_unsigned_vec = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3e5ba0308116405136115d83d35c1fce">parseDisplayString</a>(display_string);</div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(is_unsigned_vec.size() == op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">getNumOperands</a>() - 1);</div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;    <span class="comment">// Print the display string, and with placeholders replaced to Verilog.</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1c345c306b0141575c6fa525d33b63c">printDisplayString</a>(display_string);</div>
<div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;</div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;    <span class="comment">// Print the variables.</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">getNumOperands</a>(); i++) {</div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div>
<div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;        <span class="keywordflow">if</span> (!is_unsigned_vec[i-1]) {</div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;$signed(&quot;</span>;</div>
<div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;        }</div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;        <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29">RTLOp::Write</a> &amp;&amp; i == 1) {</div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(i),</div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;                       op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(i)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#ac25dccbe1ca69766a8531e7103a9eb01">numNativeBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>));</div>
<div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(i));</div>
<div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;        }</div>
<div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;        <span class="keywordflow">if</span> (!is_unsigned_vec[i-1]) {</div>
<div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;        }</div>
<div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;    }</div>
<div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;</div>
<div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;    <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">getNumOperands</a>() &gt; 1 &amp;&amp; !<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a79c9cdc949a4adf5040023c50751c49e">isXilinxBoard</a>()) {</div>
<div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\t// to fix quartus warning\n&quot;</span>;</div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;        <span class="comment">// avoid getting a warning from quartus that we</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;        <span class="comment">// never read the value being printed</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">getNumOperands</a>(); i++) {</div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;            <span class="comment">// Out &lt;&lt; &quot;if (^reset !== 1&#39;bX &amp;&amp; ^(&quot;;</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tif (reset == 1&#39;b0 &amp;&amp; ^(&quot;</span>;</div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(i));</div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;) === 1&#39;bX) &quot;</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;finish &lt;= 0&quot;</span>;</div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;            <span class="keywordflow">if</span> (i != op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">getNumOperands</a>() - 1)</div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;        }</div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;    }</div>
<div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aae2d0c39e2cbdc2c84ed107c7e8e0c6d"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">legup::RTLOp::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00290">RTL.h:290</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3d8376e0200ae9763e9c17a6ed9576d8"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">legup::VerilogWriter::printValue</a></div><div class="ttdeci">void printValue(const RTLSignal *sig, unsigned w=0, bool zeroExtend=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07160">VerilogWriter.cpp:7160</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae1c345c306b0141575c6fa525d33b63c"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae1c345c306b0141575c6fa525d33b63c">legup::VerilogWriter::printDisplayString</a></div><div class="ttdeci">void printDisplayString(std::string display_string)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07256">VerilogWriter.cpp:7256</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a79c9cdc949a4adf5040023c50751c49e"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a79c9cdc949a4adf5040023c50751c49e">legup::LegupConfig::isXilinxBoard</a></div><div class="ttdeci">bool isXilinxBoard()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00309">LegupConfig.h:309</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29">legup::RTLOp::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00264">RTL.h:264</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_ac25dccbe1ca69766a8531e7103a9eb01"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#ac25dccbe1ca69766a8531e7103a9eb01">legup::RTLWidth::numNativeBits</a></div><div class="ttdeci">unsigned numNativeBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00097">RTL.cpp:97</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a0dd306a02e78260980d844bd7b2ab35c"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">legup::RTLSignal::getValue</a></div><div class="ttdeci">std::string getValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00126">RTL.h:126</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa6585e902cca813f869dc8059a6c9b76f"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa6585e902cca813f869dc8059a6c9b76f">legup::RTLOp::Display</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00265">RTL.h:265</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3e5ba0308116405136115d83d35c1fce"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3e5ba0308116405136115d83d35c1fce">legup::VerilogWriter::parseDisplayString</a></div><div class="ttdeci">std::vector&lt; bool &gt; parseDisplayString(const std::string &amp;display_string)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07296">VerilogWriter.cpp:7296</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_a80dc483846df50c6fa5df0f0fb1859eb"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">legup::RTLOp::getOpcode</a></div><div class="ttdeci">Opcode getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00285">RTL.h:285</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_af0f12e9fd7f477d2dae9ba4ef6564651"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">legup::RTLOp::getOperand</a></div><div class="ttdeci">const RTLSignal * getOperand(int i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00287">RTL.h:287</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae1c345c306b0141575c6fa525d33b63c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printDisplayString </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>display_string</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07256">7256</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;                                                               {</div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;    <span class="comment">// Make sure \n gets represented properly</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;\n&quot;</span>, <span class="stringliteral">&quot;\\n&quot;</span>);</div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;</div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;    <span class="comment">// ensure escaped % does not look like %x, %p, %u, etc...</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%%&quot;</span>, <span class="stringliteral">&quot;%?&quot;</span>);</div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;</div>
<div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%016llx&quot;</span>, <span class="stringliteral">&quot;%0x&quot;</span>);</div>
<div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;</div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;    <span class="comment">// convert printf format specifiers to $display format</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;    <span class="comment">// specifiers</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;    <span class="comment">// %0x prints the minimum hex characters - seems to match C better</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%x&quot;</span>, <span class="stringliteral">&quot;%0x&quot;</span>);</div>
<div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%p&quot;</span>, <span class="stringliteral">&quot;%0x&quot;</span>);</div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%u&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;    <span class="comment">// long long</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%lld&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%llu&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%llx&quot;</span>, <span class="stringliteral">&quot;%0x&quot;</span>);</div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;    <span class="comment">// long</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%ld&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%lu&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%lx&quot;</span>, <span class="stringliteral">&quot;%0x&quot;</span>);</div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;    <span class="comment">// short</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%hd&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%hu&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%hx&quot;</span>, <span class="stringliteral">&quot;%0x&quot;</span>);</div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;    <span class="comment">// very short</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%hhd&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%hhu&quot;</span>, <span class="stringliteral">&quot;%d&quot;</span>);</div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%hhx&quot;</span>, <span class="stringliteral">&quot;%0x&quot;</span>);</div>
<div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;</div>
<div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;    <span class="comment">// go back to escaped %</span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">replaceAll</a>(display_string, <span class="stringliteral">&quot;%?&quot;</span>, <span class="stringliteral">&quot;%%&quot;</span>);</div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;</div>
<div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;    <span class="comment">// Print.</span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; display_string;</div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;}</div>
<div class="ttc" id="namespacelegup_html_acd9c48d250f5d479aceb2768b7adcc6b"><div class="ttname"><a href="../../da/d91/namespacelegup.html#acd9c48d250f5d479aceb2768b7adcc6b">legup::replaceAll</a></div><div class="ttdeci">bool replaceAll(std::string &amp;haystack, const std::string &amp;needle, const std::string &amp;replace)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00290">Target/Verilog/utils.cpp:290</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6f49a1bc9623ec6d0e3a42d6125073bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printGlobalTags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04862">4862</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;                                          {</div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;</div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> var_name, var_addr, verilog_name;</div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;    <span class="comment">// this is the name to be printed in Verilog</span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;    verilog_name = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">globalAddresses</a>.find(verilog_name) == <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">globalAddresses</a>.end()) {</div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;        <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;\nError: Address for global variable &quot;</span> &lt;&lt; verilog_name</div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; not found!\n\n&quot;</span>;</div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0);</div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;    }</div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;    var_addr = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">globalAddresses</a>[verilog_name];</div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;</div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;    verilog_name.insert(0, <span class="stringliteral">&quot;TAG_g_&quot;</span>); <span class="comment">// make it into the proper TAG format</span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;    verilog_name.append(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;    var_addr.insert(0, <span class="stringliteral">&quot;32&#39;h&quot;</span>);</div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`define &quot;</span> &lt;&lt; verilog_name &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; var_addr &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d5f/raw__ostream_8cpp_source.html#l00671">raw_ostream.cpp:671</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a0311818dd8bc12f9239292c4b78361ec"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">legup::RAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdoc">getName - get the verilog name of the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00031">Ram.cpp:31</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4ff522e0944082099bc2de1bcdbd7877"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">legup::VerilogWriter::globalAddresses</a></div><div class="ttdeci">std::map&lt; std::string, std::string &gt; globalAddresses</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00205">VerilogWriter.h:205</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a497cff61b4537ee607ef0eb25cfa6b89"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printHex </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02193">2193</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;                             {</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module hex_digits(x, hex_LEDs);\n&quot;</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    input [3:0] x;\n&quot;</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    output [6:0] hex_LEDs;\n&quot;</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    \n&quot;</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    assign hex_LEDs[0] = (~x[3] &amp; ~x[2] &amp; ~x[1] &amp; x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[3] &amp; x[2] &amp; ~x[1] &amp; ~x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; x[2] &amp; ~x[1] &amp; x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; ~x[2] &amp; x[1] &amp; x[0]);\n&quot;</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    assign hex_LEDs[1] = (~x[3] &amp; x[2] &amp; ~x[1] &amp; x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; x[1] &amp; x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; x[2] &amp; ~x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[2] &amp; x[1] &amp; ~x[0]);\n&quot;</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    assign hex_LEDs[2] = (x[3] &amp; x[2] &amp; ~x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; x[2] &amp; x[1]) |\n&quot;</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[3] &amp; ~x[2] &amp; x[1] &amp; ~x[0]);\n&quot;</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    assign hex_LEDs[3] = (~x[3] &amp; ~x[2] &amp; ~x[1] &amp; x[0]) | \n&quot;</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[3] &amp; x[2] &amp; ~x[1] &amp; ~x[0]) | \n&quot;</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[2] &amp; x[1] &amp; x[0]) | \n&quot;</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; ~x[2] &amp; x[1] &amp; ~x[0]);\n&quot;</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    assign hex_LEDs[4] = (~x[3] &amp; x[0]) |\n&quot;</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[3] &amp; x[2] &amp; ~x[1]) |\n&quot;</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[2] &amp; ~x[1] &amp; x[0]);\n&quot;</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    assign hex_LEDs[5] = (~x[3] &amp; ~x[2] &amp; x[0]) | \n&quot;</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[3] &amp; ~x[2] &amp; x[1]) | \n&quot;</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[3] &amp; x[1] &amp; x[0]) | \n&quot;</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; x[2] &amp; ~x[1] &amp; x[0]);\n&quot;</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    assign hex_LEDs[6] = (~x[3] &amp; ~x[2] &amp; ~x[1]) | \n&quot;</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (x[3] &amp; x[2] &amp; ~x[1] &amp; ~x[0]) | \n&quot;</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;                            (~x[3] &amp; x[2] &amp; x[1] &amp; x[0]);\n&quot;</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    \n&quot;</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endmodule\n&quot;</span>;</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a827d99cfeea7b57891e3c3ef917e69ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printIndividualCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>conditionNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>assignOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>printCmnts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06894">6894</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;                                                              {</div>
<div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;</div>
<div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;    <span class="keywordtype">bool</span> reg = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afd608083ea9a9484689b0d1cd07eb3f0">isReg</a>();</div>
<div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;    <span class="keywordtype">unsigned</span> sigWidth = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">numBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;    <span class="keywordtype">int</span> numConditions = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">getNumConditions</a>();</div>
<div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;</div>
<div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *driver = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(conditionNum);</div>
<div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *condition = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad45b57ef70e8a2cd4ca11c02319417c7">getCondition</a>(conditionNum);</div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> driverBits = driver-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a47614c86c9402c37261ac43906676805">getDriverBits</a>();</div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(driver);</div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ab674aaa2e1595cd8964d7d990a4b930c">getInst</a>(conditionNum);</div>
<div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;</div>
<div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;    <span class="keywordflow">if</span> (printCmnts)</div>
<div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a8b513fac754af5b581c294ebab110c8a">printComments</a>(I, <span class="stringliteral">&quot;\t&quot;</span>);</div>
<div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;</div>
<div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;    <span class="comment">// don&#39;t &quot;else&quot; if the signal is not synthesizable, if it is a reg or</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;    <span class="comment">// if it has a default driver</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;    <span class="keywordtype">bool</span> no_else = (signal == <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">getUnsynthesizableSignal</a>()) || reg ||</div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;                   signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad4a92534fc15aa0040ca149463311409">getDefaultDriver</a>();</div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;</div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;    <span class="keywordtype">bool</span> ifcond = <span class="keyword">false</span>;</div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;    <span class="keywordflow">if</span> (no_else) {</div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (&quot;</span>;</div>
<div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(condition);</div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span>;</div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;        ifcond = <span class="keyword">true</span>;</div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;    } <span class="keywordflow">else</span> { <span class="comment">// add &quot;else&quot;s</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;        <span class="keywordflow">if</span> (numConditions &gt; 1) {</div>
<div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;            <span class="keywordflow">if</span> (numConditions &gt; 1 &amp;&amp; conditionNum == numConditions - 1) {</div>
<div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse &quot;</span>;</div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;/* if (&quot;</span>;</div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(condition);</div>
<div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;) */ &quot;</span>;</div>
<div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;                <span class="keywordflow">if</span> (conditionNum &gt; 0) {</div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse if (&quot;</span>;</div>
<div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (&quot;</span>;</div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;                }</div>
<div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(condition);</div>
<div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span>;</div>
<div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;            }</div>
<div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;            ifcond = <span class="keyword">true</span>;</div>
<div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a262870fb43f776e8caceaa088eb79ec2">printAlwaysTrigger</a>(signal, driver);</div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;        }</div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;    }</div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;</div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;    <span class="keywordflow">if</span> (ifcond)</div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span>;</div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;    <span class="keywordflow">if</span> (signal != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">getUnsynthesizableSignal</a>()) {</div>
<div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; driverBits &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; assignOp &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;    }</div>
<div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(driver, sigWidth, <span class="keyword">false</span>);</div>
<div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;</div>
<div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;    <span class="comment">// debugging</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;    <span class="comment">// assert that we never assign an X to a variable</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;    <span class="comment">// Note: need === instead of ==</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;    <span class="comment">// xor (^) catches cases where the X is only in part of the signal</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;VSIM_NO_ASSERT&quot;</span>) &amp;&amp; reg &amp;&amp;</div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;        signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aa2dc322274bc38582860ed391a9be935">getCheckXs</a>()) {</div>
<div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;        <span class="comment">// only check after the module has started</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;        <span class="comment">// the start signal is high for one cycle then goes low</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tif (start == 1&#39;b0 &amp;&amp; ^(&quot;</span>;</div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;\t\tif (reset == 1&#39;b0 &amp;&amp; ^(&quot;;</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(driver, sigWidth);</div>
<div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;) === 1&#39;bX) begin &quot;</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;$display (\&quot;ERROR: Right hand side is &#39;X&#39;. Assigned to &quot;</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;            &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;\&quot;);&quot;</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; $finish; end\n&quot;</span>;</div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;    }</div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;</div>
<div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;    <span class="keywordflow">if</span> (ifcond)</div>
<div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_ab674aaa2e1595cd8964d7d990a4b930c"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#ab674aaa2e1595cd8964d7d990a4b930c">legup::RTLSignal::getInst</a></div><div class="ttdeci">Instruction * getInst(unsigned i) const </div><div class="ttdoc">Get the Instruction of the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00171">RTL.h:171</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_aa2dc322274bc38582860ed391a9be935"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#aa2dc322274bc38582860ed391a9be935">legup::RTLSignal::getCheckXs</a></div><div class="ttdeci">bool getCheckXs() const </div><div class="ttdoc">Should we check for X&#39;s after reset? </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00199">RTL.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a262870fb43f776e8caceaa088eb79ec2"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a262870fb43f776e8caceaa088eb79ec2">legup::VerilogWriter::printAlwaysTrigger</a></div><div class="ttdeci">void printAlwaysTrigger(const RTLSignal *signal, const RTLSignal *driver)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06688">VerilogWriter.cpp:6688</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="../../d2/d88/classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/def/Instruction_8h_source.html#l00032">Instruction.h:32</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3d8376e0200ae9763e9c17a6ed9576d8"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">legup::VerilogWriter::printValue</a></div><div class="ttdeci">void printValue(const RTLSignal *sig, unsigned w=0, bool zeroExtend=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07160">VerilogWriter.cpp:7160</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_ad4a92534fc15aa0040ca149463311409"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad4a92534fc15aa0040ca149463311409">legup::RTLSignal::getDefaultDriver</a></div><div class="ttdeci">const RTLSignal * getDefaultDriver() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00188">RTL.h:188</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a453167d9b7dc8b4978b0292e6dc2b839"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">legup::RTLSignal::getDriver</a></div><div class="ttdeci">const RTLSignal * getDriver(unsigned i) const </div><div class="ttdoc">Get the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00158">RTL.h:158</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a2fe8c607ea5610ec42257fc768f2fe0d"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">legup::RTLModule::getUnsynthesizableSignal</a></div><div class="ttdeci">const RTLSignal * getUnsynthesizableSignal() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00352">RTL.h:352</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a026d69120aeff09e77f6366ee465e6c1"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">legup::RTLWidth::numBits</a></div><div class="ttdeci">unsigned numBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00083">RTL.cpp:83</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a8b513fac754af5b581c294ebab110c8a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a8b513fac754af5b581c294ebab110c8a">legup::VerilogWriter::printComments</a></div><div class="ttdeci">void printComments(const Instruction *I, std::string prefix=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07046">VerilogWriter.cpp:7046</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a47614c86c9402c37261ac43906676805"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a47614c86c9402c37261ac43906676805">legup::RTLSignal::getDriverBits</a></div><div class="ttdeci">const std::string getDriverBits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00239">RTL.cpp:239</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afdb2389c6e144983d7e27203b79e15d5"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">legup::RTLSignal::getNumConditions</a></div><div class="ttdeci">unsigned getNumConditions() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00192">RTL.h:192</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afd608083ea9a9484689b0d1cd07eb3f0"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afd608083ea9a9484689b0d1cd07eb3f0">legup::RTLSignal::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">Is the RTLSignal a register? </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00152">RTL.cpp:152</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_ad45b57ef70e8a2cd4ca11c02319417c7"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad45b57ef70e8a2cd4ca11c02319417c7">legup::RTLSignal::getCondition</a></div><div class="ttdeci">const RTLSignal * getCondition(unsigned i) const </div><div class="ttdoc">Get the conditional RTLSignal for the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00154">RTL.h:154</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9513068f71993bfbc11d81907d2d0561"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printInferredRAMModule </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>readonly</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02227">2227</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;                                                        {</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ad3f55e9ffa3d1b25c7746f33518b8910">structsExistInCode</a>() &amp;&amp;</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;           <span class="stringliteral">&quot;Inferred RAMs don&#39;t support structs (no byte-enable)&quot;</span>);</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> type = (readonly) ? <span class="stringliteral">&quot;rom&quot;</span> : <span class="stringliteral">&quot;ram&quot;</span>;</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module &quot;</span> &lt;&lt; type &lt;&lt; <span class="stringliteral">&quot;_dual_port\n&quot;</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;(\n&quot;</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    clk,\n&quot;</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    clken,\n&quot;</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    address_a,\n&quot;</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    address_b,\n&quot;</span>;</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <span class="keywordflow">if</span> (!readonly) {</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    wren_a,\n&quot;</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    wren_b,\n&quot;</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    data_a,\n&quot;</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    data_b,\n&quot;</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    byteena_a,\n&quot;</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    byteena_b,\n&quot;</span>;</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    }</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;    q_a,\n&quot;</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    q_b\n&quot;</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter  width_a = 1&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter  width_b = 1&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter  widthad_a = 1&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter  widthad_b = 1&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter  numwords_a = 1&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter  numwords_b = 1&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter  init_file = \&quot;UNUSED.mif\&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;    <span class="keywordflow">if</span> (!readonly) {</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;parameter  width_be_a = 1&#39;d0;\n&quot;</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;parameter  width_be_b = 1&#39;d0;\n&quot;</span>;</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;    }</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;parameter  latency = 1;\n&quot;</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  clk;\n&quot;</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  clken;\n&quot;</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input [(widthad_a-1):0] address_a;\n&quot;</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input [(widthad_b-1):0] address_b;\n&quot;</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output wire [(width_a-1):0] q_a;\n&quot;</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output wire [(width_b-1):0] q_b;\n&quot;</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [(width_a-1):0] q_a_wire;\n&quot;</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [(width_b-1):0] q_b_wire;\n&quot;</span>;</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    <span class="keywordflow">if</span> (!readonly) {</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input  wren_a;\n&quot;</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;input  wren_b;\n&quot;</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;input [(width_a-1):0] data_a;\n&quot;</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;input [(width_b-1):0] data_b;\n&quot;</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;// byte enable is unsupported by inferred RAMs\n&quot;</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;input [width_be_a-1:0] byteena_a;\n&quot;</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;input [width_be_b-1:0] byteena_b;\n&quot;</span>;</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;    }</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;        <span class="comment">// ramstyle = \&quot;M9K, no_rw_check\&quot;</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;        <span class="stringliteral">&quot;(* ramstyle = \&quot;no_rw_check\&quot;, ram_init_file = init_file *) &quot;</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [width_a-1:0] ram[numwords_a-1:0];\n&quot;</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;/* synthesis translate_off */\n&quot;</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;integer i;\n&quot;</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;ALTERA_MF_MEMORY_INITIALIZATION mem ();\n&quot;</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [8*256:1] ram_ver_file;\n&quot;</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;initial begin\n&quot;</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    if (init_file == \&quot;UNUSED.mif\&quot;)\n&quot;</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        for (i = 0; i &lt; numwords_a; i = i + 1)\n&quot;</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;            ram[i] = 0;\n&quot;</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    else\n&quot;</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        // modelsim can&#39;t read .mif files directly. So use Altera &quot;</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;           <span class="stringliteral">&quot;function to\n&quot;</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        // convert them to .ver files\n&quot;</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        mem.convert_to_ver_file(init_file, width_a, &quot;</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;           <span class="stringliteral">&quot;ram_ver_file);\n&quot;</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        $readmemh(ram_ver_file, ram);\n&quot;</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;/* synthesis translate_on */\n&quot;</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    <span class="keywordflow">if</span> (readonly) {</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @ (posedge clk)\n&quot;</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;if (clken)\n&quot;</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    q_a_wire &lt;= ram[address_a];\n&quot;</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    q_b_wire &lt;= ram[address_b];\n&quot;</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @ (posedge clk)\n&quot;</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;if (clken)\n&quot;</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin // Port A\n&quot;</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;if (wren_a)\n&quot;</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    ram[address_a] &lt;= data_a;\n&quot;</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    q_a_wire &lt;= {width_a{1&#39;bX}};\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;            <span class="comment">// The below line doesn&#39;t synthesize on Cyclone II if widthad_a &lt;= 3</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;            <span class="comment">//&quot;    q_a_wire &lt;= data_a;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;            <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;else\n&quot;</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    q_a_wire &lt;= ram[address_a];\n&quot;</span>;</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a2aaa56dea2808ce5bd554d9244a79476">getParameter</a>(<span class="stringliteral">&quot;INFERRED_RAM_FORMAT&quot;</span>) != <span class="stringliteral">&quot;xilinx&quot;</span>) {</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;            <span class="comment">// Xilinx expects inferred dual port ram to be in a single always</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;            <span class="comment">// block</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;            <span class="comment">// Altera: separate always blocks</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;always @ (posedge clk)\n&quot;</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;if (clken)\n&quot;</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;begin // Port b\n&quot;</span>;</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;        }</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (wren_b)\n&quot;</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    ram[address_b] &lt;= data_b;\n&quot;</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    q_b_wire &lt;= {width_b{1&#39;bX}};\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;            <span class="comment">// The below line doesn&#39;t synthesize on Cyclone II if widthad_a &lt;= 3</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;            <span class="comment">//&quot;    q_b_wire &lt;= data_b;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;            <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;else\n&quot;</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;    q_b_wire &lt;= ram[address_b];\n&quot;</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    }</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a65524bacb524b70d1ad3d42417e8d978">getMemoryOutputRegisters</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endmodule\n&quot;</span>;</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;}</div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a2aaa56dea2808ce5bd554d9244a79476"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a2aaa56dea2808ce5bd554d9244a79476">legup::LegupConfig::getParameter</a></div><div class="ttdeci">std::string getParameter(const std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00273">LegupConfig.h:273</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a65524bacb524b70d1ad3d42417e8d978"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a65524bacb524b70d1ad3d42417e8d978">legup::VerilogWriter::getMemoryOutputRegisters</a></div><div class="ttdeci">std::string getMemoryOutputRegisters()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02355">VerilogWriter.cpp:2355</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ad3f55e9ffa3d1b25c7746f33518b8910"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ad3f55e9ffa3d1b25c7746f33518b8910">legup::Allocation::structsExistInCode</a></div><div class="ttdeci">bool structsExistInCode()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00328">Allocation.cpp:328</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0df623ea5094527a1985493abc2cbfe5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printIODeclarations </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>AddressBusWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04989">4989</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;                                                           {</div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\ninput csi_clockreset_clk;\n&quot;</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input csi_clockreset_reset;\n&quot;</span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;</div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;        <span class="stringliteral">&quot;input [&quot;</span> &lt;&lt; AddressBusWidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0]avs_s1_address;\n&quot;</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input avs_s1_read;\n&quot;</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input avs_s1_write;\n&quot;</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;</div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;        <span class="stringliteral">&quot;input [31:0] avs_s1_writedata;\n&quot;</span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output reg [31:0] avs_s1_readdata;\n&quot;</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;</div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;        <span class="stringliteral">&quot;input [127:0] avm_ACCEL_readdata;\n&quot;</span></div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output [127:0] avm_ACCEL_writedata;\n&quot;</span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input avm_ACCEL_waitrequest;\n&quot;</span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;</div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;        <span class="stringliteral">&quot;output wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] avm_ACCEL_address;\n&quot;</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output wire avm_ACCEL_write;\n&quot;</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output wire avm_ACCEL_read;\n&quot;</span>;</div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a645d3b7e9be9e2ebae65a3cbecf9a3dd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printLocalTags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>tagIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04880">4880</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;                                                       {</div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;</div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;    <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;</div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> tagName = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ad70e3e474a9c851799c7166010788113">getTag</a>();</div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;        <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;            tagName += <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;</div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;        <span class="keywordflow">if</span> (tagIndex &gt; 127) { <span class="comment">// the biggest tag (number of local RAMs)</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;                              <span class="comment">// supported is 127</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(</div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;                0 &amp;&amp;</div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;                <span class="stringliteral">&quot;Too many local memories! The largest tag supported is 511!\n&quot;</span>);</div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;        }</div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;</div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`define &quot;</span> &lt;&lt; tagName &lt;&lt; <span class="stringliteral">&quot; `MEMORY_CONTROLLER_TAG_SIZE&#39;d&quot;</span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;            &lt;&lt; tagIndex &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;        tagIndex++;</div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;    }</div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;</div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`define &quot;</span> &lt;&lt; R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a443c13915cd0ac8599fddcdd8532b625">getTagAddrName</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a396f18f107f3b8c7ef03357f16a0aae2">getTagAddr</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RAM_html_a396f18f107f3b8c7ef03357f16a0aae2"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a396f18f107f3b8c7ef03357f16a0aae2">legup::RAM::getTagAddr</a></div><div class="ttdeci">std::string getTagAddr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00043">Ram.cpp:43</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a200bbb56f70a95282bc39e5acd1c2176"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">legup::RAM::getNumInstances</a></div><div class="ttdeci">unsigned getNumInstances() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00086">Ram.h:86</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ad70e3e474a9c851799c7166010788113"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ad70e3e474a9c851799c7166010788113">legup::RAM::getTag</a></div><div class="ttdeci">std::string getTag() const </div><div class="ttdoc">getTag - get the name of the tag `define variable </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00044">Ram.h:44</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a443c13915cd0ac8599fddcdd8532b625"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a443c13915cd0ac8599fddcdd8532b625">legup::RAM::getTagAddrName</a></div><div class="ttdeci">std::string getTagAddrName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00059">Ram.h:59</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8ba560c7d8626aa3a7db6610c002098e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printLockInstance </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>lockIndex</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00681">681</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                                                   {</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName = <span class="stringliteral">&quot;lock_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(lockIndex);</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> mutex_address = instanceName + <span class="stringliteral">&quot;_address&quot;</span>;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> mutex_read = instanceName + <span class="stringliteral">&quot;_enable&quot;</span>;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> mutex_write = instanceName + <span class="stringliteral">&quot;_write_enable&quot;</span>;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> mutex_readdata = instanceName + <span class="stringliteral">&quot;_out&quot;</span>;</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> mutex_writedata = instanceName + <span class="stringliteral">&quot;_in&quot;</span>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;legup_HW_lock &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot; (\n&quot;</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .clk( clk ),\n&quot;</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .reset( reset ),\n&quot;</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .address( &quot;</span> &lt;&lt; mutex_address &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .read( &quot;</span> &lt;&lt; mutex_read &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .write( &quot;</span> &lt;&lt; mutex_write &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .readdata( &quot;</span> &lt;&lt; mutex_readdata &lt;&lt; <span class="stringliteral">&quot; ),\n&quot;</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;   .writedata( &quot;</span> &lt;&lt; mutex_writedata &lt;&lt; <span class="stringliteral">&quot; )\n&quot;</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;}</div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a681dd9ff17e4a4e6f481c31d13edcdd9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printLockModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00796">796</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                    {</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`timescale 1 ns / 1 ns\n&quot;</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;module legup_HW_lock (\n&quot;</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;              clk,\n&quot;</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;               reset,\n&quot;</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;              address,\n&quot;</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;              read,\n&quot;</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;              write,\n&quot;</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;              readdata,\n&quot;</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;              writedata\n&quot;</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  clk;\n&quot;</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  reset;\n&quot;</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  address;\n&quot;</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  read;\n&quot;</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  write;\n&quot;</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input  writedata;\n&quot;</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output readdata; \n&quot;</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire    mutex_free;\n&quot;</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     mutex_owner;\n&quot;</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg     mutex_status;\n&quot;</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire    owner_valid;\n&quot;</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire    accel_id;\n&quot;</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign accel_id = writedata;\n&quot;</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  if (reset)\n&quot;</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  begin\n&quot;</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;     mutex_status &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;      mutex_owner &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  end\n&quot;</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  //if mutex is free and someone tries to get the mutex\n&quot;</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  else if (mutex_free &amp;&amp; read &amp;&amp; !address)\n&quot;</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  begin\n&quot;</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;     mutex_status &lt;= 1;\n&quot;</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;      mutex_owner &lt;= 1;\n&quot;</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  end\n&quot;</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  //if mutex is taken and the owner wants to release the mutex\n&quot;</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  else if (owner_valid &amp;&amp; write &amp;&amp; address)\n&quot;</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  begin\n&quot;</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;      mutex_status &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;      mutex_owner &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;  end\n&quot;</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign readdata = mutex_free;\n&quot;</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign mutex_free = mutex_status == 0;\n&quot;</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign owner_valid = mutex_owner == accel_id;\n&quot;</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endmodule\n\n&quot;</span>;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a442512d9924f6c8a7ea9f5f429b3d5c0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMainInstance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> bool&#160;</td>
          <td class="paramname"><em>usesPthreads</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05940">5940</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;                                                             {</div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;</div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;    <span class="comment">// instantiate main</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;</div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;main #(.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a3d1a77d42a27f4067e57d07f412fca7e">DEBUG_PARAM_NAME_PARENT_INST</a> &lt;&lt; <span class="stringliteral">&quot;(0)) main_inst(&quot;</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.clk( program_clk ),&quot;</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;main main_inst(&quot;</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.clk( clk ),&quot;</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;    }</div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;</div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clk2x( clk2x ),&quot;</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clk1x_follower( clk1x_follower ),&quot;</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;</div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.reset( program_reset ),&quot;</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.start( debugger_start ),&quot;</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.reset( reset ),&quot;</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.start( start ),&quot;</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;    }</div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;</div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.finish( finish ),&quot;</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.return_val( return_val )&quot;</span>;</div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;</div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;    <span class="comment">// if it uses Pthreads, the port names are appended with _arbiter_</span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;    <span class="comment">// this is because memory accesses for pthreads instances need to through</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;    <span class="comment">// arbiter</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;    <span class="comment">// but regular memory accesses outside the pthread instances also need to go</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;    <span class="comment">// through arbiter</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;    <span class="comment">// since pthreads are non-blocking and the FSM will continue to execute</span></div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;    <span class="comment">// after</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;    <span class="comment">// starting pthread instances</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;</div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;    <span class="comment">// When using synchronization, the memory_controller_out signals are named</span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;    <span class="comment">// differently</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;    <span class="comment">// since it needs to be muxed between memory_controller and synchronization</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;    <span class="comment">// controller</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;</div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;    <span class="keywordflow">if</span> (usesPthreads || <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;        <span class="keywordflow">if</span> (usesPthreads) {</div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t&quot;</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.memory_controller_address_arbiter_a( &quot;</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;                   <span class="stringliteral">&quot;memory_controller_address_a ),&quot;</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.memory_controller_address_arbiter_b( &quot;</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;                   <span class="stringliteral">&quot;memory_controller_address_b ),&quot;</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_arbiter_a( enable_a ),&quot;</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_arbiter_b( enable_b ),&quot;</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_arbiter_a( &quot;</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;                       <span class="stringliteral">&quot;write_enable_a ),&quot;</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_arbiter_b( &quot;</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;                       <span class="stringliteral">&quot;write_enable_b ),&quot;</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_arbiter_a( &quot;</span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;                       <span class="stringliteral">&quot;memory_controller_enable_a ),&quot;</span></div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_arbiter_b( &quot;</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;                       <span class="stringliteral">&quot;memory_controller_enable_b ),&quot;</span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_arbiter_a( &quot;</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;                       <span class="stringliteral">&quot;memory_controller_write_enable_a ),&quot;</span></div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_arbiter_b( &quot;</span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;                       <span class="stringliteral">&quot;memory_controller_write_enable_b ),&quot;</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;            }</div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.memory_controller_waitrequest_arbiter( &quot;</span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;                   <span class="stringliteral">&quot;memory_controller_waitrequest ),&quot;</span></div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.memory_controller_in_arbiter_a( memory_controller_in_a ),&quot;</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.memory_controller_in_arbiter_b( memory_controller_in_b ),&quot;</span></div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t&quot;</span></div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_address_a( &quot;</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;                       <span class="stringliteral">&quot;memory_controller_address_a ),&quot;</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_address_b( &quot;</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;                       <span class="stringliteral">&quot;memory_controller_address_b ),&quot;</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_a( enable_a ),&quot;</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_enable_b( enable_b ),&quot;</span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_a( write_enable_a ),&quot;</span></div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_write_enable_b( write_enable_b ),&quot;</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_waitrequest( &quot;</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;                       <span class="stringliteral">&quot;memory_controller_waitrequest ),&quot;</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_in_a( memory_controller_in_a ),&quot;</span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_in_b( memory_controller_in_b ),&quot;</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;            }</div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;        }</div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;</div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;            <span class="keywordflow">if</span> (usesPthreads) {</div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_size_arbiter_a( &quot;</span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;                       <span class="stringliteral">&quot;memory_controller_size_a ),&quot;</span></div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_size_arbiter_b( &quot;</span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;                       <span class="stringliteral">&quot;memory_controller_size_b ),&quot;</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_size_a( memory_controller_size_a ),&quot;</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_size_b( memory_controller_size_b ),&quot;</span></div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;            }</div>
<div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;        }</div>
<div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;</div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;        <span class="keywordflow">if</span> (usesPthreads) {</div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_arbiter_a( data_from_memory_a ),&quot;</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_arbiter_b( data_from_memory_b )&quot;</span>;</div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_arbiter_a( &quot;</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;                       <span class="stringliteral">&quot;memory_controller_out_a ),&quot;</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_arbiter_b( &quot;</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;                       <span class="stringliteral">&quot;memory_controller_out_b )&quot;</span>;</div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;            }</div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_a( data_from_memory_a ),&quot;</span></div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;.memory_controller_out_b( data_from_memory_b )&quot;</span>;</div>
<div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;            }</div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;        }</div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;</div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;        <span class="comment">// Get a pointer to the PropagatingSignals singleton</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;        <a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">PropagatingSignals</a> *ps = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>();</div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;        std::vector&lt;PropagatingSignal *&gt; signals =</div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;            ps-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">getPropagatingSignalsForFunctionNamed</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;</div>
<div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;        <span class="comment">// Iterate through main&#39;s propagating signals and print them</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;        <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin();</div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;             si != signals.end(); ++si) {</div>
<div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;</div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;            <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;</div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;            <span class="comment">// A bit of a hack for the debugger, since the memory controller</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;            <span class="comment">// signals coming out of &#39;main&#39; need to be prefixed with &#39;main_&#39;</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;            <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> signalName = propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>();</div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#af43ec9e46022ff0c7063b3f256dd0964">stringStartsWith</a>(signalName, <span class="stringliteral">&quot;memory_controller&quot;</span>)) {</div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;                    signalName = <span class="stringliteral">&quot;main_&quot;</span> + signalName;</div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;                }</div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;            }</div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot;(&quot;</span> &lt;&lt; signalName</div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;        }</div>
<div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;    }</div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;</div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;            &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;</div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;        <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *fpMain = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">getModule</a>()-&gt;<a class="code" href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">getFunction</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;        <a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html">GenerateRTL</a> *<a class="code" href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a> = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">getGenerateRTL</a>(fpMain);</div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;</div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">getOptionPreserveOneHot</a>()) {</div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;            <span class="comment">// Connect all state machine signals from main to top</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;            vector&lt;RTLDebugPort *&gt; *ports = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">getDbgStatePorts</a>();</div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;            <span class="keywordflow">for</span> (vector&lt;RTLDebugPort *&gt;::iterator port_it = ports-&gt;begin(),</div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;                                                  port_end = ports-&gt;end();</div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;                 port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;                <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;            }</div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;                &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;        }</div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;</div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">getOptionTraceRegs</a>()) {</div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;            <span class="comment">// Connect all register signals from main to top</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;            vector&lt;RTLDebugPort *&gt; *dbgTracePorts = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#a1a4129f87da6abb8238d247fe7cfcd6f">getDbgTracePorts</a>();</div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;            <span class="keywordflow">for</span> (vector&lt;RTLDebugPort *&gt;::iterator</div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;                     port_it = dbgTracePorts-&gt;begin(),</div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;                     port_end = dbgTracePorts-&gt;end();</div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;                 port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;                <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;            }</div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;        }</div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;    }</div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;</div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n);\n\n&quot;</span>;</div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">legup::RTLDebugPort</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00038">lib/Target/Verilog/Debug.h:38</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_acf8c1ba8b0490e1926f517c3671b451c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">legup::PropagatingSignals::getPropagatingSignalsForFunctionNamed</a></div><div class="ttdeci">std::vector&lt; PropagatingSignal * &gt; getPropagatingSignalsForFunctionNamed(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01228">Allocation.cpp:1228</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_acb62f76754dd0c334ddae1a4e5bfc171"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">legup::Allocation::getModule</a></div><div class="ttdeci">Module * getModule() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00173">Allocation.h:173</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html_a1a4129f87da6abb8238d247fe7cfcd6f"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html#a1a4129f87da6abb8238d247fe7cfcd6f">legup::GenerateRTL::getDbgTracePorts</a></div><div class="ttdeci">std::vector&lt; RTLDebugPort * &gt; * getDbgTracePorts()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00196">GenerateRTL.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00071">Function.h:71</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html_abbe054f10bb6d59016b69545c8d4be79"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">legup::GenerateRTL::getDbgStatePorts</a></div><div class="ttdeci">std::vector&lt; RTLDebugPort * &gt; * getDbgStatePorts()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00198">GenerateRTL.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html_a158e5a1cb45e8d276fa040b63ba65ead"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">legup::RTLDebugPort::getSignal</a></div><div class="ttdeci">RTLSignal * getSignal()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00054">lib/Target/Verilog/Debug.h:54</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a953f31e5601cff4500b7370354604051"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">legup::PropagatingSignal::getName</a></div><div class="ttdeci">std::string getName()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01135">Allocation.cpp:1135</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a3f156c68d0efa530f05698ca15d66593"><div class="ttname"><a href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">llvm::Module::getFunction</a></div><div class="ttdeci">Function * getFunction(StringRef Name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd4/Module_8cpp_source.html#l00170">Module.cpp:170</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="namespacelegup_html_af43ec9e46022ff0c7063b3f256dd0964"><div class="ttname"><a href="../../da/d91/namespacelegup.html#af43ec9e46022ff0c7063b3f256dd0964">legup::stringStartsWith</a></div><div class="ttdeci">bool stringStartsWith(std::string const &amp;fullString, std::string const &amp;starting)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00799">Target/Verilog/utils.cpp:799</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a3d1a77d42a27f4067e57d07f412fca7e"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a3d1a77d42a27f4067e57d07f412fca7e">DEBUG_PARAM_NAME_PARENT_INST</a></div><div class="ttdeci">#define DEBUG_PARAM_NAME_PARENT_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00030">lib/Target/Verilog/Debug.h:30</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">legup::PropagatingSignals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00502">Allocation.h:502</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html">legup::GenerateRTL</a></div><div class="ttdoc">Legup Hardware Module Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00067">GenerateRTL.h:67</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ada3aa94b998d70aff632d7d1071e7c0d"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">legup::LegUpDebugInfo::getOptionPreserveOneHot</a></div><div class="ttdeci">bool getOptionPreserveOneHot()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00246">lib/Target/Verilog/Debug.h:246</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ad8891482953a9165f77f46a3aa149abc"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">legup::LegUpDebugInfo::getOptionTraceRegs</a></div><div class="ttdeci">bool getOptionTraceRegs()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00245">lib/Target/Verilog/Debug.h:245</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
<div class="ttc" id="BrainFDriver_8cpp_html_a3c04138a5bfe5d72780bb7e82a18e627"><div class="ttname"><a href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a></div><div class="ttdeci">int main(int argc, char **argv)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dff/BrainFDriver_8cpp_source.html#l00088">BrainFDriver.cpp:88</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html">legup::PropagatingSignal</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00350">Allocation.h:350</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac2282f1dc4ced1a522ff341ffefb895b"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">legup::Allocation::getGenerateRTL</a></div><div class="ttdeci">GenerateRTL * getGenerateRTL(Function *F)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00666">Allocation.cpp:666</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af29a1bd5486b35356c56c6b6faa3c13e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemCtrlModuleHeader </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02827">2827</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;                                             {</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`timescale 1 ns / 1 ns\n&quot;</span>;</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module memory_controller&quot;</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;clk,&quot;</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;    <span class="comment">// if (LEGUP_CONFIG-&gt;numAccelerators() &gt; 0) {</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tflag_to_sharedMemory_a,\n&quot;</span>;</div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tflag_to_sharedMemory_b,\n&quot;</span>;</div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;    }</div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_address_a,&quot;</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_address_b,&quot;</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_enable_a,&quot;</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_enable_b,&quot;</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_write_enable_a,&quot;</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_write_enable_b,&quot;</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_in_a,&quot;</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;           <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_in_b,&quot;</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_size_a,&quot;</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_size_b,&quot;</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    }</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tmemory_controller_waitrequest,\n&quot;</span>;</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;    <span class="comment">// Check if we should remove the register on the memory controller</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    <span class="comment">// output. If so set the output to be the wire instead of the reg.</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">duplicate_load_reg</a>()) {</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_a,&quot;</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_b&quot;</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;);&quot;</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;&quot;</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_reg_a,&quot;</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_reg_b&quot;</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;);&quot;</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;&quot;</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    }</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a419097b419964e152f2ce4b12cc90075"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">legup::LegupConfig::duplicate_load_reg</a></div><div class="ttdeci">bool duplicate_load_reg()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00343">LegupConfig.h:343</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a5d71c079fec1c216307ffb934e083a3f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">legup::LegupConfig::isHybridFlow</a></div><div class="ttdeci">bool isHybridFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00479">LegupConfig.h:479</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1f64d47edad251730795a487293680a7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemCtrlRAMs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02988">2988</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;                                     {</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c8856e628c8c35a2bbc64ca59691c9">printRamInstance</a>(R);</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;    }</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab174bbdb08aa1379ad4814a9da901747"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">legup::VerilogWriter::stripRAM</a></div><div class="ttdeci">bool stripRAM(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02800">VerilogWriter.cpp:2800</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_adc706846e62fc6f4dcecde563b41aaef"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">legup::RAM::getScope</a></div><div class="ttdeci">SCOPE getScope() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00135">Ram.h:135</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">legup::RAM::LOCAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00130">Ram.h:130</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a57c8856e628c8c35a2bbc64ca59691c9"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c8856e628c8c35a2bbc64ca59691c9">legup::VerilogWriter::printRamInstance</a></div><div class="ttdeci">void printRamInstance(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03001">VerilogWriter.cpp:3001</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1dd86f9241af045c85b06de13f81cf99"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemCtrlVariables </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02958">2958</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;                                          {</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;    <span class="keywordtype">int</span> latency = <a class="code" href="../../da/d91/namespacelegup.html#ab09307740a051ef9bf58895bd69656d4">getGlobalMemLatency</a>();</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;parameter latency = &quot;</span> &lt;&lt; latency &lt;&lt; <span class="stringliteral">&quot;;\n\n&quot;</span>;</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> ram_latency;</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    <span class="keywordflow">if</span> (latency == 1) {</div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;        <span class="comment">// special case -- we will remove the output register</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;        ram_latency = <span class="stringliteral">&quot;latency&quot;</span>;</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;        <span class="comment">// typical case -- memory_controller has an output register</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;        ram_latency = <span class="stringliteral">&quot;latency-1&quot;</span>;</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    }</div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;parameter ram_latency = &quot;</span> &lt;&lt; ram_latency &lt;&lt; <span class="stringliteral">&quot;;\n\n&quot;</span>;</div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;integer j;\n&quot;</span>;</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;&quot;</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input clk;&quot;</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    <span class="comment">// if (LEGUP_CONFIG-&gt;numAccelerators() &gt; 0) {</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input flag_to_sharedMemory_a;\n&quot;</span>;</div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input flag_to_sharedMemory_b;\n&quot;</span>;</div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    }</div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input memory_controller_waitrequest;\n&quot;</span>;</div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5e811d2b069c8ae54ed0c5c5b6bff90c">printMemCtrlVariablesSignals</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5e811d2b069c8ae54ed0c5c5b6bff90c">printMemCtrlVariablesSignals</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;}</div>
<div class="ttc" id="namespacelegup_html_ab09307740a051ef9bf58895bd69656d4"><div class="ttname"><a href="../../da/d91/namespacelegup.html#ab09307740a051ef9bf58895bd69656d4">legup::getGlobalMemLatency</a></div><div class="ttdeci">int getGlobalMemLatency()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00706">Target/Verilog/utils.cpp:706</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5e811d2b069c8ae54ed0c5c5b6bff90c"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5e811d2b069c8ae54ed0c5c5b6bff90c">legup::VerilogWriter::printMemCtrlVariablesSignals</a></div><div class="ttdeci">void printMemCtrlVariablesSignals(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02903">VerilogWriter.cpp:2903</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a5d71c079fec1c216307ffb934e083a3f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">legup::LegupConfig::isHybridFlow</a></div><div class="ttdeci">bool isHybridFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00479">LegupConfig.h:479</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5e811d2b069c8ae54ed0c5c5b6bff90c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemCtrlVariablesSignals </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02903">2903</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;                                                                  {</div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address&quot;</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input memory_controller_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input memory_controller_write_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;    <span class="comment">// memory_controller_out_prev is used for storing</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;    <span class="comment">// the the previous output value if the memory controller</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="comment">// is not reading new values.</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input [64-1:0] memory_controller_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;input [1:0] memory_controller_size&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;        <span class="comment">// Check whether we should have an output register to the mem controller</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">duplicate_load_reg</a>()) {</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;            <span class="comment">// Output is the wire not the reg now</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [64-1:0] memory_controller_out_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;reg [64-1:0] memory_controller_out_prev&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;output reg [64-1:0] memory_controller_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;output reg [64-1:0] memory_controller_out_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;reg [64-1:0] memory_controller_out_prev&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;reg [64-1:0] memory_controller_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;        }</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in&quot;</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_prev&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out&quot;</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    }</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg memory_controller_enable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a419097b419964e152f2ce4b12cc90075"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">legup::LegupConfig::duplicate_load_reg</a></div><div class="ttdeci">bool duplicate_load_reg()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00343">LegupConfig.h:343</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a30a159e57ddfd89cc63df9b589a4072e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryAssignStatements </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>NumParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>return64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isParallel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05282">5282</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;                                                                 {</div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;</div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign gnt_a = enable_reg_a;\n&quot;</span>;</div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;        <span class="comment">// when both ports access Avalon at the same cycle, port A is always</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;        <span class="comment">// given access first, then port B is given next.</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign gnt_a = (flag_to_sharedMemory_reg_a &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;               <span class="stringliteral">&quot;flag_to_sharedMemory_reg_b) ? enable_reg_a &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;               <span class="stringliteral">&quot;(memory_controller_state == state_a) : enable_reg_a &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;               <span class="stringliteral">&quot;flag_to_sharedMemory_reg_a;\n&quot;</span>;</div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign gnt_b = (flag_to_sharedMemory_reg_a &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;               <span class="stringliteral">&quot;flag_to_sharedMemory_reg_b) ? enable_reg_b &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;               <span class="stringliteral">&quot;(memory_controller_state == state_b) : enable_reg_b &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;               <span class="stringliteral">&quot;flag_to_sharedMemory_reg_b;\n&quot;</span>;</div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;assign gnt_a = (flag_to_sharedMemory_reg_a &amp;&amp;</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;        <span class="comment">// flag_to_sharedMemory_reg_b) ? enable_reg_a &amp;&amp;</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;        <span class="comment">// flag_to_sharedMemory_reg_a &amp;&amp; (memory_controller_state !=</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;        <span class="comment">// stateSECOND) : enable_reg_a &amp;&amp; flag_to_sharedMemory_reg_a;\n&quot;;</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;assign gnt_b = (flag_to_sharedMemory_reg_a &amp;&amp;</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;        <span class="comment">// flag_to_sharedMemory_reg_b) ? enable_reg_b &amp;&amp;</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;        <span class="comment">// flag_to_sharedMemory_reg_b &amp;&amp; (memory_controller_state ==</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;        <span class="comment">// stateSECOND) : enable_reg_b &amp;&amp; flag_to_sharedMemory_reg_b;\n&quot;;</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;    }</div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;    <span class="comment">// Out &lt;&lt; &quot;assign av_waitrequest = (avm_ACCEL_read | avm_ACCEL_write) &amp;</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;    <span class="comment">// avm_ACCEL_waitrequest;\n&quot;;</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign av_waitrequest = avm_ACCEL_waitrequest;\n&quot;</span>;</div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;    <span class="comment">// Out &lt;&lt; &quot;assign memory_controller_waitrequest = avm_ACCEL_waitrequest&quot;;</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_waitrequest = av_waitrequest&quot;</span>;</div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;</div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;    <span class="comment">// when both ports access Avalon in the same state</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;    <span class="comment">// keep the waitrequest high until the second access is done</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; || (memory_controller_state == state_a) &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;               <span class="stringliteral">&quot;(flag_to_sharedMemory_reg_a &amp;&amp; flag_to_sharedMemory_reg_b)&quot;</span>;</div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;    }</div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;    <span class="comment">//  if (LEGUP_CONFIG-&gt;getParameterInt(&quot;DUAL_PORT_BINDING&quot;)) {</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;    <span class="comment">//      Out &lt;&lt; &quot; || (memory_controller_state == stateFIRST)&quot;;</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;    <span class="comment">//  }</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;</div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa28891f213f9ae1627bb948007d569c7">printMemoryControllerAssignStatements</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;</div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa28891f213f9ae1627bb948007d569c7">printMemoryControllerAssignStatements</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;    }</div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;</div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign start = (avs_s1_address == 2) &amp; (avs_s1_writedata[31:0] == &quot;</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;           <span class="stringliteral">&quot;1) &amp; (avs_s1_write == 1&#39;b1)&quot;</span>;</div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;</div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a> &gt; 0) {</div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &amp; parameter_ready&quot;</span>;</div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;    }</div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;</div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign read_data_asserted_lo = (avs_s1_address == 0) &amp; &quot;</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;           <span class="stringliteral">&quot;(avs_s1_read == 1&#39;b1) &amp; (done == 1&#39;b1);\n&quot;</span>;</div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;    <span class="keywordflow">if</span> (return64) {</div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign read_data_asserted_hi = (avs_s1_address == 1) &amp; &quot;</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;               <span class="stringliteral">&quot;(avs_s1_read == 1&#39;b1) &amp; (done == 1&#39;b1);\n&quot;</span>;</div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;    }</div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;</div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac6689a384a6c440ce7b12a25c1db0602">printoffChipMemoryFlags</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac6689a384a6c440ce7b12a25c1db0602">printoffChipMemoryFlags</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;    }</div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;</div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;    <span class="comment">// for polling</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;    <span class="keywordflow">if</span> (isParallel) {</div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign read_status_asserted = (avs_s1_address == 2) &amp; &quot;</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;               <span class="stringliteral">&quot;(avs_s1_read == 1&#39;b1) &amp; (done == 1&#39;b1);\n&quot;</span>;</div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;    }</div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac6689a384a6c440ce7b12a25c1db0602"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac6689a384a6c440ce7b12a25c1db0602">legup::VerilogWriter::printoffChipMemoryFlags</a></div><div class="ttdeci">void printoffChipMemoryFlags(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05358">VerilogWriter.cpp:5358</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aa28891f213f9ae1627bb948007d569c7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aa28891f213f9ae1627bb948007d569c7">legup::VerilogWriter::printMemoryControllerAssignStatements</a></div><div class="ttdeci">void printMemoryControllerAssignStatements(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05432">VerilogWriter.cpp:5432</a></div></div>
<div class="ttc" id="classlegup_1_1NumParams_html"><div class="ttname"><a href="../../d4/d1c/classlegup_1_1NumParams.html">legup::NumParams</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd0/NumParams_8cpp_source.html#l00026">NumParams.cpp:26</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a07c2a769ae36fbdb83dde12743aa7cdc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryController </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03264">3264</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;                                          {</div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;    <span class="comment">// Created select signals for each altsynram. if the input tag matches the</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    <span class="comment">// altsynram&#39;s tag</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;    <span class="comment">// the altsynram&#39;s select signal will be 1. Then we store it for 1 cycle,</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    <span class="comment">// then expand it</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;    <span class="comment">// and AND with the output of altsynram. At the end of mem ctrl, there is an</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;    <span class="comment">// OR gate to collect all outputs.</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac0a1bdaa7e28c2745d6d82021bb0e5d8">noSharedMemoryController</a>()) {</div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#af29a1bd5486b35356c56c6b6faa3c13e">printMemCtrlModuleHeader</a>();</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1dd86f9241af045c85b06de13f81cf99">printMemCtrlVariables</a>();</div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;    }</div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c0d8585880be42a5a89ffae3721722">printMIFFiles</a>();</div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;</div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac0a1bdaa7e28c2745d6d82021bb0e5d8">noSharedMemoryController</a>()) {</div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;LOCAL_RAMS&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aae9a1e28d32bf67cae3c083f216283d6">isGlobalRams</a>.empty()) {</div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;            <span class="comment">// assert(0);</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endmodule &quot;</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;        }</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1f64d47edad251730795a487293680a7">printMemCtrlRAMs</a>();</div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a685cccc0ab406e1baebffcc6d827f354">printMemoryControllerSignals</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a685cccc0ab406e1baebffcc6d827f354">printMemoryControllerSignals</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a80552d3c5eb7dcf4241d7a555cde4b9f">printRAMSignals</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a80552d3c5eb7dcf4241d7a555cde4b9f">printRAMSignals</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;</div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;&quot;</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;endmodule &quot;</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    }</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1Allocation_html_aae9a1e28d32bf67cae3c083f216283d6"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aae9a1e28d32bf67cae3c083f216283d6">legup::Allocation::isGlobalRams</a></div><div class="ttdeci">std::set&lt; RAM * &gt; isGlobalRams</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00240">Allocation.h:240</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac0a1bdaa7e28c2745d6d82021bb0e5d8"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac0a1bdaa7e28c2745d6d82021bb0e5d8">legup::Allocation::noSharedMemoryController</a></div><div class="ttdeci">bool noSharedMemoryController()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00440">Allocation.cpp:440</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a80552d3c5eb7dcf4241d7a555cde4b9f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a80552d3c5eb7dcf4241d7a555cde4b9f">legup::VerilogWriter::printRAMSignals</a></div><div class="ttdeci">void printRAMSignals(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03557">VerilogWriter.cpp:3557</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a685cccc0ab406e1baebffcc6d827f354"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a685cccc0ab406e1baebffcc6d827f354">legup::VerilogWriter::printMemoryControllerSignals</a></div><div class="ttdeci">void printMemoryControllerSignals(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03146">VerilogWriter.cpp:3146</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a1dd86f9241af045c85b06de13f81cf99"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a1dd86f9241af045c85b06de13f81cf99">legup::VerilogWriter::printMemCtrlVariables</a></div><div class="ttdeci">void printMemCtrlVariables()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02958">VerilogWriter.cpp:2958</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_af29a1bd5486b35356c56c6b6faa3c13e"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#af29a1bd5486b35356c56c6b6faa3c13e">legup::VerilogWriter::printMemCtrlModuleHeader</a></div><div class="ttdeci">void printMemCtrlModuleHeader()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02827">VerilogWriter.cpp:2827</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a57c0d8585880be42a5a89ffae3721722"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c0d8585880be42a5a89ffae3721722">legup::VerilogWriter::printMIFFiles</a></div><div class="ttdeci">void printMIFFiles()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03203">VerilogWriter.cpp:3203</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a1f64d47edad251730795a487293680a7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a1f64d47edad251730795a487293680a7">legup::VerilogWriter::printMemCtrlRAMs</a></div><div class="ttdeci">void printMemCtrlRAMs()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02988">VerilogWriter.cpp:2988</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa28891f213f9ae1627bb948007d569c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryControllerAssignStatements </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05432">5432</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;                                                                           {</div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; = (!memory_controller_waitrequest)? memory_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; &amp; {32{!flag_to_sharedMemory&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;}} : memory_address_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; &amp; {32{!flag_to_sharedMemory_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;}};\n&quot;</span>;</div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;    }</div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;</div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = (!memory_controller_waitrequest)? enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &amp;&amp; !flag_to_sharedMemory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; : 0;\n&quot;</span>;</div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = (!memory_controller_waitrequest)? write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &amp;&amp; !flag_to_sharedMemory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; : 0;\n&quot;</span>;</div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign memory_size&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = (!memory_controller_waitrequest)? memory_controller_size&quot;</span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; : memory_controller_size_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = data_to_memory&quot;</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6f75a2a2dd468cf35dae152ad3ee4e24"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryControllerInstance </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06202">6202</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;                                                  {</div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;</div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller memory_controller_inst (\n&quot;</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.clk( clk ),\n&quot;</span>;</div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;        <span class="comment">// if (LEGUP_CONFIG-&gt;numAccelerators() &gt; 0) {</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.flag_to_sharedMemory_a( flag_to_sharedMemory_a ),\n&quot;</span>;</div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.flag_to_sharedMemory_b( flag_to_sharedMemory_b ),\n&quot;</span>;</div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;        }</div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_enable_a( memory_controller_enable_a ),\n&quot;</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_enable_b( memory_controller_enable_b ),\n&quot;</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_address_a( memory_controller_address_a &quot;</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;               <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_address_b( memory_controller_address_b &quot;</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;               <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_write_enable_a( &quot;</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;               <span class="stringliteral">&quot;memory_controller_write_enable_a ),\n&quot;</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_write_enable_b( &quot;</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;               <span class="stringliteral">&quot;memory_controller_write_enable_b ),\n&quot;</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_in_a( memory_controller_in_a ),\n&quot;</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;               <span class="stringliteral">&quot;\t.memory_controller_in_b( memory_controller_in_b ),\n&quot;</span>;</div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;            <span class="comment">// if (LEGUP_CONFIG-&gt;numAccelerators() &gt; 0) {</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_size_a( memory_size_a ),\n&quot;</span></div>
<div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_size_b( memory_size_b ),\n&quot;</span>;</div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_size_a( memory_controller_size_a &quot;</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;                       <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_size_b( memory_controller_size_b &quot;</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;                       <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;            }</div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;        }</div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;        <span class="comment">// If we remove the output register of the memory controller, the port</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;        <span class="comment">// names</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;        <span class="comment">// are slightly different</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">duplicate_load_reg</a>()) {</div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_waitrequest( &quot;</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;                   <span class="stringliteral">&quot;memory_controller_waitrequest ),\n&quot;</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_a( memory_controller_out_a ),\n&quot;</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_b( memory_controller_out_b )\n&quot;</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_waitrequest( &quot;</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;                   <span class="stringliteral">&quot;memory_controller_waitrequest ),\n&quot;</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_reg_a( memory_controller_out_a &quot;</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;                   <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_reg_b( memory_controller_out_b )\n&quot;</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;        }</div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller memory_controller_inst (\n&quot;</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.clk( clk ),\n&quot;</span>;</div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;        <span class="comment">// if (LEGUP_CONFIG-&gt;numAccelerators() &gt; 0) {</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.flag_to_sharedMemory_a( flag_to_sharedMemory_a ),\n&quot;</span>;</div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.flag_to_sharedMemory_b( 1&#39;b0 ),\n&quot;</span>;</div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;        }</div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_enable_a( memory_controller_enable_a ),\n&quot;</span></div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_enable_b( 1&#39;b0 ),\n&quot;</span></div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_address_a( memory_controller_address_a &quot;</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;               <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_address_b( &quot;</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;               <span class="stringliteral">&quot;{`MEMORY_CONTROLLER_ADDR_SIZE{1&#39;b0}} ),\n&quot;</span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_write_enable_a( &quot;</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;               <span class="stringliteral">&quot;memory_controller_write_enable_a ),\n&quot;</span></div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_write_enable_b( 1&#39;b0 ),\n&quot;</span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_in_a( memory_controller_in_a ),\n&quot;</span></div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;               <span class="stringliteral">&quot;\t.memory_controller_in_b( &quot;</span></div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;               <span class="stringliteral">&quot;{`MEMORY_CONTROLLER_DATA_SIZE{1&#39;b0}} ),\n&quot;</span>;</div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_size_a( memory_controller_size_a ),\n&quot;</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_size_b( 2&#39;b00 ),\n&quot;</span>;</div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;        }</div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;        <span class="comment">// If we remove the output register of the memory controller, the port</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;        <span class="comment">// names</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;        <span class="comment">// are slightly different</span></div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">duplicate_load_reg</a>()) {</div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_waitrequest( &quot;</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;                   <span class="stringliteral">&quot;memory_controller_waitrequest ),\n&quot;</span></div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_a( memory_controller_out_a ),\n&quot;</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_b( )\n&quot;</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_waitrequest( &quot;</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;                   <span class="stringliteral">&quot;memory_controller_waitrequest ),\n&quot;</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_reg_a( memory_controller_out_a &quot;</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;                   <span class="stringliteral">&quot;),\n&quot;</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t.memory_controller_out_reg_b( )\n&quot;</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;        }</div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;    }</div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a419097b419964e152f2ce4b12cc90075"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">legup::LegupConfig::duplicate_load_reg</a></div><div class="ttdeci">bool duplicate_load_reg()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00343">LegupConfig.h:343</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a5d71c079fec1c216307ffb934e083a3f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">legup::LegupConfig::isHybridFlow</a></div><div class="ttdeci">bool isHybridFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00479">LegupConfig.h:479</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a685cccc0ab406e1baebffcc6d827f354"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryControllerSignals </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03146">3146</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;                                                                  {</div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;    <span class="comment">// As we are using the select signal to select the output data</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;    <span class="comment">// pre_Tag is no longer needed here.</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign tag&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[&quot;</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;`MEMORY_CONTROLLER_ADDR_SIZE-1&quot;</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];\n&quot;</span>;</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    <span class="comment">// detect a TAG of 0 -- this can indicate that we are trying to read a local</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;    <span class="comment">// RAM from the global memory which is impossible. Use:</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;    <span class="comment">//      set_memory_global &lt;ram_name&gt;</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;    <span class="comment">// to force the local ram to global memory</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;LOCAL_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;if (memory_controller_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; (tag&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; == 0))\n&quot;</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   $display(\&quot;Error: Null pointer exception! &quot;</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;Are you trying to read from a local ram? Use: &quot;</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;&#39;set_memory_global &lt;ram_name&gt;&#39; To debug this error try: &quot;</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;&#39;set_parameter PRINT_STATES 1&#39;\&quot;);\n&quot;</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;   $finish;\n&quot;</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    }</div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;</div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [2:0] prevAddr&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [1:0] prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;        <span class="comment">// prevSize_and is used for alignment check</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [2:0] prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;_and;\n&quot;</span>;</div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;    }</div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> = <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a>(1, <span class="charliteral">&#39;\t&#39;</span>);</div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;    <a class="code" href="../../d2/dd2/structindent.html">indent</a> = <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a>(2, <span class="charliteral">&#39;\t&#39;</span>);</div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)&quot;</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (!memory_controller_waitrequest)&quot;</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;prevAddr&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= memory_controller_address&quot;</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[2:0];\n&quot;</span>;</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;prevSize&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= memory_controller_size&quot;</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    }</div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;}</div>
<div class="ttc" id="structindent_html"><div class="ttname"><a href="../../d2/dd2/structindent.html">indent</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d96/YAMLBench_8cpp_source.html#l00055">YAMLBench.cpp:55</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7d7c5d55b77087515318cc7501e73231"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">legup::VerilogWriter::indent0</a></div><div class="ttdeci">std::string indent0</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">VerilogWriter.h:196</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aebf7023190bb8841bb03e0cdf687a7a1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryDataReadySignals </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05608">5608</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;                                                {</div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;</div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;            <span class="comment">//&quot;\tsdram_data_ready_a &lt;= gnt_a &amp; !avm_ACCEL_waitrequest&quot;;</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;            <span class="stringliteral">&quot;\tsdram_data_ready_a &lt;= gnt_a &amp; !av_waitrequest&quot;</span>;</div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;            &lt;&lt;</div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;</div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;            <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;            <span class="comment">//&quot;\tsdram_data_ready_b &lt;= gnt_b &amp; !avm_ACCEL_waitrequest&quot;;</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;            <span class="stringliteral">&quot;\tsdram_data_ready_b &lt;= gnt_b &amp; !av_waitrequest&quot;</span>;</div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span>;</div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tsdram_data_ready_a &lt;= avm_ACCEL_read &amp; &quot;</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;               <span class="stringliteral">&quot;flag_to_sharedMemory_a &amp; !av_waitrequest;\n&quot;</span>;</div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;    }</div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5b15484f1fa2c5691b5ea5c6b4e8c1b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryDataReceivers </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a015571c63b15a010fed98d69fa3e945d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryDataReceivers </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05698">5698</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;                                                              {</div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;</div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (sdram_data_ready&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tsdram_data&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= avm_ACCEL_readdata[63:0];\n&quot;</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;</div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tdata_from_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = data_from_memory_reg&quot;</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (doubleSDRAM_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[MEMORY_ACCESS_LATENCY-1] == 1&#39;b1 &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;               <span class="stringliteral">&quot;doubleSDRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tdata_from_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = sdram_data_reg&quot;</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;    }</div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (SDRAM_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;[MEMORY_ACCESS_LATENCY-1] == 1&#39;b1 &amp;&amp; SDRAM_shiftreg_changed&quot;</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tdata_from_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = sdram_data&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse if (BRAM_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;[MEMORY_ACCESS_LATENCY] == 1&#39;b1 &amp;&amp; BRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tdata_from_memory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_controller_out&quot;</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;</div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;if (reset)\n&quot;</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tdata_from_memory_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;else\n&quot;</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tdata_from_memory_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= data_from_memory&quot;</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;</div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;        <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;\tif (!(memory_controller_waitrequest &amp;&amp; gnt&quot; &lt;&lt; postfix &lt;&lt;</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;        <span class="comment">// &quot;))\n&quot;;</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span>;</div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span>;</div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;    }</div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tsdram_data_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= sdram_data&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;</div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;            <span class="comment">//&quot;\tif (!(memory_controller_waitrequest &amp;&amp; gnt&quot; &lt;&lt; postfix &lt;&lt;</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;            <span class="comment">//&quot;))\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;            <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tsdram_data_reg_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= sdram_data_reg&quot;</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;    }</div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aea1b485d15c6c3cf3572e5dbf4737564"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryDataSignals </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05634">5634</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;                                           {</div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;</div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5b15484f1fa2c5691b5ea5c6b4e8c1b4">printMemoryDataReceivers</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5b15484f1fa2c5691b5ea5c6b4e8c1b4">printMemoryDataReceivers</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#afc408aa1bed782a0eafccf91e4a6fff0">printMemoryStateMachine</a>();</div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;    }</div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_afc408aa1bed782a0eafccf91e4a6fff0"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#afc408aa1bed782a0eafccf91e4a6fff0">legup::VerilogWriter::printMemoryStateMachine</a></div><div class="ttdeci">void printMemoryStateMachine()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05643">VerilogWriter.cpp:5643</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5b15484f1fa2c5691b5ea5c6b4e8c1b4"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5b15484f1fa2c5691b5ea5c6b4e8c1b4">legup::VerilogWriter::printMemoryDataReceivers</a></div><div class="ttdeci">void printMemoryDataReceivers()</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a43db35e2e6a00a892ff264a1d40deb6b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryRegisters </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05764">5764</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;                                                          {</div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;</div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (reset)\n&quot;</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tflag_to_sharedMemory_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span>;</div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tflag_to_mutexbarrier_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span>;</div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;    }</div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tenable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tmemory_address_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\twrite_enable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tdata_to_memory_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tmemory_controller_size_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse if (!memory_controller_waitrequest)\n&quot;</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tflag_to_sharedMemory_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &lt;= flag_to_sharedMemory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tflag_to_mutexbarrier_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; &lt;= flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;    }</div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tenable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tmemory_address_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= memory_address&quot;</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\twrite_enable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tdata_to_memory_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= data_to_memory&quot;</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tmemory_controller_size_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &lt;= memory_controller_size&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aecd0d5639ac773a3207c2da4a019d1ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryShiftRegisters </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05801">5801</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;                                                               {</div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;</div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tSDRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 1&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span>;</div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span>;</div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;    }</div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tSDRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tSDRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= SDRAM_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &lt;&lt; 1;\n&quot;</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (avm_ACCEL_read&quot;</span>;</div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &amp;&amp; gnt&quot;</span> &lt;&lt; postfix;</div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;    }</div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;</div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tSDRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\telse\n&quot;</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tSDRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;</div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;        <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tBRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 1&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span>;</div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;\tif (!(memory_controller_waitrequest &amp;&amp;</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;        <span class="comment">// flag_to_sharedMemory&quot; &lt;&lt; postfix &lt;&lt; &quot;))\n&quot;;</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span>;</div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;    }</div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;</div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tBRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tBRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= BRAM_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &lt;&lt; 1;\n&quot;</span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tif (memory_controller_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &amp;&amp; !memory_controller_write_enable&quot;</span> &lt;&lt; postfix;</div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tBRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\telse\n&quot;</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tBRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;</div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tdoubleSDRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 1&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest)\n&quot;</span>;</div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tdoubleSDRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tdoubleSDRAM_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; &lt;= doubleSDRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;&lt; 1;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;            <span class="comment">//&quot;\t\tif (memory_controller_state == stateSECOND&quot;;</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;            <span class="stringliteral">&quot;\t\tif (memory_controller_state == state_b&quot;</span>;</div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\tdoubleSDRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\telse\n&quot;</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t\tdoubleSDRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;    }</div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae10977c451c930519e418b9185c8f5ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemorySignalDeclarations </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05098">5098</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;                                                                   {</div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;</div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_address_reg&quot;</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;    <span class="comment">//  &quot;reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_address_reg_reg&quot; &lt;&lt;</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;    <span class="comment">// postfix &lt;&lt; &quot;;\n&quot;;</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0]</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;        <span class="comment">// memory_controller_address&quot; &lt;&lt; postfix &lt;&lt; &quot;;\n&quot;;</span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;               <span class="stringliteral">&quot;memory_controller_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;               <span class="stringliteral">&quot;memory_controller_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;    }</div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire memory_controller_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire memory_controller_write_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in&quot;</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out&quot;</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [1:0] memory_controller_size&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [1:0] memory_size&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [1:0] memory_controller_size_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;        <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] sdram_data&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] sdram_data_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] sdram_data_reg_reg&quot;</span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;</div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;        <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_from_memory&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_to_memory&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_to_memory_reg&quot;</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_from_memory_reg&quot;</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;</div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;        <span class="stringliteral">&quot;reg sdram_data_ready&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire flag_to_sdram&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire flag_to_sharedMemory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg flag_to_sharedMemory_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg flag_to_mutexbarrier_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;    }</div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg enable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire write_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg write_enable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire gnt&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;</div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;//shift register to indicate whether to take data from main memory &quot;</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;           <span class="stringliteral">&quot;or block RAM\n&quot;</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [MEMORY_ACCESS_LATENCY-1:0] SDRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [MEMORY_ACCESS_LATENCY:0] BRAM_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [MEMORY_ACCESS_LATENCY-1:0] SDRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [MEMORY_ACCESS_LATENCY-1:0] BRAM_shiftreg_changed&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;</div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [MEMORY_ACCESS_LATENCY-1:0] doubleSDRAM_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;reg [MEMORY_ACCESS_LATENCY-1:0] doubleSDRAM_shiftreg_changed&quot;</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;    }</div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adde07c7b494ca55f22aabc0394cc4c9d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemorySignals </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05582">5582</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;                                       {</div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="comment">        Out &lt;&lt; &quot;always @(posedge clk)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment">        &quot;begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="comment">        &quot;\tif (!memory_controller_waitrequest)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment">        &quot;\tbegin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">        &quot;\t\tmemory_address_reg_reg_a &lt;= memory_address_reg_a;\n&quot;;</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="comment">        if (LEGUP_CONFIG-&gt;getParameterInt(&quot;DUAL_PORT_BINDING&quot;)) {</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="comment">            Out &lt;&lt; &quot;\t\tmemory_address_reg_reg_b &lt;= memory_address_reg_b;\n&quot;;</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">        }</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="comment">        Out &lt;&lt; &quot;\tend\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">        &quot;end\n\n&quot;;</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aebf7023190bb8841bb03e0cdf687a7a1">printMemoryDataReadySignals</a>();</div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aecd0d5639ac773a3207c2da4a019d1ef">printMemoryShiftRegisters</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aecd0d5639ac773a3207c2da4a019d1ef">printMemoryShiftRegisters</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;    }</div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aea1b485d15c6c3cf3572e5dbf4737564">printMemoryDataSignals</a>();</div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;</div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a43db35e2e6a00a892ff264a1d40deb6b">printMemoryRegisters</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a43db35e2e6a00a892ff264a1d40deb6b">printMemoryRegisters</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;    }</div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aea1b485d15c6c3cf3572e5dbf4737564"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aea1b485d15c6c3cf3572e5dbf4737564">legup::VerilogWriter::printMemoryDataSignals</a></div><div class="ttdeci">void printMemoryDataSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05634">VerilogWriter.cpp:5634</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aebf7023190bb8841bb03e0cdf687a7a1"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aebf7023190bb8841bb03e0cdf687a7a1">legup::VerilogWriter::printMemoryDataReadySignals</a></div><div class="ttdeci">void printMemoryDataReadySignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05608">VerilogWriter.cpp:5608</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aecd0d5639ac773a3207c2da4a019d1ef"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aecd0d5639ac773a3207c2da4a019d1ef">legup::VerilogWriter::printMemoryShiftRegisters</a></div><div class="ttdeci">void printMemoryShiftRegisters(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05801">VerilogWriter.cpp:5801</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a43db35e2e6a00a892ff264a1d40deb6b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a43db35e2e6a00a892ff264a1d40deb6b">legup::VerilogWriter::printMemoryRegisters</a></div><div class="ttdeci">void printMemoryRegisters(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05764">VerilogWriter.cpp:5764</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afc408aa1bed782a0eafccf91e4a6fff0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryStateMachine </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05643">5643</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;                                            {</div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;    <span class="comment">// print memory controller state machine for 2 Avalon memory accesses per</span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;    <span class="comment">// cycle</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;    <span class="comment">// state_a is the initial state, where there may be two memory accesses from</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;    <span class="comment">// both ports</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;    <span class="comment">// if there are, then it&#39;s the state when port a would be given access</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;    <span class="comment">// state_b is the state where port b is given access</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (reset) begin\n&quot;</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tmemory_controller_state &lt;= state_a;\n&quot;</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend else begin\n&quot;</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tcase (memory_controller_state)\n&quot;</span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tstate_a: begin\n&quot;</span>;</div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\t\t\tif (flag_to_sharedMemory_reg_a &amp;&amp; &quot;</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;           <span class="stringliteral">&quot;flag_to_sharedMemory_reg_b &amp;&amp; !av_waitrequest)&quot;</span>;</div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t\tmemory_controller_state &lt;= state_b;\n&quot;</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tstate_b: begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;        <span class="comment">//&quot;\t\t\t\tif (!avm_ACCEL_waitrequest)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;        <span class="stringliteral">&quot;\t\t\t\tif (!av_waitrequest)\n&quot;</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t\tmemory_controller_state &lt;= state_a;\n&quot;</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tendcase\n&quot;</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment">    Out &lt;&lt; &quot;always @(posedge clk)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="comment">    &quot;begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment">    &quot;\tif (reset) begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="comment">    &quot;\t\tmemory_controller_state &lt;= stateIDLE;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">    &quot;\tend else begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">    &quot;\t\tcase (memory_controller_state)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">    &quot;\t\t\tstateIDLE: begin\n&quot;;</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">    Out &lt;&lt; &quot;\t\t\t\tif (flag_to_sharedMemory_reg_a &amp;&amp;</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment">    flag_to_sharedMemory_reg_b)&quot;;</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment">    Out &lt;&lt; &quot;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment">    &quot;\t\t\t\t\tmemory_controller_state &lt;= stateFIRST;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="comment">    &quot;\t\t\tend\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="comment">    &quot;\t\t\tstateFIRST: begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="comment">    //&quot;\t\t\t\tif (!avm_ACCEL_waitrequest)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment">    &quot;\t\t\t\tif (!av_waitrequest)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="comment">    &quot;\t\t\t\t\tmemory_controller_state &lt;= stateSECOND;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="comment">    &quot;\t\t\tend\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment">    &quot;\t\t\tstateSECOND: begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="comment">    //&quot;\t\t\t\tif (!avm_ACCEL_waitrequest)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="comment">    &quot;\t\t\t\tif (!av_waitrequest)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="comment">    &quot;\t\t\t\t\tmemory_controller_state &lt;= stateIDLE;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="comment">    &quot;\t\t\tend\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="comment">    &quot;\t\tendcase\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">    &quot;\tend\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">    &quot;end\n&quot;;*/</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a04bfc63e5fe70df86507fc5f436913f2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryVariables </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>top</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02593">2593</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;                                                 {</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> outputPrefix, inputPrefix;</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="keywordflow">if</span> (!top) {</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;        outputPrefix = <span class="stringliteral">&quot;output reg&quot;</span>;</div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;        inputPrefix = <span class="stringliteral">&quot;input wire&quot;</span>;</div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;        outputPrefix = <span class="stringliteral">&quot;wire&quot;</span>;</div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;        inputPrefix = <span class="stringliteral">&quot;wire&quot;</span>;</div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    }</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;    <span class="comment">// this is in top module creating signals for connect memory controller and</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;    <span class="comment">// main</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; inputPrefix &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;memory_controller&quot;</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;_waitrequest;\n&quot;</span>;</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;        <span class="comment">// Debugger has multiplexed access to memory controller, so another set</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;        <span class="comment">// of</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;        <span class="comment">// memory controller signals are required.</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; inputPrefix &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;main_memory_controller&quot;</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_waitrequest;\n&quot;</span>;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    }</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0a76c30bd109a3d17b7a07d3d6b3e71d">printMemoryVariablesSignals</a>(<span class="stringliteral">&quot;memory_controller&quot;</span>, inputPrefix, outputPrefix,</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;                                <span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0a76c30bd109a3d17b7a07d3d6b3e71d">printMemoryVariablesSignals</a>(<span class="stringliteral">&quot;memory_controller&quot;</span>, inputPrefix, outputPrefix,</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;                                <span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;        <span class="comment">// Debugger has multiplexed access to memory controller, so another set</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;        <span class="comment">// of</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;        <span class="comment">// memory controller signals are required.</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0a76c30bd109a3d17b7a07d3d6b3e71d">printMemoryVariablesSignals</a>(<span class="stringliteral">&quot;main_memory_controller&quot;</span>, inputPrefix,</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;                                    outputPrefix, <span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0a76c30bd109a3d17b7a07d3d6b3e71d">printMemoryVariablesSignals</a>(<span class="stringliteral">&quot;main_memory_controller&quot;</span>, inputPrefix,</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;                                    outputPrefix, <span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    }</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    <span class="comment">// if synchronization controller is needed</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    <span class="comment">// print synchronization controller signals</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3f7de2b5090255871b289845fb6e5247">printSynchronizationControllerVariables</a>();</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    }</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3f7de2b5090255871b289845fb6e5247"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3f7de2b5090255871b289845fb6e5247">legup::VerilogWriter::printSynchronizationControllerVariables</a></div><div class="ttdeci">void printSynchronizationControllerVariables()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03935">VerilogWriter.cpp:3935</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0a76c30bd109a3d17b7a07d3d6b3e71d"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0a76c30bd109a3d17b7a07d3d6b3e71d">legup::VerilogWriter::printMemoryVariablesSignals</a></div><div class="ttdeci">void printMemoryVariablesSignals(std::string busName, std::string inputPrefix, std::string outputPrefix, std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02568">VerilogWriter.cpp:2568</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0a76c30bd109a3d17b7a07d3d6b3e71d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemoryVariablesSignals </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>busName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>inputPrefix</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>outputPrefix</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02568">2568</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;                                                                   {</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; outputPrefix &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; busName &lt;&lt; <span class="stringliteral">&quot;_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; outputPrefix &lt;&lt; <span class="stringliteral">&quot; [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] &quot;</span> &lt;&lt; busName</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; outputPrefix &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; busName &lt;&lt; <span class="stringliteral">&quot;_write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; outputPrefix &lt;&lt; <span class="stringliteral">&quot; [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span> &lt;&lt; busName</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; outputPrefix &lt;&lt; <span class="stringliteral">&quot; [1:0] &quot;</span> &lt;&lt; busName &lt;&lt; <span class="stringliteral">&quot;_size&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    }</div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; inputPrefix &lt;&lt; <span class="stringliteral">&quot; [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span> &lt;&lt; busName</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a850620ade95f12cce16de2b20a598a44"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMemTag </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04905">4905</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;                                                 {</div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;</div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;    <span class="comment">// since two tags are reserved for NULL and processor</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;    <span class="keywordtype">unsigned</span> tagIndex = 2;</div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;    <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R;</div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;</div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;    <span class="comment">// to print out memory controller tags</span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;        R = *i;</div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// &quot;</span> &lt;&lt; <a class="code" href="../../da/d91/namespacelegup.html#a1dac1236db58cd81ab2e697f0207195b">getValueStr</a>(R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">getValue</a>()) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R)) { <span class="comment">// print memory address only if its a global variable</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;                           <span class="comment">// which is not a constant</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f49a1bc9623ec6d0e3a42d6125073bf">printGlobalTags</a>(R);</div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;            <span class="keywordtype">unsigned</span> dataSize = std::max(dataSize, R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>());</div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a645d3b7e9be9e2ebae65a3cbecf9a3dd">printLocalTags</a>(R, dataSize, tagIndex);</div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;        }</div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;    }</div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;</div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`define CPU_ACCEL_PORT 32&#39;h00000000&quot;</span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a6f49a1bc9623ec6d0e3a42d6125073bf"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f49a1bc9623ec6d0e3a42d6125073bf">legup::VerilogWriter::printGlobalTags</a></div><div class="ttdeci">void printGlobalTags(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04862">VerilogWriter.cpp:4862</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab174bbdb08aa1379ad4814a9da901747"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">legup::VerilogWriter::stripRAM</a></div><div class="ttdeci">bool stripRAM(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02800">VerilogWriter.cpp:2800</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a4a8e30bfe0d64b92138268a98f5aaed6"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">legup::RAM::getValue</a></div><div class="ttdeci">const Value * getValue() const </div><div class="ttdoc">getValue - get the underlying LLVM Value stored in this ram </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00067">Ram.h:67</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a645d3b7e9be9e2ebae65a3cbecf9a3dd"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a645d3b7e9be9e2ebae65a3cbecf9a3dd">legup::VerilogWriter::printLocalTags</a></div><div class="ttdeci">void printLocalTags(RAM *R, unsigned dataSize, unsigned &amp;tagIndex)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04880">VerilogWriter.cpp:4880</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="namespacelegup_html_a1dac1236db58cd81ab2e697f0207195b"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a1dac1236db58cd81ab2e697f0207195b">legup::getValueStr</a></div><div class="ttdeci">std::string getValueStr(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00125">Target/Verilog/utils.cpp:125</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ab02b6480eec23882509401549a4a92b0"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">legup::RAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdoc">getDataWidth - get the ram data width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00073">Ram.h:73</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a57c0d8585880be42a5a89ffae3721722"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMIFFiles </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03203">3203</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;                                  {</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a3c4a170adad38a539a0319bc1a38cf82">Allocation::const_phy_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a06ac8aad7356db29d8c26e379a99d4ec">phy_ram_begin</a>(),</div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;                                                e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afd028cbedb11d6726db2bbfc77b7c91a">phy_ram_end</a>();</div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;             i != e; ++i) {</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;            <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *PR = *i;</div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;</div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;            <span class="keywordtype">unsigned</span> datawidth = PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#add71883605b9b64ea85774626ad95e16">getDataWidth</a>();</div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;            <span class="keywordtype">unsigned</span> numwords = PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">getNumWords</a>();</div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;            <span class="keywordflow">if</span> (numwords == 0)</div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;</div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;            <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">getName</a>();</div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;            <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> ErrorInfo;</div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;            <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> mifname = name + <span class="stringliteral">&quot;.mif&quot;</span>;</div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;            <a class="code" href="../../d3/dd4/classllvm_1_1raw__fd__ostream.html">raw_fd_ostream</a> <a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>(mifname.c_str(), ErrorInfo,</div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;                                <a class="code" href="../../d7/d18/namespacellvm_1_1sys_1_1fs.html#a662978c0cdf81de0d448032f142a3695acce8e580a54a7eef3f0f939b01b24d3b">llvm::sys::fs::F_None</a>);</div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;            <span class="keywordflow">if</span> (!ErrorInfo.empty()) {</div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;                <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Error: &quot;</span> &lt;&lt; ErrorInfo &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;                <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0);</div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;            }</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;            <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#aa50cbceb688d237eb6f2c34fb32c8faf">RAM::generateMIFHeader</a>(<a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>, numwords, datawidth);</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;</div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;            <span class="keywordflow">for</span> (<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#a681c43fde54480ce0f7e030391990df1">PhysicalRAM::ram_iterator</a> r = PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#ac3085b1fa3d8978de2801882670e8f85">ram_begin</a>(),</div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;                                           re = PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#a3e3a318492c88a47796b7024cc3b85e6">ram_end</a>();</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;                 r != re; ++r) {</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;                <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *r;</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;                <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>() == datawidth);</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;                R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a7e59ad67bfa4f08214a0512a880581f1">generateMIFContent</a>(<a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>, R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>());</div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;            }</div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;            <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a6d6d983d65acc99b46619deb46d9996f">RAM::generateMIFFooter</a>(<a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>);</div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;        }</div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    }</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;</div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">getPhysicalRAM</a>())</div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> ErrorInfo;</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;        <a class="code" href="../../d3/dd4/classllvm_1_1raw__fd__ostream.html">raw_fd_ostream</a> <a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>(R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a73346adbd0546b220dd207ba256fcf7a">getMifFileName</a>().c_str(), ErrorInfo,</div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;                            <a class="code" href="../../d7/d18/namespacellvm_1_1sys_1_1fs.html#a662978c0cdf81de0d448032f142a3695acce8e580a54a7eef3f0f939b01b24d3b">llvm::sys::fs::F_None</a>);</div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;</div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;        <span class="keywordflow">if</span> (!ErrorInfo.empty()) {</div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;            <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Error: &quot;</span> &lt;&lt; ErrorInfo &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0);</div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;        }</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#aa50cbceb688d237eb6f2c34fb32c8faf">RAM::generateMIFHeader</a>(<a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>, R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#aa1cab004a72ce474477e5d1816397609">getElements</a>(), R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>());</div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;        R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a7e59ad67bfa4f08214a0512a880581f1">generateMIFContent</a>(<a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>, R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>());</div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a6d6d983d65acc99b46619deb46d9996f">RAM::generateMIFFooter</a>(<a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>);</div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;    }</div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RAM_html_a6d6d983d65acc99b46619deb46d9996f"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a6d6d983d65acc99b46619deb46d9996f">legup::RAM::generateMIFFooter</a></div><div class="ttdeci">static void generateMIFFooter(raw_fd_ostream &amp;File)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00609">Ram.cpp:609</a></div></div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d5f/raw__ostream_8cpp_source.html#l00671">raw_ostream.cpp:671</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a0311818dd8bc12f9239292c4b78361ec"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">legup::RAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdoc">getName - get the verilog name of the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00031">Ram.cpp:31</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_ac3085b1fa3d8978de2801882670e8f85"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#ac3085b1fa3d8978de2801882670e8f85">legup::PhysicalRAM::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00266">Ram.h:266</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a8e73aac405adc97728675057c6c25ef3"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">legup::RAM::getPhysicalRAM</a></div><div class="ttdeci">PhysicalRAM * getPhysicalRAM()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00138">Ram.h:138</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_aa1cab004a72ce474477e5d1816397609"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#aa1cab004a72ce474477e5d1816397609">legup::RAM::getElements</a></div><div class="ttdeci">unsigned getElements() const </div><div class="ttdoc">getElements - number of words in the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00076">Ram.h:76</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a7e59ad67bfa4f08214a0512a880581f1"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a7e59ad67bfa4f08214a0512a880581f1">legup::RAM::generateMIFContent</a></div><div class="ttdeci">void generateMIFContent(raw_fd_ostream &amp;File, std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00555">Ram.cpp:555</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_a3e3a318492c88a47796b7024cc3b85e6"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#a3e3a318492c88a47796b7024cc3b85e6">legup::PhysicalRAM::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00268">Ram.h:268</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_a8224665384adb95a9470ade6776c1e59"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">legup::PhysicalRAM::getNumWords</a></div><div class="ttdeci">unsigned getNumWords()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00246">Ram.h:246</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afd028cbedb11d6726db2bbfc77b7c91a"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afd028cbedb11d6726db2bbfc77b7c91a">legup::Allocation::phy_ram_end</a></div><div class="ttdeci">phy_ram_iterator phy_ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00095">Allocation.h:95</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a73346adbd0546b220dd207ba256fcf7a"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a73346adbd0546b220dd207ba256fcf7a">legup::RAM::getMifFileName</a></div><div class="ttdeci">std::string getMifFileName() const </div><div class="ttdoc">getMifFileName - name of the mif file initialization </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00094">Ram.h:94</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_a681c43fde54480ce0f7e030391990df1"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#a681c43fde54480ce0f7e030391990df1">legup::PhysicalRAM::ram_iterator</a></div><div class="ttdeci">RamListType::iterator ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00263">Ram.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1fs_html_a662978c0cdf81de0d448032f142a3695acce8e580a54a7eef3f0f939b01b24d3b"><div class="ttname"><a href="../../d7/d18/namespacellvm_1_1sys_1_1fs.html#a662978c0cdf81de0d448032f142a3695acce8e580a54a7eef3f0f939b01b24d3b">llvm::sys::fs::F_None</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d7a/FileSystem_8h_source.html#l00580">FileSystem.h:580</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a3c4a170adad38a539a0319bc1a38cf82"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a3c4a170adad38a539a0319bc1a38cf82">legup::Allocation::const_phy_ram_iterator</a></div><div class="ttdeci">PhyRamListType::const_iterator const_phy_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00091">Allocation.h:91</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_add71883605b9b64ea85774626ad95e16"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#add71883605b9b64ea85774626ad95e16">legup::PhysicalRAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00249">Ram.h:249</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_aa50cbceb688d237eb6f2c34fb32c8faf"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#aa50cbceb688d237eb6f2c34fb32c8faf">legup::RAM::generateMIFHeader</a></div><div class="ttdeci">static void generateMIFHeader(raw_fd_ostream &amp;File, int depth, int width)</div><div class="ttdoc">generateMIF() - generate MIF file for RAM </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00544">Ram.cpp:544</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMBuildAttrs_html_a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd"><div class="ttname"><a href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">llvm::ARMBuildAttrs::File</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d42/ARMBuildAttributes_8h_source.html#l00035">ARMBuildAttributes.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1raw__fd__ostream_html"><div class="ttname"><a href="../../d3/dd4/classllvm_1_1raw__fd__ostream.html">llvm::raw_fd_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00315">raw_ostream.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_abbde62803ee090ab4481910eee4a8f97"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">legup::PhysicalRAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00253">Ram.h:253</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html">legup::PhysicalRAM</a></div><div class="ttdoc">PhysicalRAM represents a ram holding multiple other rams with the same. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00231">Ram.h:231</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ab02b6480eec23882509401549a4a92b0"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">legup::RAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdoc">getDataWidth - get the ram data width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00073">Ram.h:73</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a06ac8aad7356db29d8c26e379a99d4ec"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a06ac8aad7356db29d8c26e379a99d4ec">legup::Allocation::phy_ram_begin</a></div><div class="ttdeci">phy_ram_iterator phy_ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00093">Allocation.h:93</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae677755ce7d064568a7a91f528a92b3a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printModelsimSignals </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>voidtype</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06406">6406</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;                                                      {</div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;</div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;    <span class="comment">// modelsim display statement for time and return value</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_off\n&quot;</span></div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always@(finish) begin\n&quot;</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (finish == 1) begin\n&quot;</span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t$display(\&quot;At t=%t clk=%b finish=%b&quot;</span>;</div>
<div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;    <span class="keywordflow">if</span> (!voidtype)</div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; return_val=%d\&quot;,&quot;</span>;</div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\&quot;,&quot;</span>;</div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;</div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; $time, clk, finish&quot;</span>;</div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;    <span class="keywordflow">if</span> (!voidtype)</div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;, return_val_wire);\n&quot;</span>;</div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span>;</div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;</div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// synthesis translate_on\n\n&quot;</span>;</div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endmodule\n\n&quot;</span>;</div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad4ae0fb4e44c8d6afeca4306fd87c9f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printModuleDeclaration </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *&#160;</td>
          <td class="paramname"><em>rtl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a198b88515da8ff44acd3a14a20ecb07f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printModuleHeader </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06430">6430</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;                                      {</div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`timescale 1 ns / 1 ns\n&quot;</span>;</div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> moduleName = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">getName</a>();</div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#af3db36c3fffbf308b4b8e978ccf98abe">stripInvalidCharacters</a>(moduleName);</div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;    <span class="comment">// Out &lt;&lt; &quot;module &quot; &lt;&lt; rtl-&gt;getName() &lt;&lt; &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module &quot;</span> &lt;&lt; moduleName &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;</div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">port_begin</a>(),</div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;                                          e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">port_end</a>();</div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; (*i)-&gt;getName();</div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;        <span class="keywordflow">if</span> (i != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">port_end</a>() - 1)</div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;    }</div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;);&quot;</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;</div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;        <span class="comment">// Add Verilog function that determines the Instance ID of this module,</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;        <span class="comment">// given</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;        <span class="comment">// its parent instance ID.</span></div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;        <span class="keyword">const</span> map&lt;int, int&gt; *instanceMapping = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#abcfd6603dc217d0d7db627276d3cb6d1">dbgGetInstanceMapping</a>();</div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;        <span class="keywordflow">if</span> (instanceMapping-&gt;begin() != instanceMapping-&gt;end()) {</div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;            <span class="keywordtype">int</span> instanceBitMax = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">getInstanceIdBits</a>() - 1;</div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;function [&quot;</span> &lt;&lt; instanceBitMax &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;                &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a3ffa16cf4c01f15b9a16824254799116">DEBUG_VERILOG_FUNC_NAME_INSTANCE_MAPPING</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tinput [&quot;</span> &lt;&lt; instanceBitMax &lt;&lt; <span class="stringliteral">&quot;:0] parentInstance;\n&quot;</span>;</div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; DEBUG_VERILOG_FUNC_NAME_INSTANCE_MAPPING</div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = 0;\n&quot;</span>;</div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;            <span class="keywordflow">for</span> (map&lt;int, int&gt;::const_iterator it = instanceMapping-&gt;begin(),</div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;                                               it_end = instanceMapping-&gt;end();</div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;                 it != it_end; ++it) {</div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;                <span class="keywordflow">if</span> (it == instanceMapping-&gt;begin())</div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tif &quot;</span>;</div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\telse if &quot;</span>;</div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;(parentInstance == &quot;</span> &lt;&lt; it-&gt;first &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\t\t&quot;</span> &lt;&lt; DEBUG_VERILOG_FUNC_NAME_INSTANCE_MAPPING</div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; = &quot;</span> &lt;&lt; it-&gt;second &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;            }</div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endfunction\n\n&quot;</span>;</div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;        }</div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;    }</div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;</div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a65f872e014ebc24482424801f225de67">param_begin</a>(),</div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;                                          e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a983314d7629924f9adeef357dbf8e73e">param_end</a>();</div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3562bc0cf0d1f3d09df31e9b0e6470a2">printDeclaration</a>(*i);</div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;    }</div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;</div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a65f872e014ebc24482424801f225de67">param_begin</a>() != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a983314d7629924f9adeef357dbf8e73e">param_end</a>()) {</div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;    }</div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;</div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">port_begin</a>(),</div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;                                          e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">port_end</a>();</div>
<div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3562bc0cf0d1f3d09df31e9b0e6470a2">printDeclaration</a>(*i);</div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;    }</div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;</div>
<div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a6e3eaa7d9dc6d86b4971e33fa318f8c7">signals_begin</a>(),</div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;                                          e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ad2d7aeaa31357a6251f49b73a488ac75">signals_end</a>();</div>
<div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3562bc0cf0d1f3d09df31e9b0e6470a2">printDeclaration</a>(*i);</div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;    }</div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;}</div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a3ffa16cf4c01f15b9a16824254799116"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a3ffa16cf4c01f15b9a16824254799116">DEBUG_VERILOG_FUNC_NAME_INSTANCE_MAPPING</a></div><div class="ttdeci">#define DEBUG_VERILOG_FUNC_NAME_INSTANCE_MAPPING</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00034">lib/Target/Verilog/Debug.h:34</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_abcfd6603dc217d0d7db627276d3cb6d1"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#abcfd6603dc217d0d7db627276d3cb6d1">legup::RTLModule::dbgGetInstanceMapping</a></div><div class="ttdeci">const std::map&lt; int, int &gt; * dbgGetInstanceMapping() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00509">RTL.h:509</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a6e3eaa7d9dc6d86b4971e33fa318f8c7"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a6e3eaa7d9dc6d86b4971e33fa318f8c7">legup::RTLModule::signals_begin</a></div><div class="ttdeci">signal_iterator signals_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00382">RTL.h:382</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a65f872e014ebc24482424801f225de67"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a65f872e014ebc24482424801f225de67">legup::RTLModule::param_begin</a></div><div class="ttdeci">signal_iterator param_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00377">RTL.h:377</a></div></div>
<div class="ttc" id="namespacelegup_html_af3db36c3fffbf308b4b8e978ccf98abe"><div class="ttname"><a href="../../da/d91/namespacelegup.html#af3db36c3fffbf308b4b8e978ccf98abe">legup::stripInvalidCharacters</a></div><div class="ttdeci">void stripInvalidCharacters(std::string &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00305">Target/Verilog/utils.cpp:305</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a8901c7722fae98a9e0a00a1065491eb8"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">legup::LegUpDebugInfo::getInstanceIdBits</a></div><div class="ttdeci">int getInstanceIdBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/Target_2Verilog_2Debug_8cpp_source.html#l00154">Target/Verilog/Debug.cpp:154</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a97200b5a70a558b16a9539cb66727897"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">legup::RTLModule::const_signal_iterator</a></div><div class="ttdeci">std::vector&lt; RTLSignal * &gt;::const_iterator const_signal_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00368">RTL.h:368</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3562bc0cf0d1f3d09df31e9b0e6470a2"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3562bc0cf0d1f3d09df31e9b0e6470a2">legup::VerilogWriter::printDeclaration</a></div><div class="ttdeci">void printDeclaration(const RTLSignal *signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06505">VerilogWriter.cpp:6505</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a0891b0c0a400d8241cccd97fd933ee56"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">legup::RTLModule::port_end</a></div><div class="ttdeci">signal_iterator port_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00374">RTL.h:374</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ad2d7aeaa31357a6251f49b73a488ac75"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ad2d7aeaa31357a6251f49b73a488ac75">legup::RTLModule::signals_end</a></div><div class="ttdeci">signal_iterator signals_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00384">RTL.h:384</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ab7af633863cfe43d379fd77a957baeb1"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">legup::RTLModule::port_begin</a></div><div class="ttdeci">signal_iterator port_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00372">RTL.h:372</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a983314d7629924f9adeef357dbf8e73e"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a983314d7629924f9adeef357dbf8e73e">legup::RTLModule::param_end</a></div><div class="ttdeci">signal_iterator param_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00379">RTL.h:379</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a312b82b3e55cdc93b8ad8b9f6c014559"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">legup::RTLModule::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00356">RTL.h:356</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac4f31586b37d8456fdffd1919b3adbcf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printModuleInstance </td>
          <td>(</td>
          <td class="paramtype">std::stringstream &amp;&#160;</td>
          <td class="paramname"><em>Out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *&#160;</td>
          <td class="paramname"><em>mod</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06622">6622</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;                                                              {</div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">getBody</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">getName</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a8e208613371eb2e5a93ad4d72daa220b">getInstName</a>() &lt;&lt; <span class="stringliteral">&quot; (&quot;</span></div>
<div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">port_begin</a>(),</div>
<div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;                                          e = mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">port_end</a>();</div>
<div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;</div>
<div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *s = *i;</div>
<div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;        <span class="keywordtype">unsigned</span> sigWidth = s-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">numBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *<a class="code" href="../../da/d6d/dwarfdump-test4-part2_8cc.html#adf9c47a27e5039f12e091a6ab7ad5e6a">d</a> = s-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(0);</div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(d &amp;&amp; <span class="stringliteral">&quot;Connection doesn&#39;t exist!\n&quot;</span>);</div>
<div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.&quot;</span> &lt;&lt; s-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot; (&quot;</span>;</div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(d, sigWidth, <span class="keyword">true</span>);</div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa3e9858dba524a49282ae2ec860367d3">bitsForSignalAndModuleName</a>(d, mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">getName</a>());</div>
<div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;        <span class="keywordflow">if</span> (i != mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">port_end</a>() - 1) {</div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;            Out &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;        }</div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;        Out &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;    }</div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;    Out &lt;&lt; <span class="stringliteral">&quot;);&quot;</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;</div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a65f872e014ebc24482424801f225de67">param_begin</a>(),</div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;                                          e = mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a983314d7629924f9adeef357dbf8e73e">param_end</a>();</div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;        <span class="keywordflow">if</span> (i == mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a65f872e014ebc24482424801f225de67">param_begin</a>()) {</div>
<div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;            Out &lt;&lt; <span class="stringliteral">&quot;defparam&quot;</span></div>
<div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n\t&quot;</span>;</div>
<div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;            Out &lt;&lt; <span class="stringliteral">&quot;,\n\t&quot;</span>;</div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;        }</div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;        Out &lt;&lt; mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a8e208613371eb2e5a93ad4d72daa220b">getInstName</a>() &lt;&lt; <span class="stringliteral">&quot;.&quot;</span> &lt;&lt; (*i)-&gt;getName() &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;            &lt;&lt; (*i)-&gt;getValue();</div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;        <span class="keywordflow">if</span> (i == mod-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a983314d7629924f9adeef357dbf8e73e">param_end</a>() - 1) {</div>
<div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;            Out &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;        }</div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;    }</div>
<div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ac970114e1564728824791ffb1e070d50"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">legup::RTLModule::getBody</a></div><div class="ttdeci">const std::string &amp; getBody() const </div><div class="ttdoc">body gets printed at the end of the module </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00456">RTL.h:456</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a65f872e014ebc24482424801f225de67"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a65f872e014ebc24482424801f225de67">legup::RTLModule::param_begin</a></div><div class="ttdeci">signal_iterator param_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00377">RTL.h:377</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3d8376e0200ae9763e9c17a6ed9576d8"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">legup::VerilogWriter::printValue</a></div><div class="ttdeci">void printValue(const RTLSignal *sig, unsigned w=0, bool zeroExtend=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07160">VerilogWriter.cpp:7160</a></div></div>
<div class="ttc" id="dwarfdump-test4-part2_8cc_html_adf9c47a27e5039f12e091a6ab7ad5e6a"><div class="ttname"><a href="../../da/d6d/dwarfdump-test4-part2_8cc.html#adf9c47a27e5039f12e091a6ab7ad5e6a">d</a></div><div class="ttdeci">int d()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6d/dwarfdump-test4-part2_8cc_source.html#l00002">dwarfdump-test4-part2.cc:2</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a453167d9b7dc8b4978b0292e6dc2b839"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">legup::RTLSignal::getDriver</a></div><div class="ttdeci">const RTLSignal * getDriver(unsigned i) const </div><div class="ttdoc">Get the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00158">RTL.h:158</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a026d69120aeff09e77f6366ee465e6c1"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">legup::RTLWidth::numBits</a></div><div class="ttdeci">unsigned numBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00083">RTL.cpp:83</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aa3e9858dba524a49282ae2ec860367d3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aa3e9858dba524a49282ae2ec860367d3">legup::VerilogWriter::bitsForSignalAndModuleName</a></div><div class="ttdeci">std::string bitsForSignalAndModuleName(const RTLSignal *sig, std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06602">VerilogWriter.cpp:6602</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a97200b5a70a558b16a9539cb66727897"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">legup::RTLModule::const_signal_iterator</a></div><div class="ttdeci">std::vector&lt; RTLSignal * &gt;::const_iterator const_signal_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00368">RTL.h:368</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a0891b0c0a400d8241cccd97fd933ee56"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">legup::RTLModule::port_end</a></div><div class="ttdeci">signal_iterator port_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00374">RTL.h:374</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ab7af633863cfe43d379fd77a957baeb1"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">legup::RTLModule::port_begin</a></div><div class="ttdeci">signal_iterator port_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00372">RTL.h:372</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a983314d7629924f9adeef357dbf8e73e"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a983314d7629924f9adeef357dbf8e73e">legup::RTLModule::param_end</a></div><div class="ttdeci">signal_iterator param_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00379">RTL.h:379</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a312b82b3e55cdc93b8ad8b9f6c014559"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">legup::RTLModule::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00356">RTL.h:356</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a8e208613371eb2e5a93ad4d72daa220b"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a8e208613371eb2e5a93ad4d72daa220b">legup::RTLModule::getInstName</a></div><div class="ttdeci">std::string getInstName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00359">RTL.h:359</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad905df33f35a3d791cf4f6c4dc56d6e8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printMultipumpModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00538">538</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                                         {</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="comment">// multiplier is clocked at 2x the system clock</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordtype">int</span> stages = 0;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#ac5c42a049f7615f8014dc8fa09c1711b">getOperationLatency</a>(<span class="stringliteral">&quot;signed_multiply&quot;</span>, &amp;stages);</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(stages &amp;&amp; <span class="stringliteral">&quot;Must set multiplier latency for multipumping.&quot;</span>);</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordtype">bool</span> inputStage = (stages &gt;= 3);</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">if</span> (inputStage) {</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        <span class="comment">// use one stage at the inputs</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        stages--;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    }</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordtype">unsigned</span> lpm_pipeline = 2 * stages;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module multipump (\n&quot;</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;clk,\n&quot;</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;clk2x,\n&quot;</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;clk1x_follower,\n&quot;</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;inA,\n&quot;</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;inB,\n&quot;</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;outAxB,\n&quot;</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;inC,\n&quot;</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;inD,\n&quot;</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;clken,\n&quot;</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;outCxD);\n&quot;</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter size = 32;\n&quot;</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter sign = \&quot;UNSIGNED\&quot;;\n&quot;</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input      clk, clk2x, clk1x_follower, clken;\n&quot;</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input      [size-1:0] inA, inB, inC, inD;\n&quot;</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output reg [size*2-1:0] outAxB, outCxD;\n&quot;</span>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">if</span> (inputStage) {</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg    [size-1:0] inAreg, inBreg, inCreg, inDreg;\n&quot;</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk) begin\n&quot;</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;inAreg &lt;= inA;\n&quot;</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;inBreg &lt;= inB;\n&quot;</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;inCreg &lt;= inC;\n&quot;</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;inDreg &lt;= inD;\n&quot;</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    }</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [size*2-1:0] dsp_out;\n&quot;</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [size*2-1:0]  resultAB_reg, resultCD_reg;\n&quot;</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(*) begin\n&quot;</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;outCxD = resultCD_reg;\n&quot;</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;outAxB = resultAB_reg;\n&quot;</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [size*2-1:0] dsp_out_fast;\n&quot;</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk2x) begin\n&quot;</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;dsp_out_fast &lt;= dsp_out;\n&quot;</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// the C x D result is ready\n&quot;</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(*) begin\n&quot;</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;resultCD_reg &lt;= dsp_out;\n&quot;</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// the A x B result is ready\n&quot;</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(*) begin\n&quot;</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;resultAB_reg &lt;= dsp_out_fast;\n&quot;</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire      mux_sel;\n&quot;</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign mux_sel = ~clk1x_follower;\n&quot;</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg       [size-1:0]  dataa;\n&quot;</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg       [size-1:0]  datab;\n&quot;</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire      [size-1:0]  dataa_wire;\n&quot;</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire      [size-1:0]  datab_wire;\n&quot;</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign dataa_wire = dataa;\n&quot;</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign datab_wire = datab;\n&quot;</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;if (mux_sel == 0) \n&quot;</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">if</span> (inputStage) {</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;dataa = inAreg;\n&quot;</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;datab = inBreg;\n&quot;</span>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;dataa = inA;\n&quot;</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;datab = inB;\n&quot;</span>;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    }</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;else \n&quot;</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">if</span> (inputStage) {</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;dataa = inCreg;\n&quot;</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;datab = inDreg;\n&quot;</span>;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;dataa = inC;\n&quot;</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;datab = inD;\n&quot;</span>;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    }</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// DSP multiplier - has two pipeline stages, so both inputs and &quot;</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;           <span class="stringliteral">&quot;outputs\n&quot;</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// are registered\n&quot;</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult    lpm_mult_component (\n&quot;</span>;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">if</span> (lpm_pipeline == 0) {</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.clock (),\n&quot;</span>;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.clock (clk2x),\n&quot;</span>;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    }</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;.dataa (dataa_wire),\n&quot;</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.datab (datab_wire),\n&quot;</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.result (dsp_out),\n&quot;</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.aclr (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clken (1&#39;b1),\n&quot;</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.sum (1&#39;b0));\n&quot;</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;defparam\n&quot;</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult_component.lpm_hint = &quot;</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;           <span class="stringliteral">&quot;\&quot;DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult_component.lpm_representation = sign,\n&quot;</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult_component.lpm_type = \&quot;LPM_MULT\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult_component.lpm_pipeline = &quot;</span> &lt;&lt; lpm_pipeline &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult_component.lpm_widtha = size,\n&quot;</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult_component.lpm_widthb = size,\n&quot;</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;lpm_mult_component.lpm_widthp = size*2;\n&quot;</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endmodule\n&quot;</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_ac5c42a049f7615f8014dc8fa09c1711b"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#ac5c42a049f7615f8014dc8fa09c1711b">legup::LegupConfig::getOperationLatency</a></div><div class="ttdeci">bool getOperationLatency(std::string FuName, int *latency)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00558">LegupConfig.cpp:558</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac6689a384a6c440ce7b12a25c1db0602"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printoffChipMemoryFlags </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05358">5358</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;                                                             {</div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_sdram&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[30] | memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[29];\n&quot;</span>;</div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;        <span class="comment">// This is the old DE2 way</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;assign flag_to_sdram&quot; &lt;&lt; postfix &lt;&lt; &quot; = (memory_address&quot;</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;        <span class="comment">//    &lt;&lt; postfix &lt;&lt; &quot;[31:23] == `TAG_PROCESSOR);\n&quot;;</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;        <span class="comment">// This will hopefully be the new way</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;assign flag_to_sdram&quot; &lt;&lt; postfix &lt;&lt; &quot; = ~memory_address&quot;</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;        <span class="comment">//    &lt;&lt; postfix &lt;&lt; &quot;[31];\n&quot;;</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;        <span class="comment">// Temporarily setting</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_sdram&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[30];\n&quot;</span>;</div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;    }</div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[31];\n&quot;</span>;</div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;    }</div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;</div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#if 0</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;CycloneII&quot;</span>) {</div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_sdram&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = (memory_address&quot;</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[31:23] == `TAG_PROCESSOR);\n&quot;</span>;</div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[31];\n&quot;</span>;</div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;        }</div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;StratixIV&quot;</span>) {</div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_sdram&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[30]&quot;</span>;</div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;</div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;        <span class="comment">// PCIe Flow has an on chip ram that is accessible from</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;        <span class="comment">// 0x2000_0000 to 0x200b_ffff</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; | memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[29];\n&quot;</span>;</div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;        }</div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[31];\n&quot;</span>;</div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;        }</div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;CycloneIV&quot;</span>) {</div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_sdram&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[30];\n&quot;</span>;</div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[31];\n&quot;</span>;</div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;        }</div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">getDeviceFamily</a>() == <span class="stringliteral">&quot;CycloneV&quot;</span>) {</div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;        <span class="comment">// TODO: This may not be correct</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_sdram&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = (memory_address&quot;</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;            &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[31:23] == `TAG_PROCESSOR);\n&quot;</span>;</div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[31];\n&quot;</span>;</div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;        }</div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;        <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized device family!&quot;</span>);</div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;    }</div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_sharedMemory&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = flag_to_sdram&quot;</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;        &lt;&lt; postfix;</div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; || flag_to_mutexbarrier&quot;</span> &lt;&lt; postfix;</div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;    }</div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_adbf2a90a715b49a63f81b9c7a6415c04"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#adbf2a90a715b49a63f81b9c7a6415c04">legup::LegupConfig::getDeviceFamily</a></div><div class="ttdeci">std::string getDeviceFamily()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00560">LegupConfig.h:560</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a68240794c412abb2d3ee5dc643d40f84"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printPLLModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00150">150</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                   {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// megafunction wizard: %ALTPLL%\n&quot;</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// GENERATION: STANDARD\n&quot;</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// VERSION: WM1.0\n&quot;</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// MODULE: altpll \n&quot;</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// ============================================================\n&quot;</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// File Name: pll.v\n&quot;</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Megafunction Name(s):\n&quot;</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//          altpll\n&quot;</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//\n&quot;</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Simulation Library Files(s):\n&quot;</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//          altera_mf\n&quot;</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// ============================================================\n&quot;</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// ************************************************************\n&quot;</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!\n&quot;</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//\n&quot;</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// 10.1 Build 197 01/19/2011 SP 1 SJ Full Version\n&quot;</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// ************************************************************\n&quot;</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//Copyright (C) 1991-2011 Altera Corporation\n&quot;</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//Your use of Altera Corporation&#39;s design tools, logic functions \n&quot;</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//and other software and tools, and its AMPP partner logic \n&quot;</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//functions, and any output files from any of the foregoing \n&quot;</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//(including device programming or simulation files), and any \n&quot;</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//associated documentation or information are expressly subject \n&quot;</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//to the terms and conditions of the Altera Program License \n&quot;</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//Subscription Agreement, Altera MegaCore Function License \n&quot;</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//Agreement, or other applicable license agreement, including, \n&quot;</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//without limitation, that your use is for the sole purpose of \n&quot;</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//programming logic devices manufactured by Altera and sold by \n&quot;</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//Altera or its authorized distributors.  Please refer to the \n&quot;</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;//applicable agreement for further details.\n&quot;</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// synopsys translate_off\n&quot;</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;`timescale 1 ns / 1 ns\n&quot;</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// synopsys translate_on\n&quot;</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;module pll (\n&quot;</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;inclk0,\n&quot;</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;c0,\n&quot;</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;c1);\n&quot;</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input     inclk0;\n&quot;</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output    c0;\n&quot;</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output    c1;\n&quot;</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [5:0] sub_wire0;\n&quot;</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [0:0] sub_wire5 = 1&#39;h0;\n&quot;</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [1:1] sub_wire2 = sub_wire0[1:1];\n&quot;</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [0:0] sub_wire1 = sub_wire0[0:0];\n&quot;</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire  c0 = sub_wire1;\n&quot;</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire  c1 = sub_wire2;\n&quot;</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire  sub_wire3 = inclk0;\n&quot;</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};\n&quot;</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll  altpll_component (\n&quot;</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.inclk (sub_wire4),\n&quot;</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clk (sub_wire0),\n&quot;</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.activeclock (),\n&quot;</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.areset (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clkbad (),\n&quot;</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clkena ({6{1&#39;b1}}),\n&quot;</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clkloss (),\n&quot;</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.clkswitch (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.configupdate (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.enable0 (),\n&quot;</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.enable1 (),\n&quot;</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.extclk (),\n&quot;</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.extclkena ({4{1&#39;b1}}),\n&quot;</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.fbin (1&#39;b1),\n&quot;</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.fbmimicbidir (),\n&quot;</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.fbout (),\n&quot;</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.fref (),\n&quot;</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.icdrclk (),\n&quot;</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.locked (),\n&quot;</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.pfdena (1&#39;b1),\n&quot;</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.phasecounterselect ({4{1&#39;b1}}),\n&quot;</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.phasedone (),\n&quot;</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.phasestep (1&#39;b1),\n&quot;</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.phaseupdown (1&#39;b1),\n&quot;</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.pllena (1&#39;b1),\n&quot;</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scanaclr (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scanclk (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scanclkena (1&#39;b1),\n&quot;</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scandata (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scandataout (),\n&quot;</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scandone (),\n&quot;</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scanread (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.scanwrite (1&#39;b0),\n&quot;</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.sclkout0 (),\n&quot;</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.sclkout1 (),\n&quot;</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.vcooverrange (),\n&quot;</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;.vcounderrange ());\n&quot;</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;defparam\n&quot;</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk0_divide_by = 1,\n&quot;</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk0_duty_cycle = 50,\n&quot;</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk0_multiply_by = 1,\n&quot;</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk0_phase_shift = \&quot;0\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk1_divide_by = 1,\n&quot;</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk1_duty_cycle = 50,\n&quot;</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk1_multiply_by = 2,\n&quot;</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.clk1_phase_shift = \&quot;0\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.compensate_clock = \&quot;CLK0\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.inclk0_input_frequency = 20000,\n&quot;</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.intended_device_family = \&quot;Cyclone II\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.lpm_hint = \&quot;CBX_MODULE_PREFIX=pll\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.lpm_type = \&quot;altpll\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.operation_mode = \&quot;NORMAL\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_activeclock = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_areset = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkbad0 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkbad1 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkloss = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkswitch = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_configupdate = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_fbin = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_inclk0 = \&quot;PORT_USED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_inclk1 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_locked = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_pfdena = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_phasecounterselect = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_phasedone = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_phasestep = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_phaseupdown = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_pllena = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scanaclr = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scanclk = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scanclkena = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scandata = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scandataout = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scandone = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scanread = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_scanwrite = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clk0 = \&quot;PORT_USED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clk1 = \&quot;PORT_USED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clk2 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clk3 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clk4 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clk5 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkena0 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkena1 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkena2 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkena3 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkena4 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_clkena5 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_extclk0 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_extclk1 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_extclk2 = \&quot;PORT_UNUSED\&quot;,\n&quot;</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;altpll_component.port_extclk3 = \&quot;PORT_UNUSED\&quot;;\n&quot;</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endmodule\n&quot;</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// ============================================================\n&quot;</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// CNX file retrieval info\n&quot;</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// ============================================================\n&quot;</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: BANDWIDTH STRING \&quot;1.000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING &quot;</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING \&quot;MHz\&quot;\n&quot;</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING \&quot;Low\&quot;\n&quot;</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: BANDWIDTH_USE_CUSTOM STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING \&quot;c0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING \&quot;c0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING \&quot;6\&quot;\n&quot;</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING \&quot;50.00000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: DUTY_CYCLE1 STRING \&quot;50.00000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING &quot;</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;           <span class="stringliteral">&quot;\&quot;100.000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING &quot;</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;           <span class="stringliteral">&quot;\&quot;200.000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING &quot;</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING &quot;</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;           <span class="stringliteral">&quot;\&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC &quot;</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;           <span class="stringliteral">&quot;\&quot;1048575\&quot;\n&quot;</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING \&quot;50.000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING \&quot;MHz\&quot;\n&quot;</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING \&quot;100.000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING \&quot;MHz\&quot;\n&quot;</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING &quot;</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;           <span class="stringliteral">&quot;\&quot;Cyclone II\&quot;\n&quot;</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING \&quot;Not &quot;</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;           <span class="stringliteral">&quot;Available\&quot;\n&quot;</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC &quot;</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING \&quot;deg\&quot;\n&quot;</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING \&quot;deg\&quot;\n&quot;</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING \&quot;Any\&quot;\n&quot;</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: MIRROR_CLK0 STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: MIRROR_CLK1 STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC \&quot;4\&quot;\n&quot;</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING \&quot;100.00000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING \&quot;200.00000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING \&quot;MHz\&quot;\n&quot;</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING \&quot;MHz\&quot;\n&quot;</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING &quot;</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING &quot;</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING \&quot;0.00000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PHASE_SHIFT1 STRING \&quot;0.00000000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING &quot;</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING \&quot;deg\&quot;\n&quot;</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING \&quot;deg\&quot;\n&quot;</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_ENA_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC &quot;</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING \&quot;inclk0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: RECONFIG_FILE STRING \&quot;pll.mif\&quot;\n&quot;</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SPREAD_FREQ STRING \&quot;50.000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING \&quot;KHz\&quot;\n&quot;</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SPREAD_PERCENT STRING \&quot;0.500\&quot;\n&quot;</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SPREAD_USE STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: STICKY_CLK0 STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: STICKY_CLK1 STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING &quot;</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;           <span class="stringliteral">&quot;\&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING &quot;</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;           <span class="stringliteral">&quot;\&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: USE_CLK0 STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: USE_CLK1 STRING \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: USE_CLKENA0 STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: USE_CLKENA1 STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: LIBRARY: altera_mf &quot;</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;           <span class="stringliteral">&quot;altera_mf.altera_mf_components.all\n&quot;</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC \&quot;50\&quot;\n&quot;</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC \&quot;2\&quot;\n&quot;</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC \&quot;1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC \&quot;50\&quot;\n&quot;</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC \&quot;4\&quot;\n&quot;</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING \&quot;0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING \&quot;CLK0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC &quot;</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;           <span class="stringliteral">&quot;\&quot;20000\&quot;\n&quot;</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING &quot;</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;           <span class="stringliteral">&quot;\&quot;Cyclone II\&quot;\n&quot;</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: LPM_TYPE STRING \&quot;altpll\&quot;\n&quot;</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: OPERATION_MODE STRING \&quot;NORMAL\&quot;\n&quot;</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING &quot;</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_ARESET STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_CLKBAD0 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_CLKBAD1 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_CLKLOSS STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_CLKSWITCH STRING &quot;</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING &quot;</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_FBIN STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_INCLK0 STRING \&quot;PORT_USED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_INCLK1 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_LOCKED STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_PFDENA STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING &quot;</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_PHASEDONE STRING &quot;</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_PHASESTEP STRING &quot;</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING &quot;</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_PLLENA STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANACLR STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANCLK STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANCLKENA STRING &quot;</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANDATA STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING &quot;</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANDONE STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANREAD STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_SCANWRITE STRING &quot;</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;           <span class="stringliteral">&quot;\&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clk0 STRING \&quot;PORT_USED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clk1 STRING \&quot;PORT_USED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clk2 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clk3 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clk4 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clk5 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clkena0 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clkena1 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clkena2 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clkena3 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clkena4 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_clkena5 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_extclk0 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_extclk1 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_extclk2 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONSTANT: PORT_extclk3 STRING \&quot;PORT_UNUSED\&quot;\n&quot;</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: USED_PORT: @clk 0 0 6 0 OUTPUT_CLK_EXT VCC &quot;</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;           <span class="stringliteral">&quot;\&quot;@clk[5..0]\&quot;\n&quot;</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: USED_PORT: @extclk 0 0 4 0 OUTPUT_CLK_EXT VCC &quot;</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;           <span class="stringliteral">&quot;\&quot;@extclk[3..0]\&quot;\n&quot;</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC &quot;</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;           <span class="stringliteral">&quot;\&quot;c0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC &quot;</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;           <span class="stringliteral">&quot;\&quot;c1\&quot;\n&quot;</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND &quot;</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;           <span class="stringliteral">&quot;\&quot;inclk0\&quot;\n&quot;</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0\n&quot;</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0\n&quot;</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0\n&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1\n&quot;</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: GEN_FILE: TYPE_NORMAL pll.v TRUE\n&quot;</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE\n&quot;</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE\n&quot;</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE\n&quot;</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE\n&quot;</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.v TRUE\n&quot;</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: GEN_FILE: TYPE_NORMAL pll_bb.v TRUE\n&quot;</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: LIB_FILE: altera_mf\n&quot;</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;// Retrieval info: CBX_MODULE_PREFIX: ON\n&quot;</span>;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7ac37c3c1c80db43aa4d37889c89073d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printPrevAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03866">3866</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;                                                  {</div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = 0;\n&quot;</span>;</div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;case(prevAddr&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 8; i++) {</div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;        <span class="keywordtype">int</span> dataSize = 0;</div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;        <span class="keywordtype">int</span> prevRamOutLo = 0;</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;        <span class="keywordtype">int</span> prevRamOutHi = 0;</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;        <span class="keywordflow">switch</span> (i) {</div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;        <span class="keywordflow">case</span> 0:</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;            <span class="comment">// long long</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;            dataSize = 64;</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;        <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;        <span class="keywordflow">case</span> 3:</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;        <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;            <span class="comment">// int</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;            dataSize = 32;</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;        <span class="keywordflow">case</span> 5:</div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;        <span class="keywordflow">case</span> 6:</div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;            <span class="comment">// short</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;            dataSize = 16;</div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;        <span class="keywordflow">case</span> 7:</div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;            <span class="comment">// byte</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;            dataSize = 8;</div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;            <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(0);</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;        }</div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;        prevRamOutLo = i * 8;</div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;        prevRamOutHi = i * 8 + dataSize;</div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; i &lt;&lt; <span class="stringliteral">&quot;: &quot;</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[&quot;</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;            &lt;&lt; dataSize &lt;&lt; <span class="stringliteral">&quot;-1:0]&quot;</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; = memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_out_struct&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; prevRamOutHi &lt;&lt; <span class="stringliteral">&quot;-1:&quot;</span> &lt;&lt; prevRamOutLo &lt;&lt; <span class="stringliteral">&quot;];\n&quot;</span>;</div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;    }</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;endcase\n&quot;</span>;</div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;}</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7d7c5d55b77087515318cc7501e73231"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">legup::VerilogWriter::indent0</a></div><div class="ttdeci">std::string indent0</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">VerilogWriter.h:196</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abba041a3840c12b859226c137c77874c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printPrevTagCase </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03691">3691</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;                                                      {</div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span>;</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;select_not_struct&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; [2:0] = 3&#39;b0&quot;</span>;</div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;    std::set&lt;PhysicalRAM *&gt; visited;</div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">isStruct</a>())</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;        <span class="keywordtype">unsigned</span> datawidth = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>();</div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;</div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;</div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;        <span class="comment">// TODO: refactor this &#39;visited&#39; lookup</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;            <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *phyRAM = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">getPhysicalRAM</a>();</div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(phyRAM);</div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;            <span class="keywordflow">if</span> (visited.count(phyRAM))</div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;            visited.insert(phyRAM);</div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;</div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;            name = phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">getName</a>();</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;        }</div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;        <span class="keywordtype">int</span> bytes = datawidth / 8;</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;        <span class="keywordtype">int</span> ignore = (bytes == 0) ? 0 : (<span class="keywordtype">int</span>)<a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a">log2</a>(bytes);</div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;        <span class="keywordflow">if</span> (ignore &gt; 0) {</div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;            <span class="comment">// We do not support reading a single byte from an integer etc.</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;            <span class="comment">// all pointers must be aligned to the word size of the ram</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;            <span class="comment">// NOTE: memory_controller_address can be temporarily wrong</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;            <span class="comment">// (due to being a combination signal) so we check the</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;            <span class="comment">// prevAddr register instead</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;            <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;                <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;                <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;                    instanceName = <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;</div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; | {&quot;</span> &lt;&lt; ignore &lt;&lt; <span class="stringliteral">&quot;{select_&quot;</span> &lt;&lt; name + instanceName</div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[ram_latency]}}&quot;</span>;</div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;            }</div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;        }</div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;    }</div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;VSIM_NO_ASSERT&quot;</span>)) {</div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;if (prevAddr&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[2:0] &amp; select_not_struct&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[2:0] != 0 &amp;&amp; memory_controller_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent0 &lt;&lt; <span class="stringliteral">&quot;\t$display(\&quot;Error: memory address not &quot;</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;aligned to ram word size!\&quot;);\n&quot;</span>;</div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent0 &lt;&lt; <span class="stringliteral">&quot;\t$finish;\n&quot;</span>;</div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent0 &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;</div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;        <span class="comment">// check the mem addr alignment</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a30d0b5b515eacc0692d2c475634ac386">printAddrAlignmentCheck</a>(postfix);</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;    }</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;</div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;    <span class="comment">// if the altsynram stores struct</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;    std::set&lt;PhysicalRAM *&gt; visited2;</div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;</div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;</div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;        <span class="keywordtype">bool</span> isStruct = <span class="keyword">false</span>;</div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;        <span class="comment">// TODO: refactor this &#39;visited2&#39; lookup</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> name = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;            <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *phyRAM = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">getPhysicalRAM</a>();</div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(phyRAM);</div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;            <span class="keywordflow">if</span> (visited2.count(phyRAM))</div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;            visited2.insert(phyRAM);</div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;</div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;            name = phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">getName</a>();</div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;</div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;            isStruct = phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#acc03879a0c5ecd5819cc1329fe134144">isStruct</a>();</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;</div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;</div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;            isStruct = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">isStruct</a>();</div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;        }</div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;</div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;        <span class="keywordflow">if</span> (isStruct) {</div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;</div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;            <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;                <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;                <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;                    instanceName = <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;</div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7ac37c3c1c80db43aa4d37889c89073d">printPrevAddr</a>(R, postfix, name + instanceName);</div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;            }</div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;        }</div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;    }</div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;</div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;    <span class="comment">// memory_controller_out_prev_a=memory_controller_out_reg_a&amp;&amp;{64{!memory_controller_enable_reg}</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_prev&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; &quot;</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;{ 64{&quot;</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;!memory_controller_enable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;}};\n&quot;</span>;</div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_prev&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; &quot;</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;{ `MEMORY_CONTROLLER_DATA_SIZE {&quot;</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;!memory_controller_enable_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;}};\n&quot;</span>;</div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;    }</div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;    <span class="comment">// memory_controller_out_a =  memory_controller_main_0_array_0_a_out |</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;    <span class="comment">// memory_controller_main_0_array_1_a_out</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = 1&#39;b0 &quot;</span>;</div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;</div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#ab09307740a051ef9bf58895bd69656d4">getGlobalMemLatency</a>() &gt; 1) {</div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;| &quot;</span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_prev&quot;</span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;            &lt;&lt; postfix; <span class="comment">// just in case there is no output</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;    }</div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;    std::set&lt;PhysicalRAM *&gt; visited3;</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;</div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;</div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> name = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;            <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *phyRAM = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">getPhysicalRAM</a>();</div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(phyRAM);</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;            <span class="keywordflow">if</span> (visited3.count(phyRAM))</div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;            visited3.insert(phyRAM);</div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;            name = phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">getName</a>();</div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;        }</div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;</div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;        <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;            <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;            <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;                instanceName = <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;</div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; | memory_controller_&quot;</span> &lt;&lt; name + instanceName &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;                &lt;&lt; postfix;</div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;        }</div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;    }</div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;</div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a30d0b5b515eacc0692d2c475634ac386"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a30d0b5b515eacc0692d2c475634ac386">legup::VerilogWriter::printAddrAlignmentCheck</a></div><div class="ttdeci">void printAddrAlignmentCheck(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03913">VerilogWriter.cpp:3913</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a0311818dd8bc12f9239292c4b78361ec"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">legup::RAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdoc">getName - get the verilog name of the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00031">Ram.cpp:31</a></div></div>
<div class="ttc" id="namespacelegup_html_ab09307740a051ef9bf58895bd69656d4"><div class="ttname"><a href="../../da/d91/namespacelegup.html#ab09307740a051ef9bf58895bd69656d4">legup::getGlobalMemLatency</a></div><div class="ttdeci">int getGlobalMemLatency()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00706">Target/Verilog/utils.cpp:706</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a200bbb56f70a95282bc39e5acd1c2176"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">legup::RAM::getNumInstances</a></div><div class="ttdeci">unsigned getNumInstances() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00086">Ram.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab174bbdb08aa1379ad4814a9da901747"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">legup::VerilogWriter::stripRAM</a></div><div class="ttdeci">bool stripRAM(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02800">VerilogWriter.cpp:2800</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a8e73aac405adc97728675057c6c25ef3"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">legup::RAM::getPhysicalRAM</a></div><div class="ttdeci">PhysicalRAM * getPhysicalRAM()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00138">Ram.h:138</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a">llvm::LibFunc::log2</a></div><div class="ttdoc">double log2(double x); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00378">TargetLibraryInfo.h:378</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7d7c5d55b77087515318cc7501e73231"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">legup::VerilogWriter::indent0</a></div><div class="ttdeci">std::string indent0</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">VerilogWriter.h:196</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_acfd2eaf089bff00e0aab015a360a61e5"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">legup::RAM::isStruct</a></div><div class="ttdeci">bool isStruct() const </div><div class="ttdoc">isStruct() - return if the RAM uses byte enables (ie for structs) </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00101">Ram.h:101</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7ac37c3c1c80db43aa4d37889c89073d"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7ac37c3c1c80db43aa4d37889c89073d">legup::VerilogWriter::printPrevAddr</a></div><div class="ttdeci">void printPrevAddr(RAM *R, std::string postfix, std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03866">VerilogWriter.cpp:3866</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_adc706846e62fc6f4dcecde563b41aaef"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">legup::RAM::getScope</a></div><div class="ttdeci">SCOPE getScope() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00135">Ram.h:135</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">legup::RAM::LOCAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00130">Ram.h:130</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_abbde62803ee090ab4481910eee4a8f97"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">legup::PhysicalRAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00253">Ram.h:253</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_acc03879a0c5ecd5819cc1329fe134144"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#acc03879a0c5ecd5819cc1329fe134144">legup::PhysicalRAM::isStruct</a></div><div class="ttdeci">bool isStruct() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00271">Ram.h:271</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html">legup::PhysicalRAM</a></div><div class="ttdoc">PhysicalRAM represents a ram holding multiple other rams with the same. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00231">Ram.h:231</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ab02b6480eec23882509401549a4a92b0"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">legup::RAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdoc">getDataWidth - get the ram data width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00073">Ram.h:73</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afa8294223c9c5ad51e373a11038abf31"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printPriorityArbiterModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00853">853</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                                               {</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="comment">/*Out &lt;&lt;</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">    &quot;module priority_arbiter(\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">    &quot;   req,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">    &quot;   gnt\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">    &quot;);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">    &quot;\nparameter n=2;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">    &quot;input [n-1:0] req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">    &quot;output [n-1:0] gnt;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">    &quot;wire [n-1:0] c = {1&#39;b1,(~req[n-1:1] &amp; c[n-1:1])};\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">    &quot;wire [n-1:0] gnt = req &amp; c;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">    &quot;endmodule\n\n&quot;;*/</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">        Out &lt;&lt;</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">        &quot;module priority_arbiter(\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">        &quot;   clk,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">        &quot;   req,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">        &quot;   gnt,\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">        &quot;   waitrequest\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">        &quot;);\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">        &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">        &quot;parameter n=2;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">        &quot;input clk;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">        &quot;input [n-1:0] req;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">        &quot;input waitrequest;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">        &quot;output [n-1:0] gnt;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">        &quot;reg [n-1:0] c; \n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">        &quot;reg [n-1:0] gnt;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">        &quot;reg [n-1:0] gnt_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">        &quot;reg waitrequest_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">        &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">        &quot;always @(posedge clk)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">        &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">        &quot;\twaitrequest_reg &lt;= waitrequest;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">        &quot;\tif (waitrequest)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">        &quot;\tbegin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">        &quot;\t\tgnt_reg &lt;= gnt;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">        &quot;end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">        &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">        &quot;always @(*)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">        &quot;begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">        &quot;\tif (waitrequest_reg) begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">        &quot;\t\tgnt = gnt_reg;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">        &quot;\tend else begin\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">        &quot;\t\tc = {1&#39;b1,(~req[n-1:1] &amp; c[n-1:1])};\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">        &quot;\t\tgnt = req &amp; c;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">        &quot;\tend\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">        &quot;end\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">        &quot;\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">        &quot;endmodule\n&quot;;*/</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module priority_arbiter(\n&quot;</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    clk,\n&quot;</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    req,\n&quot;</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    gnt,\n&quot;</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    waitrequest\n&quot;</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;parameter n=2;\n&quot;</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input clk;\n&quot;</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input [n-1:0] req;\n&quot;</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input waitrequest;\n&quot;</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;output [n-1:0] gnt;\n&quot;</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [n-1:0] gnt;\n&quot;</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [n-1:0] gnt_reg;\n&quot;</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg waitrequest_reg;\n&quot;</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;integer i;\n&quot;</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\twaitrequest_reg &lt;= waitrequest;\n&quot;</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (waitrequest)\n&quot;</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tgnt_reg &lt;= gnt;\n&quot;</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin : priorityArbiter\n&quot;</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (waitrequest_reg) begin\n&quot;</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tgnt = gnt_reg;\n&quot;</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend else begin\n&quot;</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tgnt = {n{1&#39;b0}};\n&quot;</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tfor (i=n-1; i&gt;=0; i=i-1) begin\n&quot;</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tif (req[i]) begin\n&quot;</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\tgnt[i] = 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\t\tdisable priorityArbiter;\n&quot;</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;endmodule\n\n&quot;</span>;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a57c8856e628c8c35a2bbc64ca59691c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printRamInstance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03001">3001</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;                                           {</div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="comment">// there can be multiple instances of the RAM</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;    <span class="comment">// if it is used by parallel threads</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;        <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;            name += <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;</div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;        <span class="keywordtype">unsigned</span> addresswidth = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a6b17657dfb693494c9ec6fdba97a6e81">getAddrWidth</a>();</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;        <span class="keywordtype">unsigned</span> datawidth = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>();</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;        <span class="keywordtype">unsigned</span> numwords = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#aa1cab004a72ce474477e5d1816397609">getElements</a>();</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;        <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *phyRAM = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">getPhysicalRAM</a>();</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>) &amp;&amp; phyRAM) {</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;            <span class="keyword">static</span> std::set&lt;PhysicalRAM *&gt; visited;</div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;            <span class="keywordflow">if</span> (visited.count(phyRAM))</div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;            visited.insert(phyRAM);</div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;            numwords = phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">getNumWords</a>();</div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;            name = phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">getName</a>();</div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;            addresswidth = <a class="code" href="../../da/d91/namespacelegup.html#a10c8e773331fb57b023ad8cb26daf2cf">requiredBits</a>(numwords - 1);</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;        }</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa2c5161f9c079275e802c6fe19f8f04b6">RAM::GLOBAL</a>) {</div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;            <span class="comment">// this is a global RAM</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; addresswidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_address_a&quot;</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; addresswidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_address_b&quot;</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_write_enable_a&quot;</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_write_enable_b&quot;</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; datawidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in_a&quot;</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; datawidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in_b&quot;</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [&quot;</span> &lt;&lt; datawidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_out_a&quot;</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [&quot;</span> &lt;&lt; datawidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_out_b&quot;</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>() &amp;&amp; R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">isStruct</a>()) {</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;                <span class="comment">// if R is Struct</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [8-1:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena_a;\n&quot;</span>;</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [8-1:0] &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena_b;\n&quot;</span>;</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;            }</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;        }</div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> comment = <a class="code" href="../../da/d91/namespacelegup.html#a1dac1236db58cd81ab2e697f0207195b">getValueStr</a>(R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">getValue</a>());</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;        <a class="code" href="../../da/d91/namespacelegup.html#a2544f025e0bc2bfde1b0d13f4c8728d4">limitString</a>(comment, 200);</div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// &quot;</span> &lt;&lt; comment &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> type = (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a07efc09a0035664edb08d2d01e66d19d">isROM</a>()) ? <span class="stringliteral">&quot;rom&quot;</span> : <span class="stringliteral">&quot;ram&quot;</span>;</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; type &lt;&lt; <span class="stringliteral">&quot;_dual_port &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot; (&quot;</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.clk( clk ),&quot;</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.clken( !memory_controller_waitrequest ),&quot;</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.address_a( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_address_a ),&quot;</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.address_b( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_address_b ),&quot;</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;        <span class="keywordflow">if</span> (!R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a07efc09a0035664edb08d2d01e66d19d">isROM</a>()) {</div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.wren_a( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_write_enable_a ),&quot;</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.wren_b( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_write_enable_b ),&quot;</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.data_a( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in_a ),&quot;</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;.data_b( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in_b ),&quot;</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;                <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">isStruct</a>()) { <span class="comment">// if R is Struct</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;.byteena_a( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena_a ),&quot;</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;.byteena_b( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena_b ),&quot;</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;.byteena_a( 1&#39;b1 ),&quot;</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;.byteena_b( 1&#39;b1 ),&quot;</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;                }</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;            }</div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;        }</div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.q_a( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_out_a )&quot;</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.q_b( &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_out_b)&quot;</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span>;</div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;        <span class="comment">// parameters</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.width_a = &quot;</span> &lt;&lt; datawidth &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.width_b = &quot;</span> &lt;&lt; datawidth &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.widthad_a = &quot;</span> &lt;&lt; addresswidth &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.widthad_b = &quot;</span> &lt;&lt; addresswidth &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;        <span class="keywordflow">if</span> (!R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a07efc09a0035664edb08d2d01e66d19d">isROM</a>()) {</div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;            <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">isStruct</a>()) {</div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.width_be_a = &quot;</span> &lt;&lt; 8 &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.width_be_b = &quot;</span> &lt;&lt; 8 &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">usesGenericRAMs</a>()) {</div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.width_be_a = &quot;</span> &lt;&lt; 1 &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.width_be_b = &quot;</span> &lt;&lt; 1 &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;            }</div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;        }</div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.numwords_a = &quot;</span> &lt;&lt; numwords &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.numwords_b = &quot;</span> &lt;&lt; numwords &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa2c5161f9c079275e802c6fe19f8f04b6">RAM::GLOBAL</a>) {</div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.latency = ram_latency;\n&quot;</span>;</div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;            <span class="keywordtype">int</span> latency = ((<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *)R)-&gt;getLatency(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.latency = &quot;</span> &lt;&lt; latency &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;        }</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;</div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a5ccf2c2d0163773ddde2118b1e917f7b">getInitializer</a>()) {</div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;defparam &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;.init_file = &quot;</span>;</div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span> &lt;&lt; R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a73346adbd0546b220dd207ba256fcf7a">getMifFileName</a>() &lt;&lt; <span class="stringliteral">&quot;\&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;        }</div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;    }</div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RAM_html_a5ccf2c2d0163773ddde2118b1e917f7b"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a5ccf2c2d0163773ddde2118b1e917f7b">legup::RAM::getInitializer</a></div><div class="ttdeci">const Constant * getInitializer() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00098">Ram.h:98</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a71f960e92f5d51960afe3c97541bf21fa2c5161f9c079275e802c6fe19f8f04b6"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa2c5161f9c079275e802c6fe19f8f04b6">legup::RAM::GLOBAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00132">Ram.h:132</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a0311818dd8bc12f9239292c4b78361ec"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">legup::RAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdoc">getName - get the verilog name of the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00031">Ram.cpp:31</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a200bbb56f70a95282bc39e5acd1c2176"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">legup::RAM::getNumInstances</a></div><div class="ttdeci">unsigned getNumInstances() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00086">Ram.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a4a8e30bfe0d64b92138268a98f5aaed6"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">legup::RAM::getValue</a></div><div class="ttdeci">const Value * getValue() const </div><div class="ttdoc">getValue - get the underlying LLVM Value stored in this ram </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00067">Ram.h:67</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a8e73aac405adc97728675057c6c25ef3"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">legup::RAM::getPhysicalRAM</a></div><div class="ttdeci">PhysicalRAM * getPhysicalRAM()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00138">Ram.h:138</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_aa1cab004a72ce474477e5d1816397609"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#aa1cab004a72ce474477e5d1816397609">legup::RAM::getElements</a></div><div class="ttdeci">unsigned getElements() const </div><div class="ttdoc">getElements - number of words in the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00076">Ram.h:76</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a07efc09a0035664edb08d2d01e66d19d"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a07efc09a0035664edb08d2d01e66d19d">legup::RAM::isROM</a></div><div class="ttdeci">bool isROM()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00114">Ram.h:114</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_acfd2eaf089bff00e0aab015a360a61e5"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">legup::RAM::isStruct</a></div><div class="ttdeci">bool isStruct() const </div><div class="ttdoc">isStruct() - return if the RAM uses byte enables (ie for structs) </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00101">Ram.h:101</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0f96966a9998ef6a0304ce5ac773ac8f"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0f96966a9998ef6a0304ce5ac773ac8f">legup::Allocation::usesGenericRAMs</a></div><div class="ttdeci">bool usesGenericRAMs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00167">Allocation.h:167</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_a8224665384adb95a9470ade6776c1e59"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">legup::PhysicalRAM::getNumWords</a></div><div class="ttdeci">unsigned getNumWords()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00246">Ram.h:246</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_adc706846e62fc6f4dcecde563b41aaef"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">legup::RAM::getScope</a></div><div class="ttdeci">SCOPE getScope() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00135">Ram.h:135</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a6b17657dfb693494c9ec6fdba97a6e81"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a6b17657dfb693494c9ec6fdba97a6e81">legup::RAM::getAddrWidth</a></div><div class="ttdeci">unsigned getAddrWidth() const </div><div class="ttdoc">getAddrWidth - get the ram address width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00070">Ram.h:70</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a73346adbd0546b220dd207ba256fcf7a"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a73346adbd0546b220dd207ba256fcf7a">legup::RAM::getMifFileName</a></div><div class="ttdeci">std::string getMifFileName() const </div><div class="ttdoc">getMifFileName - name of the mif file initialization </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00094">Ram.h:94</a></div></div>
<div class="ttc" id="namespacelegup_html_a10c8e773331fb57b023ad8cb26daf2cf"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a10c8e773331fb57b023ad8cb26daf2cf">legup::requiredBits</a></div><div class="ttdeci">unsigned requiredBits(unsigned max)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00327">Target/Verilog/utils.cpp:327</a></div></div>
<div class="ttc" id="namespacelegup_html_a2544f025e0bc2bfde1b0d13f4c8728d4"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a2544f025e0bc2bfde1b0d13f4c8728d4">legup::limitString</a></div><div class="ttdeci">void limitString(std::string &amp;s, unsigned limit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00776">Target/Verilog/utils.cpp:776</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_abbde62803ee090ab4481910eee4a8f97"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">legup::PhysicalRAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00253">Ram.h:253</a></div></div>
<div class="ttc" id="namespacelegup_html_a1dac1236db58cd81ab2e697f0207195b"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a1dac1236db58cd81ab2e697f0207195b">legup::getValueStr</a></div><div class="ttdeci">std::string getValueStr(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00125">Target/Verilog/utils.cpp:125</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html">legup::PhysicalRAM</a></div><div class="ttdoc">PhysicalRAM represents a ram holding multiple other rams with the same. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00231">Ram.h:231</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ab02b6480eec23882509401549a4a92b0"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">legup::RAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdoc">getDataWidth - get the ram data width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00073">Ram.h:73</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac2e33f3537c9c600ffffb1a2187dc33c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printRAMModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02380">2380</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;                                   {</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INFERRED_RAMS&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;        !<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ad3f55e9ffa3d1b25c7746f33518b8910">structsExistInCode</a>()) {</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;        <span class="comment">// inferred RAMs don&#39;t work when you have an uninitialized</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;        <span class="comment">// array. The Quartus synthesis directives are hard to parameterize.</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;        <span class="comment">// Instead just make a zero mif file called UNUSED.mif</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> ErrorInfo;</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> mifname = <span class="stringliteral">&quot;UNUSED.mif&quot;</span>;</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;        <a class="code" href="../../d3/dd4/classllvm_1_1raw__fd__ostream.html">raw_fd_ostream</a> <a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a>(mifname.c_str(), ErrorInfo, <a class="code" href="../../d7/d18/namespacellvm_1_1sys_1_1fs.html#a662978c0cdf81de0d448032f142a3695acce8e580a54a7eef3f0f939b01b24d3b">llvm::sys::fs::F_None</a>);</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;        <span class="keywordflow">if</span> (!ErrorInfo.empty()) {</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;            <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Error: &quot;</span> &lt;&lt; ErrorInfo &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(0);</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;        }</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;        <a class="code" href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">File</a> &lt;&lt; <span class="stringliteral">&quot;Depth = 1;\n&quot;</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;Width = 64;\n&quot;</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;Address_radix = dec;\n&quot;</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;Data_radix = hex;\n&quot;</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;Content\n&quot;</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;Begin\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;            <span class="comment">// even though we are missing entries here, Quartus will zero fill</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;            <span class="comment">// the rest by default</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;            <span class="stringliteral">&quot;0: 0;\n&quot;</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;End;\n&quot;</span>;</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a9513068f71993bfbc11d81907d2d0561">printInferredRAMModule</a>(<span class="comment">/*readonly=*/</span><span class="keyword">false</span>);</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a9513068f71993bfbc11d81907d2d0561">printInferredRAMModule</a>(<span class="comment">/*readonly=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a79c9cdc949a4adf5040023c50751c49e">isXilinxBoard</a>());</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aceedeef11975e7812a2fb456966c1d9e">printAltSyncRAMModule</a>(<span class="comment">/*readonly=*/</span><span class="keyword">false</span>);</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aceedeef11975e7812a2fb456966c1d9e">printAltSyncRAMModule</a>(<span class="comment">/*readonly=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    }</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d5f/raw__ostream_8cpp_source.html#l00671">raw_ostream.cpp:671</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aceedeef11975e7812a2fb456966c1d9e"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aceedeef11975e7812a2fb456966c1d9e">legup::VerilogWriter::printAltSyncRAMModule</a></div><div class="ttdeci">void printAltSyncRAMModule(bool readonly)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02417">VerilogWriter.cpp:2417</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a79c9cdc949a4adf5040023c50751c49e"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a79c9cdc949a4adf5040023c50751c49e">legup::LegupConfig::isXilinxBoard</a></div><div class="ttdeci">bool isXilinxBoard()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00309">LegupConfig.h:309</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a9513068f71993bfbc11d81907d2d0561"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a9513068f71993bfbc11d81907d2d0561">legup::VerilogWriter::printInferredRAMModule</a></div><div class="ttdeci">void printInferredRAMModule(bool readonly)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02227">VerilogWriter.cpp:2227</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ad3f55e9ffa3d1b25c7746f33518b8910"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ad3f55e9ffa3d1b25c7746f33518b8910">legup::Allocation::structsExistInCode</a></div><div class="ttdeci">bool structsExistInCode()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00328">Allocation.cpp:328</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1fs_html_a662978c0cdf81de0d448032f142a3695acce8e580a54a7eef3f0f939b01b24d3b"><div class="ttname"><a href="../../d7/d18/namespacellvm_1_1sys_1_1fs.html#a662978c0cdf81de0d448032f142a3695acce8e580a54a7eef3f0f939b01b24d3b">llvm::sys::fs::F_None</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d7a/FileSystem_8h_source.html#l00580">FileSystem.h:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMBuildAttrs_html_a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd"><div class="ttname"><a href="../../d3/d5d/namespacellvm_1_1ARMBuildAttrs.html#a7c1a2fb50eb1779d204a599368df2e3aaecf09ba70b320e04fec09afb59d502cd">llvm::ARMBuildAttrs::File</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d42/ARMBuildAttributes_8h_source.html#l00035">ARMBuildAttributes.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1raw__fd__ostream_html"><div class="ttname"><a href="../../d3/dd4/classllvm_1_1raw__fd__ostream.html">llvm::raw_fd_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00315">raw_ostream.h:315</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a80552d3c5eb7dcf4241d7a555cde4b9f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printRAMSignals </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03557">3557</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;                                                     {</div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a7710d3e4f6658cc1886135f8b9f0b428">getNumRAMs</a>() == 0)</div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;</div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;    <span class="comment">// if the altsynram is not storing struct, use the signal to check addr</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;    <span class="comment">// alignment</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;[2:0] select_not_struct&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;</div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a3c4a170adad38a539a0319bc1a38cf82">Allocation::const_phy_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a06ac8aad7356db29d8c26e379a99d4ec">phy_ram_begin</a>(),</div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;                                                e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afd028cbedb11d6726db2bbfc77b7c91a">phy_ram_end</a>();</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;             i != e; ++i) {</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;            <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *PR = *i;</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;</div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;            <span class="keywordtype">unsigned</span> datawidth = PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#add71883605b9b64ea85774626ad95e16">getDataWidth</a>();</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;            <span class="keywordflow">if</span> (PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">getNumWords</a>() == 0)</div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;</div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#abd927c064efc448dd23636d74199a814">printRAMSignalsHelper</a>(postfix, PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">getName</a>(), datawidth,</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;                                  <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#ac4caf65141177044d5fee4a336160bbb">getTag</a>()), PR-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#acc03879a0c5ecd5819cc1329fe134144">isStruct</a>());</div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;        }</div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;                                            e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;             i != e; ++i) {</div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;            <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;            <span class="keywordtype">unsigned</span> datawidth = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>();</div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;</div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;            <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;</div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;            <span class="comment">// there can be multiple instances of the RAM</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;            <span class="comment">// if it is used by parallel threads</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;            <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;                <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;                <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> tag = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ad70e3e474a9c851799c7166010788113">getTag</a>();</div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;                <span class="keywordflow">if</span> (numInstances != 1) {</div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;                    name += <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;                    tag += <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;                }</div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#abd927c064efc448dd23636d74199a814">printRAMSignalsHelper</a>(postfix, name, datawidth, <span class="stringliteral">&quot;`&quot;</span> + tag,</div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;                                      R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">isStruct</a>());</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;            }</div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;        }</div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;    }</div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;</div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad756d7f9ed519bb9d7061b012a59420c">printRAMTagCase</a>(postfix);</div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;    <span class="comment">// need to steer output based on previous tag</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#abba041a3840c12b859226c137c77874c">printPrevTagCase</a>(postfix);</div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;</div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#ab09307740a051ef9bf58895bd69656d4">getGlobalMemLatency</a>() &gt; 1) {</div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)\n&quot;</span>;</div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(*)\n&quot;</span>;</div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;    }</div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (!memory_controller_waitrequest)&quot;</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller_out_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;= memory_controller_out&quot;</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;memory_controller_enable_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &lt;= memory_controller_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;</div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)\n&quot;</span>;</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (!memory_controller_waitrequest)&quot;</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;for (j = 0; j &lt; ram_latency; j=j+1)\n&quot;</span>;</div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;</div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;        <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;            <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> name = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;            <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;                name += <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;</div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[j+1]&quot;</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;                                                             <span class="stringliteral">&quot; &lt;= select_&quot;</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;                &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[j];\n&quot;</span>;</div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;        }</div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;    }</div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;</div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span>;</div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;        <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;            <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> name = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;            <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;                name += <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0]&quot;</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;                                                             <span class="stringliteral">&quot; &lt;= select_&quot;</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;                &lt;&lt; name &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;        }</div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;    }</div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;</div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;    <span class="comment">// debugging</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">       Out &lt;&lt; &quot;always @(*)\n&quot; &lt;&lt;</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">       &quot;$display(\&quot;memory_controller_out=%d prevTag=%d\&quot;, &quot; &lt;&lt;</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment">       &quot;memory_controller_out, prevTag);\n&quot;;</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment">       */</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RAM_html_a0311818dd8bc12f9239292c4b78361ec"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">legup::RAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdoc">getName - get the verilog name of the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00031">Ram.cpp:31</a></div></div>
<div class="ttc" id="namespacelegup_html_ab09307740a051ef9bf58895bd69656d4"><div class="ttname"><a href="../../da/d91/namespacelegup.html#ab09307740a051ef9bf58895bd69656d4">legup::getGlobalMemLatency</a></div><div class="ttdeci">int getGlobalMemLatency()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00706">Target/Verilog/utils.cpp:706</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a200bbb56f70a95282bc39e5acd1c2176"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">legup::RAM::getNumInstances</a></div><div class="ttdeci">unsigned getNumInstances() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00086">Ram.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_abd927c064efc448dd23636d74199a814"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#abd927c064efc448dd23636d74199a814">legup::VerilogWriter::printRAMSignalsHelper</a></div><div class="ttdeci">void printRAMSignalsHelper(std::string postfix, std::string name, unsigned datawidth, std::string tag, bool isStruct)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03500">VerilogWriter.cpp:3500</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab174bbdb08aa1379ad4814a9da901747"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">legup::VerilogWriter::stripRAM</a></div><div class="ttdeci">bool stripRAM(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02800">VerilogWriter.cpp:2800</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad756d7f9ed519bb9d7061b012a59420c"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad756d7f9ed519bb9d7061b012a59420c">legup::VerilogWriter::printRAMTagCase</a></div><div class="ttdeci">void printRAMTagCase(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03469">VerilogWriter.cpp:3469</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_abba041a3840c12b859226c137c77874c"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#abba041a3840c12b859226c137c77874c">legup::VerilogWriter::printPrevTagCase</a></div><div class="ttdeci">void printPrevTagCase(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03691">VerilogWriter.cpp:3691</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a7710d3e4f6658cc1886135f8b9f0b428"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a7710d3e4f6658cc1886135f8b9f0b428">legup::Allocation::getNumRAMs</a></div><div class="ttdeci">unsigned getNumRAMs() const </div><div class="ttdoc">getNumRAMs - return the number of RAM objects </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00156">Allocation.h:156</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_ac4caf65141177044d5fee4a336160bbb"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#ac4caf65141177044d5fee4a336160bbb">legup::PhysicalRAM::getTag</a></div><div class="ttdeci">int getTag() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00257">Ram.h:257</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_acfd2eaf089bff00e0aab015a360a61e5"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">legup::RAM::isStruct</a></div><div class="ttdeci">bool isStruct() const </div><div class="ttdoc">isStruct() - return if the RAM uses byte enables (ie for structs) </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00101">Ram.h:101</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_a8224665384adb95a9470ade6776c1e59"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">legup::PhysicalRAM::getNumWords</a></div><div class="ttdeci">unsigned getNumWords()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00246">Ram.h:246</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_adc706846e62fc6f4dcecde563b41aaef"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">legup::RAM::getScope</a></div><div class="ttdeci">SCOPE getScope() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00135">Ram.h:135</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afd028cbedb11d6726db2bbfc77b7c91a"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afd028cbedb11d6726db2bbfc77b7c91a">legup::Allocation::phy_ram_end</a></div><div class="ttdeci">phy_ram_iterator phy_ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00095">Allocation.h:95</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">legup::RAM::LOCAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00130">Ram.h:130</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a3c4a170adad38a539a0319bc1a38cf82"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a3c4a170adad38a539a0319bc1a38cf82">legup::Allocation::const_phy_ram_iterator</a></div><div class="ttdeci">PhyRamListType::const_iterator const_phy_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00091">Allocation.h:91</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_add71883605b9b64ea85774626ad95e16"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#add71883605b9b64ea85774626ad95e16">legup::PhysicalRAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00249">Ram.h:249</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ad70e3e474a9c851799c7166010788113"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ad70e3e474a9c851799c7166010788113">legup::RAM::getTag</a></div><div class="ttdeci">std::string getTag() const </div><div class="ttdoc">getTag - get the name of the tag `define variable </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00044">Ram.h:44</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_abbde62803ee090ab4481910eee4a8f97"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">legup::PhysicalRAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00253">Ram.h:253</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_acc03879a0c5ecd5819cc1329fe134144"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#acc03879a0c5ecd5819cc1329fe134144">legup::PhysicalRAM::isStruct</a></div><div class="ttdeci">bool isStruct() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00271">Ram.h:271</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html">legup::PhysicalRAM</a></div><div class="ttdoc">PhysicalRAM represents a ram holding multiple other rams with the same. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00231">Ram.h:231</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ab02b6480eec23882509401549a4a92b0"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">legup::RAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdoc">getDataWidth - get the ram data width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00073">Ram.h:73</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a06ac8aad7356db29d8c26e379a99d4ec"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a06ac8aad7356db29d8c26e379a99d4ec">legup::Allocation::phy_ram_begin</a></div><div class="ttdeci">phy_ram_iterator phy_ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00093">Allocation.h:93</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abd927c064efc448dd23636d74199a814"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printRAMSignalsHelper </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>datawidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03500">3500</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;                                                         {</div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;    <span class="comment">// wire select_ALTSYNRAM1_a;</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;    <span class="comment">// assign select_ALTSYNRAM1_a = (tag_a ==`TAG_ALTSYNRAM1) ;</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire select_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = (tag&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; == &quot;</span> &lt;&lt; tag</div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;);\n&quot;</span>;</div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;    <span class="comment">// reg select_ALTSYNRAM1_a;</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [ram_latency:0] &quot;</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_reg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    <span class="comment">// if the altsynram is not storing struct, forward the output with full</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;    <span class="comment">// bitwidth to the</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;    <span class="comment">// big OR at the end of mem ctrl. Otherwise, add more signals for selecting</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;    <span class="comment">// different bytes.</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;    <span class="keywordflow">if</span> (!isStruct) {</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;</div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;        <span class="comment">// wire[31:0] memory_controller_ALTSYNRAM1_a;</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;        <span class="comment">// assign memory_controller_ALTSYNRAM1_a = {32{select_ALTSYNRAM1_a}} &amp;</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;        <span class="comment">// ALTSYNRAM1_out_a;</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire &quot;</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; datawidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;</div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = {&quot;</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;            &lt;&lt; datawidth &lt;&lt; <span class="stringliteral">&quot;{ select_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[ram_latency]}} &amp; &quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; datawidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;</div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;        <span class="comment">// if the altsynram is storing a struct,</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;        <span class="comment">// memory_controller_ALTSYNRAM_out_struct_a</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;        <span class="comment">// is added to store the full 64-bit output</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;        <span class="comment">// memory_controller_ALTSYNRAM_out_a</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;        <span class="comment">// then selects specific bits from</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;        <span class="comment">// memory_controller_ALTSYNRAM_out_struct_a.</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire &quot;</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; datawidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_out_struct&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;memory_controller_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_out_struct&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; = {&quot;</span> &lt;&lt; datawidth &lt;&lt; <span class="stringliteral">&quot;{ select_&quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_reg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;[ram_latency]}} &amp; &quot;</span> &lt;&lt; <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;    }</div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;}</div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4065f9ce39ce6b5b94f4fc485a5654e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printRAMTag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03306">3306</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;                                                         {</div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">stripRAM</a>(R))</div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    <span class="comment">// there can be multiple instances of the RAM</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;    <span class="comment">// if it is used by parallel threads</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;    <span class="keywordtype">unsigned</span> numInstances = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">getNumInstances</a>();</div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; numInstances; ++i) {</div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">getName</a>();</div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;        <span class="keywordflow">if</span> (numInstances != 1)</div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;            name += <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;        <span class="keywordtype">unsigned</span> datawidth = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">getDataWidth</a>();</div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;        <span class="keywordtype">unsigned</span> addresswidth = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a6b17657dfb693494c9ec6fdba97a6e81">getAddrWidth</a>();</div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;</div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;</div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;            <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *phyRAM = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">getPhysicalRAM</a>();</div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(phyRAM);</div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;            name = phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">getName</a>();</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;            addresswidth = <a class="code" href="../../da/d91/namespacelegup.html#a10c8e773331fb57b023ad8cb26daf2cf">requiredBits</a>(phyRAM-&gt;<a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">getNumWords</a>() - 1);</div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;        }</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;        <span class="keywordflow">if</span> (!R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">isStruct</a>()) {</div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;            <span class="comment">/*</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">           avalon_mem = memory_controller_address[5-1+2:0] + SRAM_offset;</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">           memory_controller_waitrequest = avalon_waitrequest;</span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">           avalon_read = memory_controller_enable &amp;</span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">           ~memory_controller_write_enable;</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">           avalon_write = memory_controller_enable &amp;</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="comment">           memory_controller_write_enable;</span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="comment">           avalon_data = memory_controller_in[32-1:0];</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="comment">           */</span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;            <span class="comment">// ignore lower bits if necessary</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;            <span class="keywordtype">int</span> bytes = datawidth / 8;</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;            <span class="keywordtype">int</span> ignore = (bytes == 0) ? 0 : (<span class="keywordtype">int</span>)<a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a">log2</a>(bytes);</div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;</div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;            <span class="comment">// ALTSYNRAM1_address_a =</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;            <span class="comment">// memory_controller_address_a[5-1+2:2]&amp;{5{select_ALTSYNRAM1}};</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_controller_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; [&quot;</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;                &lt;&lt; addresswidth &lt;&lt; <span class="stringliteral">&quot;-1+&quot;</span> &lt;&lt; ignore &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; ignore &lt;&lt; <span class="stringliteral">&quot;]&quot;</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; &amp; &quot;</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; addresswidth &lt;&lt; <span class="stringliteral">&quot;{select_&quot;</span> &lt;&lt; name &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;}}&quot;</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;            <span class="comment">// ALTSYNRAM1_write_enable_a = memory_controller_write_enable_a &amp;</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;            <span class="comment">// select_ALTSYNRAM1;</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_controller_write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; &amp; select_&quot;</span> &lt;&lt; name &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;            <span class="comment">// ALTSYNRAM1_in_a[32-1:0] = memory_controller_in_a[32-1:0] ;</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; [&quot;</span> &lt;&lt; datawidth</div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;-1:0] = memory_controller_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; datawidth</div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;-1:0];\n&quot;</span>;</div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;            <span class="comment">// all structs are 64 bits wide</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(datawidth == 64);</div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;</div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_controller_address&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[&quot;</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;                &lt;&lt; addresswidth + 3 &lt;&lt; <span class="stringliteral">&quot;-1:3] &amp; &quot;</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; addresswidth &lt;&lt; <span class="stringliteral">&quot;{select_&quot;</span> &lt;&lt; name &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;}}&quot;</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;</div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = memory_controller_write_enable&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; &amp; select_&quot;</span> &lt;&lt; name &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d2/dd2/structindent.html">indent</a> &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; = 0;\n&quot;</span>;</div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;</div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d2/dd2/structindent.html">indent</a> &lt;&lt; <span class="stringliteral">&quot;case(memory_controller_size&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;</div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d2/dd2/structindent.html">indent</a> &lt;&lt; <span class="stringliteral">&quot;\t3:\n&quot;</span>;</div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[64-1:0] = memory_controller_in&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[64-1:0];\n&quot;</span>;</div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = 8&#39;b11111111;\n&quot;</span>;</div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;</div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t2:\n&quot;</span>;</div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\tif (memory_controller_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; [2:2] == 0)\n&quot;</span>;</div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[32-1:0] = memory_controller_in&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[32-1:0];\n&quot;</span>;</div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = 8&#39;b00001111;\n&quot;</span>;</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span>;</div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\telse\n&quot;</span>;</div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[64-1:32] = memory_controller_in&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[32-1:0];\n&quot;</span>;</div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; = 8&#39;b11110000;\n&quot;</span>;</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\tend\n&quot;</span>;</div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t1:\n&quot;</span>;</div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\tcase (memory_controller_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[2:1])\n&quot;</span>;</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/dca/dwarfdump-test4-part1_8cc.html#aa888519f7b6707707b5b5dc3f1eb8055">c</a> = 0; <a class="code" href="../../d1/dca/dwarfdump-test4-part1_8cc.html#aa888519f7b6707707b5b5dc3f1eb8055">c</a> &lt; 4; <a class="code" href="../../d1/dca/dwarfdump-test4-part1_8cc.html#aa888519f7b6707707b5b5dc3f1eb8055">c</a>++) {</div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t&quot;</span> &lt;&lt; <a class="code" href="../../d1/dca/dwarfdump-test4-part1_8cc.html#aa888519f7b6707707b5b5dc3f1eb8055">c</a> &lt;&lt; <span class="stringliteral">&quot;:\n&quot;</span>;</div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[&quot;</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;                    &lt;&lt; ((c * 16) + 16) &lt;&lt; <span class="stringliteral">&quot;-1:&quot;</span> &lt;&lt; (<a class="code" href="../../d1/dca/dwarfdump-test4-part1_8cc.html#aa888519f7b6707707b5b5dc3f1eb8055">c</a> * 16) &lt;&lt; <span class="stringliteral">&quot;] &quot;</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;= memory_controller_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[16-1:0];\n&quot;</span>;</div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;= 8&#39;d&quot;</span> &lt;&lt; (3 &lt;&lt; (<a class="code" href="../../d1/dca/dwarfdump-test4-part1_8cc.html#aa888519f7b6707707b5b5dc3f1eb8055">c</a> * 2)) &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span>;</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;            }</div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d2/dd2/structindent.html">indent</a> &lt;&lt; <span class="stringliteral">&quot;\t\tendcase\n&quot;</span>;</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span>;</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t0:\n&quot;</span>;</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\tcase (memory_controller_address&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;[2:0])\n&quot;</span>;</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 8; i++) {</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t&quot;</span> &lt;&lt; i &lt;&lt; <span class="stringliteral">&quot;:\n&quot;</span>;</div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\tbegin\n&quot;</span>;</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[&quot;</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;                    &lt;&lt; 8 * (i + 1) &lt;&lt; <span class="stringliteral">&quot;-1:&quot;</span> &lt;&lt; 8 * i &lt;&lt; <span class="stringliteral">&quot;] = &quot;</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;memory_controller_in&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[8-1:0];\n&quot;</span>;</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\t\t&quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;_byteena&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;8&#39;d&quot;</span> &lt;&lt; (1 &lt;&lt; i) &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\t\t\tend\n&quot;</span>;</div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;            }</div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;\tendcase\n&quot;</span>;</div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; indent &lt;&lt; <span class="stringliteral">&quot;endcase\n&quot;</span>;</div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;        }</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;        <span class="comment">// debugging</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;        <span class="comment">// Out &lt;&lt; &quot;always @(posedge clk)&quot; &lt;&lt; &quot;\n&quot;;</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;        <span class="comment">// Out &lt;&lt; indent0 &lt;&lt;</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;        <span class="comment">// &quot;$display(\&quot;addr:%x\&quot;,memory_controller_address);\n&quot;;</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;        <span class="comment">/*</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">           Out &lt;&lt; indent &lt;&lt; &quot;$display(\&quot;&quot; &lt;&lt; name &lt;&lt; &quot;_address&quot; &lt;&lt;</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">                &quot;: %d we: %d in: %d out: %d\&quot;,&quot; &lt;&lt;</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">           name &lt;&lt; &quot;_address,&quot; &lt;&lt;</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment">           name &lt;&lt; &quot;_write_enable,&quot; &lt;&lt;</span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">           name &lt;&lt; &quot;_in,&quot; &lt;&lt;</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment">           name &lt;&lt; &quot;_out);\n&quot;;</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">           */</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;    }</div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;}</div>
<div class="ttc" id="structindent_html"><div class="ttname"><a href="../../d2/dd2/structindent.html">indent</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d96/YAMLBench_8cpp_source.html#l00055">YAMLBench.cpp:55</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a0311818dd8bc12f9239292c4b78361ec"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a0311818dd8bc12f9239292c4b78361ec">legup::RAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdoc">getName - get the verilog name of the ram </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2c/Ram_8cpp_source.html#l00031">Ram.cpp:31</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a200bbb56f70a95282bc39e5acd1c2176"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a200bbb56f70a95282bc39e5acd1c2176">legup::RAM::getNumInstances</a></div><div class="ttdeci">unsigned getNumInstances() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00086">Ram.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab174bbdb08aa1379ad4814a9da901747"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab174bbdb08aa1379ad4814a9da901747">legup::VerilogWriter::stripRAM</a></div><div class="ttdeci">bool stripRAM(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02800">VerilogWriter.cpp:2800</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a8e73aac405adc97728675057c6c25ef3"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">legup::RAM::getPhysicalRAM</a></div><div class="ttdeci">PhysicalRAM * getPhysicalRAM()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00138">Ram.h:138</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa881ba9a89b3bc1f75154c0b3e4abea7a">llvm::LibFunc::log2</a></div><div class="ttdoc">double log2(double x); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00378">TargetLibraryInfo.h:378</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7d7c5d55b77087515318cc7501e73231"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">legup::VerilogWriter::indent0</a></div><div class="ttdeci">std::string indent0</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">VerilogWriter.h:196</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_acfd2eaf089bff00e0aab015a360a61e5"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#acfd2eaf089bff00e0aab015a360a61e5">legup::RAM::isStruct</a></div><div class="ttdeci">bool isStruct() const </div><div class="ttdoc">isStruct() - return if the RAM uses byte enables (ie for structs) </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00101">Ram.h:101</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_a8224665384adb95a9470ade6776c1e59"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#a8224665384adb95a9470ade6776c1e59">legup::PhysicalRAM::getNumWords</a></div><div class="ttdeci">unsigned getNumWords()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00246">Ram.h:246</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a6b17657dfb693494c9ec6fdba97a6e81"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a6b17657dfb693494c9ec6fdba97a6e81">legup::RAM::getAddrWidth</a></div><div class="ttdeci">unsigned getAddrWidth() const </div><div class="ttdoc">getAddrWidth - get the ram address width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00070">Ram.h:70</a></div></div>
<div class="ttc" id="namespacelegup_html_a10c8e773331fb57b023ad8cb26daf2cf"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a10c8e773331fb57b023ad8cb26daf2cf">legup::requiredBits</a></div><div class="ttdeci">unsigned requiredBits(unsigned max)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00327">Target/Verilog/utils.cpp:327</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html_abbde62803ee090ab4481910eee4a8f97"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html#abbde62803ee090ab4481910eee4a8f97">legup::PhysicalRAM::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00253">Ram.h:253</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html">legup::PhysicalRAM</a></div><div class="ttdoc">PhysicalRAM represents a ram holding multiple other rams with the same. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00231">Ram.h:231</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_ab02b6480eec23882509401549a4a92b0"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#ab02b6480eec23882509401549a4a92b0">legup::RAM::getDataWidth</a></div><div class="ttdeci">unsigned getDataWidth() const </div><div class="ttdoc">getDataWidth - get the ram data width in bits </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00073">Ram.h:73</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="dwarfdump-test4-part1_8cc_html_aa888519f7b6707707b5b5dc3f1eb8055"><div class="ttname"><a href="../../d1/dca/dwarfdump-test4-part1_8cc.html#aa888519f7b6707707b5b5dc3f1eb8055">c</a></div><div class="ttdeci">int c()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dca/dwarfdump-test4-part1_8cc_source.html#l00002">dwarfdump-test4-part1.cc:2</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad756d7f9ed519bb9d7061b012a59420c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printRAMTagCase </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03469">3469</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;                                                     {</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)&quot;</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    std::set&lt;PhysicalRAM *&gt; visited;</div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">Allocation::const_ram_iterator</a> ram = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">ram_begin</a>(),</div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;                                        e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">ram_end</a>();</div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;         ram != e; ++ram) {</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;        <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *ram;</div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;        <span class="keywordflow">if</span> (R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">getScope</a>() == <a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">RAM::LOCAL</a>)</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;</div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;GROUP_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;            <a class="code" href="../../de/d26/classlegup_1_1PhysicalRAM.html">PhysicalRAM</a> *phyRAM = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">getPhysicalRAM</a>();</div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(phyRAM);</div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;            <span class="keywordflow">if</span> (visited.count(phyRAM))</div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;            visited.insert(phyRAM);</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;        }</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4065f9ce39ce6b5b94f4fc485a5654e3">printRAMTag</a>(R, postfix);</div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;    }</div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a8e73aac405adc97728675057c6c25ef3"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a8e73aac405adc97728675057c6c25ef3">legup::RAM::getPhysicalRAM</a></div><div class="ttdeci">PhysicalRAM * getPhysicalRAM()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00138">Ram.h:138</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afcd9e377efef125a29f03db2cb7c9258"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afcd9e377efef125a29f03db2cb7c9258">legup::Allocation::ram_end</a></div><div class="ttdeci">ram_iterator ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00086">Allocation.h:86</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_aadacf9d9fc81e28defb38ad6cf790082"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#aadacf9d9fc81e28defb38ad6cf790082">legup::Allocation::ram_begin</a></div><div class="ttdeci">ram_iterator ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00084">Allocation.h:84</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4065f9ce39ce6b5b94f4fc485a5654e3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4065f9ce39ce6b5b94f4fc485a5654e3">legup::VerilogWriter::printRAMTag</a></div><div class="ttdeci">void printRAMTag(RAM *R, std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03306">VerilogWriter.cpp:3306</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RAM_html_adc706846e62fc6f4dcecde563b41aaef"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#adc706846e62fc6f4dcecde563b41aaef">legup::RAM::getScope</a></div><div class="ttdeci">SCOPE getScope() const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00135">Ram.h:135</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html_a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a71f960e92f5d51960afe3c97541bf21fa417a49191657a48ddf5a61eaede3f67a">legup::RAM::LOCAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00130">Ram.h:130</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac993ebe1b078688c633e3da8bf96c7cb"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac993ebe1b078688c633e3da8bf96c7cb">legup::Allocation::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00082">Allocation.h:82</a></div></div>
<div class="ttc" id="classlegup_1_1PhysicalRAM_html"><div class="ttname"><a href="../../de/d26/classlegup_1_1PhysicalRAM.html">legup::PhysicalRAM</a></div><div class="ttdoc">PhysicalRAM represents a ram holding multiple other rams with the same. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00231">Ram.h:231</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afc03e6e3ba91a3b8b90e378a61bf7d0d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool legup::VerilogWriter::printReturnValSignals </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>return64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isParallel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05872">5872</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;                                                           {</div>
<div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;</div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../db/d53/classllvm_1_1Type.html">Type</a> *ret = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a26ccf11b81c01a45cb40137c775f7cad">getReturnType</a>();</div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;    <span class="comment">// CPU reading from Accelerator</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;    <span class="keywordtype">bool</span> voidtype = <span class="keyword">true</span>;</div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;    <span class="keywordflow">if</span> (ret-&gt;<a class="code" href="../../db/d53/classllvm_1_1Type.html#a8e08dfcb75ff1b4b38c352bc0d9db223">getTypeID</a>() != Type::VoidTyID) {</div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;        voidtype = <span class="keyword">false</span>;</div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;    }</div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;</div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;    <span class="keywordflow">if</span> (!voidtype) {</div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\tif (finish)\n&quot;</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\treturn_val &lt;= return_val_wire;\n&quot;</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;    }</div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;    <span class="comment">// If this is a parallel accelerator</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;    <span class="keywordflow">if</span> (isParallel) {</div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;        <span class="comment">// print out always block for polling</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (read_status_asserted) //for polling\n&quot;</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata &lt;= 1;\n&quot;</span>;</div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;        <span class="comment">// if this is not a void function</span></div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;        <span class="keywordflow">if</span> (!voidtype) {</div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;            <span class="comment">// print out signals to return data</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;            <span class="keywordflow">if</span> (return64) {</div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse if (read_data_asserted_lo) //to return data\n&quot;</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = return_val[31:0];\n&quot;</span>;</div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse if (read_data_asserted_hi)\n&quot;</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = return_val[63:32];\n&quot;</span>;</div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse if (read_data_asserted_lo) //to return data\n&quot;</span></div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = return_val;\n&quot;</span>;</div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;            }</div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;        }</div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse\n&quot;</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = 0;\n&quot;</span></div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;        <span class="comment">// if this is a sequential accelerator</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;        <span class="comment">// if this is not a void function</span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;        <span class="keywordflow">if</span> (!voidtype) {</div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;            <span class="comment">// print out always block to return data</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;            <span class="keywordflow">if</span> (return64) {</div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (read_data_asserted_lo) //to return data\n&quot;</span></div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = return_val[31:0];\n&quot;</span>;</div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse if (read_data_asserted_hi)\n&quot;</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = return_val[63:32];\n&quot;</span>;</div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (read_data_asserted_lo) //to return data\n&quot;</span></div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = return_val;\n&quot;</span>;</div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;            }</div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\telse\n&quot;</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;\t\tavs_s1_readdata = 0;\n&quot;</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;        }</div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;    }</div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;</div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;    <span class="keywordflow">return</span> voidtype;</div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1Function_html_a26ccf11b81c01a45cb40137c775f7cad"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a26ccf11b81c01a45cb40137c775f7cad">llvm::Function::getReturnType</a></div><div class="ttdeci">Type * getReturnType() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd4/Function_8cpp_source.html#l00214">Function.cpp:214</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a8e08dfcb75ff1b4b38c352bc0d9db223"><div class="ttname"><a href="../../db/d53/classllvm_1_1Type.html#a8e08dfcb75ff1b4b38c352bc0d9db223">llvm::Type::getTypeID</a></div><div class="ttdeci">TypeID getTypeID() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/db7/Type_8h_source.html#l00134">Type.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="../../db/d53/classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/db7/Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac50c8c8cec659c7b29b35ecdf354c891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printRTL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *&#160;</td>
          <td class="paramname"><em>rtl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06538">6538</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;                                                 {</div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;</div>
<div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;    this-&gt;rtl = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>;</div>
<div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;</div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">getName</a>();</div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;    <span class="comment">// Only print an include if verilog is already defined (custom)</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a3ecbf5cbf092c33db678d37d1fc04ee1">isCustomVerilog</a>(name)) {</div>
<div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;    }</div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a198b88515da8ff44acd3a14a20ecb07f">printModuleHeader</a>();</div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;</div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97e379865551432128b1cfd41fc5baae">RTLModule::const_module_iterator</a> i = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a95156f143823c8570ae88a8deadbf2d1">instances_begin</a>(),</div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;                                          e = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a1bf7182c4407ef606a5392ae53f75408">instances_end</a>();</div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f31586b37d8456fdffd1919b3adbcf">printModuleInstance</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a>, *i);</div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;    }</div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;</div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;PRINT_FUNCTION_START_FINISH&quot;</span>)) {</div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge start)\n&quot;</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t$display(\&quot;Cycle: %d Function: &quot;</span> &lt;&lt; name</div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; Start\&quot;, ($time-50)/20);\n&quot;</span></div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;always@(posedge finish)\n&quot;</span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t$display(\&quot;Cycle: %d Function: &quot;</span> &lt;&lt; name</div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;            &lt;&lt; <span class="stringliteral">&quot; Finish\&quot;, ($time-50)/20);\n&quot;</span>;</div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;    }</div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;</div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;LOCAL_RAMS&quot;</span>)) {</div>
<div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// Local Rams\n&quot;</span>;</div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a07df90b2a366691023cf9acbac19ef56">RTLModule::const_ram_iterator</a> i = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ac1cb1975f2d3568d96c786e597261e5f">local_ram_begin</a>(),</div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;                                           e = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a141f13026449bd7a21dcfc14aff8f265">local_ram_end</a>();</div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;             i != e; ++i) {</div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;            <a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R = *i;</div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c8856e628c8c35a2bbc64ca59691c9">printRamInstance</a>(R);</div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;        }</div>
<div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;    }</div>
<div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;</div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a58b20ba39eab22b4333dfe562bdb5a08">getPreamble</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;</div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;    <span class="comment">// print unsynthesizable statements ($display, $finish, etc)</span></div>
<div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4caf4d4f332a2af24ce02dd8785d5da7">printSignal</a>(rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">getUnsynthesizableSignal</a>());</div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;</div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;    <span class="comment">// print signals</span></div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a6e3eaa7d9dc6d86b4971e33fa318f8c7">signals_begin</a>(),</div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;                                          e = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ad2d7aeaa31357a6251f49b73a488ac75">signals_end</a>();</div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4caf4d4f332a2af24ce02dd8785d5da7">printSignal</a>(*i);</div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;    }</div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;</div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">RTLModule::const_signal_iterator</a> i = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">port_begin</a>(),</div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;                                          e = rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">port_end</a>();</div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4caf4d4f332a2af24ce02dd8785d5da7">printSignal</a>(*i);</div>
<div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;    }</div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;</div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; rtl-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">getBody</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;</div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endmodule &quot;</span></div>
<div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a141f13026449bd7a21dcfc14aff8f265"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a141f13026449bd7a21dcfc14aff8f265">legup::RTLModule::local_ram_end</a></div><div class="ttdeci">ram_iterator local_ram_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00400">RTL.h:400</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ac970114e1564728824791ffb1e070d50"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">legup::RTLModule::getBody</a></div><div class="ttdeci">const std::string &amp; getBody() const </div><div class="ttdoc">body gets printed at the end of the module </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00456">RTL.h:456</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a6e3eaa7d9dc6d86b4971e33fa318f8c7"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a6e3eaa7d9dc6d86b4971e33fa318f8c7">legup::RTLModule::signals_begin</a></div><div class="ttdeci">signal_iterator signals_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00382">RTL.h:382</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a3ecbf5cbf092c33db678d37d1fc04ee1"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a3ecbf5cbf092c33db678d37d1fc04ee1">legup::LegupConfig::isCustomVerilog</a></div><div class="ttdeci">bool isCustomVerilog(const Function &amp;F) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00428">LegupConfig.h:428</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a58b20ba39eab22b4333dfe562bdb5a08"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a58b20ba39eab22b4333dfe562bdb5a08">legup::RTLModule::getPreamble</a></div><div class="ttdeci">const std::string &amp; getPreamble() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00453">RTL.h:453</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a2fe8c607ea5610ec42257fc768f2fe0d"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">legup::RTLModule::getUnsynthesizableSignal</a></div><div class="ttdeci">const RTLSignal * getUnsynthesizableSignal() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00352">RTL.h:352</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ac1cb1975f2d3568d96c786e597261e5f"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ac1cb1975f2d3568d96c786e597261e5f">legup::RTLModule::local_ram_begin</a></div><div class="ttdeci">ram_iterator local_ram_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00398">RTL.h:398</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4caf4d4f332a2af24ce02dd8785d5da7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4caf4d4f332a2af24ce02dd8785d5da7">legup::VerilogWriter::printSignal</a></div><div class="ttdeci">void printSignal(const RTLSignal *signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06992">VerilogWriter.cpp:6992</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac4f31586b37d8456fdffd1919b3adbcf"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f31586b37d8456fdffd1919b3adbcf">legup::VerilogWriter::printModuleInstance</a></div><div class="ttdeci">void printModuleInstance(std::stringstream &amp;Out, const RTLModule *mod)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06622">VerilogWriter.cpp:6622</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a97200b5a70a558b16a9539cb66727897"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a97200b5a70a558b16a9539cb66727897">legup::RTLModule::const_signal_iterator</a></div><div class="ttdeci">std::vector&lt; RTLSignal * &gt;::const_iterator const_signal_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00368">RTL.h:368</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a0891b0c0a400d8241cccd97fd933ee56"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a0891b0c0a400d8241cccd97fd933ee56">legup::RTLModule::port_end</a></div><div class="ttdeci">signal_iterator port_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00374">RTL.h:374</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a1bf7182c4407ef606a5392ae53f75408"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a1bf7182c4407ef606a5392ae53f75408">legup::RTLModule::instances_end</a></div><div class="ttdeci">module_iterator instances_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00389">RTL.h:389</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a198b88515da8ff44acd3a14a20ecb07f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a198b88515da8ff44acd3a14a20ecb07f">legup::VerilogWriter::printModuleHeader</a></div><div class="ttdeci">void printModuleHeader()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06430">VerilogWriter.cpp:6430</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ad2d7aeaa31357a6251f49b73a488ac75"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ad2d7aeaa31357a6251f49b73a488ac75">legup::RTLModule::signals_end</a></div><div class="ttdeci">signal_iterator signals_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00384">RTL.h:384</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ab7af633863cfe43d379fd77a957baeb1"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ab7af633863cfe43d379fd77a957baeb1">legup::RTLModule::port_begin</a></div><div class="ttdeci">signal_iterator port_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00372">RTL.h:372</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a07df90b2a366691023cf9acbac19ef56"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a07df90b2a366691023cf9acbac19ef56">legup::RTLModule::const_ram_iterator</a></div><div class="ttdeci">RamListType::const_iterator const_ram_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00396">RTL.h:396</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a57c8856e628c8c35a2bbc64ca59691c9"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a57c8856e628c8c35a2bbc64ca59691c9">legup::VerilogWriter::printRamInstance</a></div><div class="ttdeci">void printRamInstance(RAM *R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03001">VerilogWriter.cpp:3001</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a95156f143823c8570ae88a8deadbf2d1"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a95156f143823c8570ae88a8deadbf2d1">legup::RTLModule::instances_begin</a></div><div class="ttdeci">module_iterator instances_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00387">RTL.h:387</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a312b82b3e55cdc93b8ad8b9f6c014559"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a312b82b3e55cdc93b8ad8b9f6c014559">legup::RTLModule::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00356">RTL.h:356</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a97e379865551432128b1cfd41fc5baae"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a97e379865551432128b1cfd41fc5baae">legup::RTLModule::const_module_iterator</a></div><div class="ttdeci">std::vector&lt; RTLModule * &gt;::const_iterator const_module_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00370">RTL.h:370</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4caf4d4f332a2af24ce02dd8785d5da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSignal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>signal</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06992">6992</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;                                                       {</div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;    <span class="keywordflow">if</span> (signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1faf3183bf3914ae9328fa964f8bb5f9">getNumDrivers</a>() == 0)</div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;</div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;    <span class="keywordtype">bool</span> reg = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afd608083ea9a9484689b0d1cd07eb3f0">isReg</a>();</div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;    <span class="keywordtype">unsigned</span> sigWidth = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">numBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;</div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;    <span class="comment">// use non-blocking assignment for  logic</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> assignOp = <span class="stringliteral">&quot;&lt;=&quot;</span>;</div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;    <span class="keywordflow">if</span> (signal == <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">getUnsynthesizableSignal</a>()) {</div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;/* Unsynthesizable Statements */\n&quot;</span>;</div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span>;</div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tif (!memory_controller_waitrequest) begin\n&quot;</span>;</div>
<div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;        <span class="keywordflow">if</span> (reg) {</div>
<div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk) begin\n&quot;</span>;</div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;            <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *defaultDriver = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad4a92534fc15aa0040ca149463311409">getDefaultDriver</a>();</div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;            <span class="keywordflow">if</span> (defaultDriver) {</div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;                <span class="comment">// ie. memory_controller_enable as a default of 0</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; assignOp &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(defaultDriver, sigWidth);</div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;            }</div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*) begin\n&quot;</span>;</div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;            <span class="comment">// use blocking assignment for combinational logic</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;            assignOp = <span class="stringliteral">&quot;=&quot;</span>;</div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;            <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *defaultDriver = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad4a92534fc15aa0040ca149463311409">getDefaultDriver</a>();</div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;            <span class="keywordflow">if</span> (defaultDriver) {</div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;                <span class="comment">// ie. memory_controller_enable as a default of 0</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; assignOp &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(defaultDriver, sigWidth);</div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;            }</div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;        }</div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;    }</div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;</div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;    <span class="comment">// there is only a single driver</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;    <span class="keywordflow">if</span> (signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">getNumConditions</a>() == 0) {</div>
<div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;</div>
<div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a8b513fac754af5b581c294ebab110c8a">printComments</a>(signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ab674aaa2e1595cd8964d7d990a4b930c">getInst</a>(0));</div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;</div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *driver = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">getDriver</a>(0);</div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(driver);</div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; assignOp &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(driver, sigWidth);</div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a262870fb43f776e8caceaa088eb79ec2">printAlwaysTrigger</a>(signal, driver);</div>
<div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7c232c1224ea75b47adfb8dccb97abe7">printConditions</a>(signal, assignOp);</div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;    }</div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;</div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_ab674aaa2e1595cd8964d7d990a4b930c"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#ab674aaa2e1595cd8964d7d990a4b930c">legup::RTLSignal::getInst</a></div><div class="ttdeci">Instruction * getInst(unsigned i) const </div><div class="ttdoc">Get the Instruction of the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00171">RTL.h:171</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7c232c1224ea75b47adfb8dccb97abe7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7c232c1224ea75b47adfb8dccb97abe7">legup::VerilogWriter::printConditions</a></div><div class="ttdeci">void printConditions(const RTLSignal *signal, std::string assignOp)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06976">VerilogWriter.cpp:6976</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a262870fb43f776e8caceaa088eb79ec2"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a262870fb43f776e8caceaa088eb79ec2">legup::VerilogWriter::printAlwaysTrigger</a></div><div class="ttdeci">void printAlwaysTrigger(const RTLSignal *signal, const RTLSignal *driver)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06688">VerilogWriter.cpp:6688</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a1faf3183bf3914ae9328fa964f8bb5f9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1faf3183bf3914ae9328fa964f8bb5f9">legup::RTLSignal::getNumDrivers</a></div><div class="ttdeci">unsigned getNumDrivers() const </div><div class="ttdoc">Get the number of driving RTLSignals. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00191">RTL.h:191</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3d8376e0200ae9763e9c17a6ed9576d8"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">legup::VerilogWriter::printValue</a></div><div class="ttdeci">void printValue(const RTLSignal *sig, unsigned w=0, bool zeroExtend=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07160">VerilogWriter.cpp:7160</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_ad4a92534fc15aa0040ca149463311409"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#ad4a92534fc15aa0040ca149463311409">legup::RTLSignal::getDefaultDriver</a></div><div class="ttdeci">const RTLSignal * getDefaultDriver() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00188">RTL.h:188</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a453167d9b7dc8b4978b0292e6dc2b839"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a453167d9b7dc8b4978b0292e6dc2b839">legup::RTLSignal::getDriver</a></div><div class="ttdeci">const RTLSignal * getDriver(unsigned i) const </div><div class="ttdoc">Get the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00158">RTL.h:158</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a2fe8c607ea5610ec42257fc768f2fe0d"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">legup::RTLModule::getUnsynthesizableSignal</a></div><div class="ttdeci">const RTLSignal * getUnsynthesizableSignal() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00352">RTL.h:352</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a026d69120aeff09e77f6366ee465e6c1"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">legup::RTLWidth::numBits</a></div><div class="ttdeci">unsigned numBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00083">RTL.cpp:83</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a8b513fac754af5b581c294ebab110c8a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a8b513fac754af5b581c294ebab110c8a">legup::VerilogWriter::printComments</a></div><div class="ttdeci">void printComments(const Instruction *I, std::string prefix=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07046">VerilogWriter.cpp:7046</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afdb2389c6e144983d7e27203b79e15d5"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">legup::RTLSignal::getNumConditions</a></div><div class="ttdeci">unsigned getNumConditions() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00192">RTL.h:192</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afd608083ea9a9484689b0d1cd07eb3f0"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afd608083ea9a9484689b0d1cd07eb3f0">legup::RTLSignal::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">Is the RTLSignal a register? </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00152">RTL.cpp:152</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="acbb4c471f57c3dfdd729bf3c6ffbcc54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSignalConditionForInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06874">6874</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;                                                                            {</div>
<div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> assignOp = <span class="stringliteral">&quot;&lt;=&quot;</span>;</div>
<div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;</div>
<div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;    <span class="keywordflow">if</span> (signal != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">getUnsynthesizableSignal</a>() &amp;&amp; !signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afd608083ea9a9484689b0d1cd07eb3f0">isReg</a>()) {</div>
<div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;        assignOp = <span class="stringliteral">&quot;=&quot;</span>;</div>
<div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;    }</div>
<div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;</div>
<div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">getNumConditions</a>(); ++i) {</div>
<div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;</div>
<div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> *I = signal-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#ab674aaa2e1595cd8964d7d990a4b930c">getInst</a>(i);</div>
<div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;        <span class="keywordflow">if</span> (I != Instr)</div>
<div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;</div>
<div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a827d99cfeea7b57891e3c3ef917e69ed">printIndividualCondition</a>(signal, i, assignOp, <span class="keyword">false</span>);</div>
<div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;    }</div>
<div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_ab674aaa2e1595cd8964d7d990a4b930c"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#ab674aaa2e1595cd8964d7d990a4b930c">legup::RTLSignal::getInst</a></div><div class="ttdeci">Instruction * getInst(unsigned i) const </div><div class="ttdoc">Get the Instruction of the ith driving RTLSignal. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00171">RTL.h:171</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="../../d2/d88/classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/def/Instruction_8h_source.html#l00032">Instruction.h:32</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a2fe8c607ea5610ec42257fc768f2fe0d"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a2fe8c607ea5610ec42257fc768f2fe0d">legup::RTLModule::getUnsynthesizableSignal</a></div><div class="ttdeci">const RTLSignal * getUnsynthesizableSignal() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00352">RTL.h:352</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a827d99cfeea7b57891e3c3ef917e69ed"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a827d99cfeea7b57891e3c3ef917e69ed">legup::VerilogWriter::printIndividualCondition</a></div><div class="ttdeci">void printIndividualCondition(const RTLSignal *signal, int conditionNum, std::string assignOp, bool printCmnts)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06894">VerilogWriter.cpp:6894</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afdb2389c6e144983d7e27203b79e15d5"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afdb2389c6e144983d7e27203b79e15d5">legup::RTLSignal::getNumConditions</a></div><div class="ttdeci">unsigned getNumConditions() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00192">RTL.h:192</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_afd608083ea9a9484689b0d1cd07eb3f0"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#afd608083ea9a9484689b0d1cd07eb3f0">legup::RTLSignal::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">Is the RTLSignal a register? </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00152">RTL.cpp:152</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af429f563862e65ac49dee88d73c89e72"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool legup::VerilogWriter::printSignalDeclarations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>arg_bitwidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05013">5013</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;                                                                          {</div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;</div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../db/d53/classllvm_1_1Type.html">Type</a> *ret = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a26ccf11b81c01a45cb40137c775f7cad">getReturnType</a>();</div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;    <span class="keywordtype">bool</span> return64 = <span class="keyword">false</span>;</div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire finish;\n&quot;</span>;</div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;    <span class="keywordflow">if</span> (!(ret-&gt;<a class="code" href="../../db/d53/classllvm_1_1Type.html#af5c7041df3ad5edffe5da17b5264c1fc">isVoidTy</a>())) {</div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;        <span class="keywordflow">if</span> (ret-&gt;<a class="code" href="../../db/d53/classllvm_1_1Type.html#a2eba483f5cc876e824aa6c085736086b">isPointerTy</a>()) {</div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [31:0] return_val_wire;\n&quot;</span>;</div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [31:0] return_val;\n&quot;</span>;</div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;            <span class="keywordtype">unsigned</span> bitwidth = <a class="code" href="../../da/d91/namespacelegup.html#ac7fd2be2f9a9b81715f0a60c18a4bf47">getBitWidth</a>(ret);</div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;            <span class="keywordflow">if</span> (bitwidth == 64) {</div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire read_data_asserted_hi;\n&quot;</span>;</div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;                return64 = <span class="keyword">true</span>;</div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;            }</div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;</div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [&quot;</span> &lt;&lt; bitwidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] return_val_wire;\n&quot;</span>;</div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; bitwidth - 1 &lt;&lt; <span class="stringliteral">&quot;:0] return_val;\n&quot;</span>;</div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;        }</div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;    }</div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;</div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire clk;\n&quot;</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire reset;\n&quot;</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire start;\n&quot;</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire stall_cpu;\n&quot;</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire unstall_cpu;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;        <span class="comment">//  &quot;reg unstall_cpu;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;        <span class="stringliteral">&quot;wire memory_controller_waitrequest;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;        <span class="comment">//  &quot;reg memory_controller_waitrequest_reg;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;        <span class="stringliteral">&quot;wire av_waitrequest;\n&quot;</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg start_reg;\n&quot;</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg finish_reg;\n&quot;</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg finish_reg_dly;\n&quot;</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg done;\n&quot;</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire read_data_asserted_lo;\n&quot;</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire read_status_asserted;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;        <span class="comment">//&quot;reg [1:0] memory_controller_state;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;        <span class="stringliteral">&quot;reg memory_controller_state;\n&quot;</span> &lt;&lt;</div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;</div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;        <span class="comment">//&quot;localparam MEMORY_ACCESS_LATENCY = 2;\n&quot;;</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;        <span class="stringliteral">&quot;localparam MEMORY_ACCESS_LATENCY = 1;\n&quot;</span>;</div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae10977c451c930519e418b9185c8f5ff">printMemorySignalDeclarations</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae10977c451c930519e418b9185c8f5ff">printMemorySignalDeclarations</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;    }</div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;</div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;localparam state_a = 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;localparam state_b = 1&#39;b1;\n&quot;</span>;</div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">    Out &lt;&lt; &quot;localparam stateIDLE = 2&#39;b00;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment">    &quot;localparam stateFIRST = 2&#39;b01;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">    &quot;localparam stateSECOND = 2&#39;b10;\n&quot;;*/</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;</div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7eb782cae126a04e89892ed2443e9cb4">printArgumentSignalDeclarations</a>(F, arg_bitwidth);</div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;    <span class="keywordflow">return</span> return64;</div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1Function_html_a26ccf11b81c01a45cb40137c775f7cad"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a26ccf11b81c01a45cb40137c775f7cad">llvm::Function::getReturnType</a></div><div class="ttdeci">Type * getReturnType() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd4/Function_8cpp_source.html#l00214">Function.cpp:214</a></div></div>
<div class="ttc" id="namespacelegup_html_ac7fd2be2f9a9b81715f0a60c18a4bf47"><div class="ttname"><a href="../../da/d91/namespacelegup.html#ac7fd2be2f9a9b81715f0a60c18a4bf47">legup::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth(const Type *T)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00451">Target/Verilog/utils.cpp:451</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae10977c451c930519e418b9185c8f5ff"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae10977c451c930519e418b9185c8f5ff">legup::VerilogWriter::printMemorySignalDeclarations</a></div><div class="ttdeci">void printMemorySignalDeclarations(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05098">VerilogWriter.cpp:5098</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7eb782cae126a04e89892ed2443e9cb4"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7eb782cae126a04e89892ed2443e9cb4">legup::VerilogWriter::printArgumentSignalDeclarations</a></div><div class="ttdeci">void printArgumentSignalDeclarations(const Function *F, std::vector&lt; int &gt; &amp;arg_bitwidth)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05072">VerilogWriter.cpp:5072</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="../../db/d53/classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/db7/Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a2eba483f5cc876e824aa6c085736086b"><div class="ttname"><a href="../../db/d53/classllvm_1_1Type.html#a2eba483f5cc876e824aa6c085736086b">llvm::Type::isPointerTy</a></div><div class="ttdeci">bool isPointerTy() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/db7/Type_8h_source.html#l00217">Type.h:217</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_af5c7041df3ad5edffe5da17b5264c1fc"><div class="ttname"><a href="../../db/d53/classllvm_1_1Type.html#af5c7041df3ad5edffe5da17b5264c1fc">llvm::Type::isVoidTy</a></div><div class="ttdeci">bool isVoidTy() const </div><div class="ttdoc">isVoidTy - Return true if this is &#39;void&#39;. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/db7/Type_8h_source.html#l00137">Type.h:137</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab47ab4a6d71aeebaaf832a6fec7f193b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSimpleMemoryController </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9dab50c53a9428f85a8f2e856d74c581"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printStartDoneSignals </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05537">5537</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;                                          {</div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;</div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\nalways @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tstart_reg &lt;= start;\n&quot;</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (reset)\n&quot;</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tfinish_reg &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse\n&quot;</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tfinish_reg &lt;= done &amp; !memory_controller_waitrequest;\n&quot;</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tfinish_reg_dly &lt;= finish_reg;\n&quot;</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">    Out &lt;&lt; &quot;\nalways @(posedge clk)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment">    &quot;begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">    &quot;\tstart_reg &lt;= start;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="comment">    &quot;\tif (reset)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">    &quot;\t\tfinish_reg &lt;= 1&#39;b0;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="comment">    &quot;\telse if (!av_waitrequest)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="comment">    &quot;\t\tfinish_reg &lt;= done;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment">    &quot;\tfinish_reg_dly &lt;= finish_reg;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="comment">    &quot;end\n&quot;;</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\tif (reset || start)\n&quot;</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tdone &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\telse if (finish)\n&quot;</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tdone &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="comment">        Out &lt;&lt; &quot;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment">        &quot;always @(posedge clk)\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment">        &quot;begin\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment">        &quot;\tmemory_controller_waitrequest_reg &lt;=</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="comment">       memory_controller_waitrequest;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">        &quot;\tunstall_cpu &lt;= finish_reg &amp; memory_controller_waitrequest_reg &amp;</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">       !memory_controller_waitrequest;\n&quot;&lt;&lt;</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment">        &quot;end\n\n&quot;;</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign unstall_cpu = finish_reg &amp; !finish_reg_dly;\n&quot;</span>;</div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign stall_cpu = start;\n\n&quot;</span>;</div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a375ed130e4b83a56b1d36bf04c6bbdde"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSyncCtrlCoreInstances </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04331">4331</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;                                               {</div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;</div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;    <span class="comment">// instantiate lock modules</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;    <span class="keywordtype">int</span> index = 0;</div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> syncType;</div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;    <span class="comment">// for (std::set&lt;int&gt;::iterator it = syncMap[&quot;lock&quot;].begin(); it !=</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;    <span class="comment">// syncMap[&quot;lock&quot;].end(); it++) {</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;    <span class="keywordflow">for</span> (std::map&lt;std::string, int&gt;::iterator it = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.begin();</div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;         it != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end(); it++) {</div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;        syncType = (*it).first;</div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;        index = (*it).second;</div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; index; i++) {</div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;            <span class="keywordflow">if</span> (syncType == <span class="stringliteral">&quot;lock&quot;</span>)</div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a8ba560c7d8626aa3a7db6610c002098e">printLockInstance</a>(i);</div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (syncType == <span class="stringliteral">&quot;barrier&quot;</span>)</div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a479f8ccb8bbcc6e007d72b3efab747f0">printBarrierInstance</a>(i);</div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;        }</div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;    }</div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae91d92d7d9ee328c1e3b8cc841727fb7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">legup::VerilogWriter::syncMap</a></div><div class="ttdeci">std::map&lt; std::string, int &gt; syncMap</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00204">VerilogWriter.h:204</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a8ba560c7d8626aa3a7db6610c002098e"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a8ba560c7d8626aa3a7db6610c002098e">legup::VerilogWriter::printLockInstance</a></div><div class="ttdeci">void printLockInstance(int lockIndex)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00681">VerilogWriter.cpp:681</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a479f8ccb8bbcc6e007d72b3efab747f0"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a479f8ccb8bbcc6e007d72b3efab747f0">legup::VerilogWriter::printBarrierInstance</a></div><div class="ttdeci">void printBarrierInstance(int barrierIndex)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l00702">VerilogWriter.cpp:702</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9caf38b9bca3fdb8234775ba8b178908"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSyncCtrlCoresVariables </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04303">4303</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;                                                {</div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;</div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName, syncType;</div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;    <span class="keywordtype">int</span> index;</div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;    <span class="comment">// create wires for each lock core</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;    <span class="keywordflow">for</span> (std::map&lt;std::string, int&gt;::iterator it = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.begin();</div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;         it != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end(); it++) {</div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;        syncType = (*it).first;</div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;        index = (*it).second;</div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; index; i++) {</div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;            instanceName = syncType + <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_address;\n&quot;</span>;</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_enable;\n&quot;</span>;</div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_write_enable;\n&quot;</span>;</div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;            <span class="keywordflow">if</span> (syncType == <span class="stringliteral">&quot;barrier&quot;</span>) {</div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span> &lt;&lt; instanceName</div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;_in;\n&quot;</span>;</div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;                    &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_out;\n&quot;</span>;</div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_in;\n&quot;</span>;</div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_out;\n&quot;</span>;</div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;            }</div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;        }</div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;    }</div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae91d92d7d9ee328c1e3b8cc841727fb7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">legup::VerilogWriter::syncMap</a></div><div class="ttdeci">std::map&lt; std::string, int &gt; syncMap</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00204">VerilogWriter.h:204</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1d1d8b42b146764430405c40766d149f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSyncCtrlModuleHeader </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04072">4072</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;                                              {</div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`timescale 1 ns / 1 ns\n&quot;</span>;</div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module synchronization_controller&quot;</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;clk,&quot;</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reset,&quot;</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_address,&quot;</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_enable,&quot;</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_write_enable,&quot;</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_in,&quot;</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;</div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;    <span class="comment">// Check if we should remove the register on the synchronization controller</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;    <span class="comment">// output. If so set the output to be the wire instead of the reg.</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">duplicate_load_reg</a>()) {</div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_out&quot;</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_out_reg_reg&quot;</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;    }</div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a419097b419964e152f2ce4b12cc90075"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">legup::LegupConfig::duplicate_load_reg</a></div><div class="ttdeci">bool duplicate_load_reg()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00343">LegupConfig.h:343</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af206c3ccde572b7b0978f77e894c9c73"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSyncCtrlSignals </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04147">4147</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;                                         {</div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;</div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;    <span class="keywordtype">bool</span> lockUsed = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.find(<span class="stringliteral">&quot;lock&quot;</span>) != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end();</div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;    <span class="keywordtype">bool</span> barrierUsed = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.find(<span class="stringliteral">&quot;barrier&quot;</span>) != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end();</div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;    <span class="keywordflow">if</span> (lockUsed) {</div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [6:0] tag_lock;\n&quot;</span>;</div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign tag_lock = &quot;</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_address[11:5];\n&quot;</span>;</div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;</div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire lock_access;\n&quot;</span>;</div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign lock_access = &quot;</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_address[18:12] == 0;\n&quot;</span>;</div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;    }</div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;</div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;    <span class="keywordflow">if</span> (barrierUsed) {</div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [6:0] tag_barrier;\n&quot;</span>;</div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign tag_barrier = &quot;</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_address[18:12];\n&quot;</span>;</div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire barrier_access;\n&quot;</span>;</div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign barrier_access = &quot;</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_address[11:5] == 0;\n&quot;</span>;</div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;    }</div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;</div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire synchronization_status_address;\n&quot;</span>;</div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign synchronization_status_address = &quot;</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_address[4];\n\n&quot;</span>;</div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;</div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;    <span class="keywordtype">int</span> index;</div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName, syncType;</div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;    <span class="keywordflow">for</span> (std::map&lt;std::string, int&gt;::iterator it = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.begin();</div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;         it != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end(); it++) {</div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;        syncType = (*it).first;</div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;        index = (*it).second;</div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; index; i++) {</div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;            instanceName = syncType + <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;            <span class="comment">// wire select_lock;</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;            <span class="comment">// assign select_lock = (tag_lock == 0) ;</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire select_&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot; = (tag_&quot;</span> &lt;&lt; syncType</div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; == &quot;</span>;</div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;            <span class="keywordflow">if</span> (syncType == <span class="stringliteral">&quot;lock&quot;</span>) {</div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i) &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (syncType == <span class="stringliteral">&quot;barrier&quot;</span>) {</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;                <span class="comment">// for barriers, the tag starts at 1</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i + 1) &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;            }</div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;            <span class="comment">// make sure it&#39;s not accessing another type of</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;            <span class="comment">// synchronization core</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &amp; &quot;</span> &lt;&lt; syncType &lt;&lt; <span class="stringliteral">&quot;_access;\n&quot;</span>;</div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;</div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;            <span class="comment">// wire synchronization_controller_syncCore_out;</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;            <span class="comment">// assign synchronization_controller_syncCore_out = select_syncCore</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;            <span class="comment">// &amp; syncCore_out_a;</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;            <span class="keywordflow">if</span> (syncType == <span class="stringliteral">&quot;barrier&quot;</span>) {</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;                       <span class="stringliteral">&quot;synchronization_controller_&quot;</span> &lt;&lt; instanceName</div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;_out;\n&quot;</span>;</div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;</div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_&quot;</span> &lt;&lt; instanceName</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;_out = {`MEMORY_CONTROLLER_DATA_SIZE{select_&quot;</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;                    &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;}} &amp; &quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_out;\n&quot;</span>;</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire synchronization_controller_&quot;</span> &lt;&lt; instanceName</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;_out;\n&quot;</span>;</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;</div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;synchronization_controller_&quot;</span> &lt;&lt; instanceName</div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;_out = select_&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot; &amp; &quot;</span> &lt;&lt; instanceName</div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;_out;\n&quot;</span>;</div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;            }</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;        }</div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;    }</div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;</div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;    <span class="keywordflow">for</span> (std::map&lt;std::string, int&gt;::iterator it = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.begin();</div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;         it != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end(); it++) {</div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;        syncType = (*it).first;</div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a146ca6107b93358faff799f22b51f2e1">printSyncTagCase</a>(syncType);</div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;    }</div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)\n&quot;</span>;</div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tsynchronization_controller_out = 1&#39;b0&quot;</span>;</div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;    <span class="comment">// synchronization_controller_out_a =  synchronization_controller_Core1_out</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;    <span class="comment">// | synchronization_controller_Core2_out;</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;    <span class="keywordflow">for</span> (std::map&lt;std::string, int&gt;::iterator it = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.begin();</div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;         it != <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>.end(); it++) {</div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;        syncType = (*it).first;</div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;        index = (*it).second;</div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; index; i++) {</div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;            instanceName = syncType + <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(i);</div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; | synchronization_controller_&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_out&quot;</span>;</div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;        }</div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;    }</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;</div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;    <span class="comment">// register the output twice to match the 2 cycle memory access latency</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span>;</div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tsynchronization_controller_out_reg &lt;= &quot;</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_out;\n&quot;</span>;</div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\tsynchronization_controller_out_reg_reg &lt;= &quot;</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_out_reg;\n&quot;</span>;</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end&quot;</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae91d92d7d9ee328c1e3b8cc841727fb7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">legup::VerilogWriter::syncMap</a></div><div class="ttdeci">std::map&lt; std::string, int &gt; syncMap</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00204">VerilogWriter.h:204</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a146ca6107b93358faff799f22b51f2e1"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a146ca6107b93358faff799f22b51f2e1">legup::VerilogWriter::printSyncTagCase</a></div><div class="ttdeci">void printSyncTagCase(std::string syncType)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04287">VerilogWriter.cpp:4287</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3957055353b8aede76a9cfff1dba7e55"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSyncCtrlVariables </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04112">4112</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;                                           {</div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input clk;\n&quot;</span>;</div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input reset;\n&quot;</span>;</div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_address;\n&quot;</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input synchronization_controller_enable;\n&quot;</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;input synchronization_controller_write_enable;\n&quot;</span>;</div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;</div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    <span class="comment">// synchronization_controller_out_prev is used for storing</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    <span class="comment">// the the previous output value if the synchronization controller</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;    <span class="comment">// is not reading new values.</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_in;\n&quot;</span>;</div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;</div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;    <span class="comment">// Check whether we should have an output register to the mem controller</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">duplicate_load_reg</a>()) {</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;        <span class="comment">// Output is the wire not the reg now</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out_reg;\n&quot;</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out;\n\n&quot;</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out_reg_reg;\n\n&quot;</span>;</div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out_reg;\n&quot;</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out_reg_reg;\n&quot;</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out;\n\n&quot;</span>;</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    }</div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a419097b419964e152f2ce4b12cc90075"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">legup::LegupConfig::duplicate_load_reg</a></div><div class="ttdeci">bool duplicate_load_reg()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00343">LegupConfig.h:343</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5751ba4701402fcb53a7d1ec410155b1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSynchronizationController </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04051">4051</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;                                                   {</div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;</div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;    <span class="comment">// print module declaration</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1d1d8b42b146764430405c40766d149f">printSyncCtrlModuleHeader</a>();</div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;</div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;    <span class="comment">// print module signals</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3957055353b8aede76a9cfff1dba7e55">printSyncCtrlVariables</a>();</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;    <span class="comment">// print wires for synchronization cores</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a9caf38b9bca3fdb8234775ba8b178908">printSyncCtrlCoresVariables</a>();</div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;</div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;    <span class="comment">// print steering logic</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#af206c3ccde572b7b0978f77e894c9c73">printSyncCtrlSignals</a>();</div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;</div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;    <span class="comment">// print each of the mutex/barriers instantiations</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a375ed130e4b83a56b1d36bf04c6bbdde">printSyncCtrlCoreInstances</a>();</div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;</div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endmodule &quot;</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a375ed130e4b83a56b1d36bf04c6bbdde"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a375ed130e4b83a56b1d36bf04c6bbdde">legup::VerilogWriter::printSyncCtrlCoreInstances</a></div><div class="ttdeci">void printSyncCtrlCoreInstances()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04331">VerilogWriter.cpp:4331</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a9caf38b9bca3fdb8234775ba8b178908"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a9caf38b9bca3fdb8234775ba8b178908">legup::VerilogWriter::printSyncCtrlCoresVariables</a></div><div class="ttdeci">void printSyncCtrlCoresVariables()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04303">VerilogWriter.cpp:4303</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_af206c3ccde572b7b0978f77e894c9c73"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#af206c3ccde572b7b0978f77e894c9c73">legup::VerilogWriter::printSyncCtrlSignals</a></div><div class="ttdeci">void printSyncCtrlSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04147">VerilogWriter.cpp:4147</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3957055353b8aede76a9cfff1dba7e55"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3957055353b8aede76a9cfff1dba7e55">legup::VerilogWriter::printSyncCtrlVariables</a></div><div class="ttdeci">void printSyncCtrlVariables()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04112">VerilogWriter.cpp:4112</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a1d1d8b42b146764430405c40766d149f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a1d1d8b42b146764430405c40766d149f">legup::VerilogWriter::printSyncCtrlModuleHeader</a></div><div class="ttdeci">void printSyncCtrlModuleHeader()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04072">VerilogWriter.cpp:4072</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a585ec64a980599f6a3aeb519c014ed1f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSynchronizationControllerInstance </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04023">4023</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;                                                           {</div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;</div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;synchronization_controller synchronization_controller_inst(\n&quot;</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.clk( clk ),\n&quot;</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.reset( reset ),\n&quot;</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.synchronization_controller_address( &quot;</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_address ),\n&quot;</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.synchronization_controller_enable( &quot;</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_enable ),\n&quot;</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.synchronization_controller_write_enable( &quot;</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_write_enable ),\n&quot;</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t.synchronization_controller_in( synchronization_controller_in &quot;</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;           <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;    <span class="comment">// Check if we should remove the register on the synchronization controller</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;    <span class="comment">// output. If so set the output to be the wire instead of the reg.</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">duplicate_load_reg</a>()) {</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.synchronization_controller_out( &quot;</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out )\n&quot;</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;.synchronization_controller_out_reg_reg( &quot;</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;               <span class="stringliteral">&quot;synchronization_controller_out )\n&quot;</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;);\n\n&quot;</span>;</div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;    }</div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a419097b419964e152f2ce4b12cc90075"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a419097b419964e152f2ce4b12cc90075">legup::LegupConfig::duplicate_load_reg</a></div><div class="ttdeci">bool duplicate_load_reg()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00343">LegupConfig.h:343</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0160011b5894d8415bcb8f382614f5f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSynchronizationControllerMuxLogic </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03957">3957</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;                                                           {</div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;</div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign synchronization_controller_address = &quot;</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;           <span class="stringliteral">&quot;flag_to_synchronizer_a? memory_controller_address_a : &quot;</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;           <span class="stringliteral">&quot;memory_controller_address_b;\n&quot;</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign synchronization_controller_enable = flag_to_synchronizer_a &quot;</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;           <span class="stringliteral">&quot;&amp; enable_a &amp; !write_enable_a | flag_to_synchronizer_b &amp; enable_b &amp; &quot;</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;           <span class="stringliteral">&quot;!write_enable_b;\n&quot;</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign synchronization_controller_write_enable = &quot;</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;           <span class="stringliteral">&quot;flag_to_synchronizer_a &amp; enable_a &amp; write_enable_a | &quot;</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;           <span class="stringliteral">&quot;flag_to_synchronizer_b &amp; enable_b &amp; write_enable_b;\n&quot;</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign synchronization_controller_in = flag_to_synchronizer_a? &quot;</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;           <span class="stringliteral">&quot;memory_controller_in_a : memory_controller_in_b;\n&quot;</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign data_from_memory_a = sync_controller_shiftreg_a[1]? &quot;</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_out: memory_controller_out_a;\n&quot;</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign data_from_memory_b = sync_controller_shiftreg_b[1]? &quot;</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_out: memory_controller_out_b;\n&quot;</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_enable_a = enable_a &amp; &quot;</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;           <span class="stringliteral">&quot;!flag_to_synchronizer_a;\n&quot;</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_enable_b = enable_b &amp; &quot;</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;           <span class="stringliteral">&quot;!flag_to_synchronizer_b;\n&quot;</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_write_enable_a = write_enable_a &amp; &quot;</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;           <span class="stringliteral">&quot;!flag_to_synchronizer_a;\n&quot;</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_write_enable_b = write_enable_b &amp; &quot;</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;           <span class="stringliteral">&quot;!flag_to_synchronizer_b;\n\n&quot;</span>;</div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a575691c88d08d358492e7cb4c20328a4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSynchronizationControllerShiftReg </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>postfix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03985">3985</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;                                                                       {</div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk)\n&quot;</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    if (!memory_controller_waitrequest)\n&quot;</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    begin\n&quot;</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        sync_controller_shiftreg&quot;</span> &lt;&lt; postfix</div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; &lt;= sync_controller_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &lt;&lt; 1;\n&quot;</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        if (flag_to_synchronizer&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; enable&quot;</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;        &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot; &amp; !write_enable&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;            sync_controller_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b1;\n&quot;</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;        else\n&quot;</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;            sync_controller_shiftreg&quot;</span> &lt;&lt; postfix &lt;&lt; <span class="stringliteral">&quot;[0] &lt;= 1&#39;b0;\n&quot;</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a749b44274450d2d4d6217d801b608e8a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSynchronizationControllerVariableDeclarations </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04002">4002</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;                                                                       {</div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [1:0] sync_controller_shiftreg_a;\n&quot;</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;reg [1:0] sync_controller_shiftreg_b;\n&quot;</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_from_memory_a;\n&quot;</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] data_from_memory_b;\n&quot;</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire enable_a;\n&quot;</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire enable_b;\n&quot;</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire write_enable_a;\n&quot;</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire write_enable_b;\n&quot;</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;        &lt;&lt;</div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;</div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;        <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;        <span class="stringliteral">&quot;synchronization_controller_address;\n&quot;</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire synchronization_controller_enable;\n&quot;</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire synchronization_controller_write_enable;\n&quot;</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_in;\n&quot;</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] &quot;</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;           <span class="stringliteral">&quot;synchronization_controller_out;\n\n&quot;</span>;</div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3f7de2b5090255871b289845fb6e5247"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSynchronizationControllerVariables </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03935">3935</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;                                                            {</div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;</div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;    <span class="comment">// declare signals needed for synchronization controller</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a749b44274450d2d4d6217d801b608e8a">printSynchronizationControllerVariableDeclarations</a>();</div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;</div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;    <span class="comment">// print flag to indicate access synchronization cores</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign flag_to_synchronizer_a = memory_controller_address_a[31];\n&quot;</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign flag_to_synchronizer_b = &quot;</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;           <span class="stringliteral">&quot;memory_controller_address_b[31];\n\n&quot;</span>;</div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;    <span class="comment">// print shift registers for synchronization cores</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;    <span class="comment">// when the MSB is 1, it means that 2 cycles have passed</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;    <span class="comment">// and that the read from synchronization controller needs to be used</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a575691c88d08d358492e7cb4c20328a4">printSynchronizationControllerShiftReg</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a575691c88d08d358492e7cb4c20328a4">printSynchronizationControllerShiftReg</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;    <span class="comment">// mux logic for synchronization controller signals</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;    <span class="comment">// assigns synchronization controller signals and memory controller signals</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;    <span class="comment">// for each port</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0160011b5894d8415bcb8f382614f5f4">printSynchronizationControllerMuxLogic</a>();</div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a575691c88d08d358492e7cb4c20328a4"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a575691c88d08d358492e7cb4c20328a4">legup::VerilogWriter::printSynchronizationControllerShiftReg</a></div><div class="ttdeci">void printSynchronizationControllerShiftReg(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03985">VerilogWriter.cpp:3985</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0160011b5894d8415bcb8f382614f5f4"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0160011b5894d8415bcb8f382614f5f4">legup::VerilogWriter::printSynchronizationControllerMuxLogic</a></div><div class="ttdeci">void printSynchronizationControllerMuxLogic()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l03957">VerilogWriter.cpp:3957</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a749b44274450d2d4d6217d801b608e8a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a749b44274450d2d4d6217d801b608e8a">legup::VerilogWriter::printSynchronizationControllerVariableDeclarations</a></div><div class="ttdeci">void printSynchronizationControllerVariableDeclarations()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04002">VerilogWriter.cpp:4002</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac696580d5460a68a5b41ae2a5e64f0db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSyncTag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::string&#160;</td>
          <td class="paramname"><em>syncType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> int&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04263">4263</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;                                                                          {</div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;</div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> instanceName = syncType + <span class="stringliteral">&quot;_inst&quot;</span> + <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(index);</div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;    <span class="comment">// syncCore_address = synchronization_controller_address &amp; select_syncCore;</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; instanceName</div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;_address = synchronization_status_address &amp; &quot;</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;    <span class="comment">// syncCore_enable = synchronization_controller_enable &amp; select_syncCore;</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_enable&quot;</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = synchronization_controller_enable &amp; &quot;</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;</div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;    <span class="comment">// syncCore_write_enable = synchronization_controller_write_enable &amp;</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;    <span class="comment">// select_syncCore;</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_write_enable&quot;</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = synchronization_controller_write_enable &amp; &quot;</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;select_&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;</div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;    <span class="comment">// syncCore_in_a = synchronization_controller_in;</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; instanceName &lt;&lt; <span class="stringliteral">&quot;_in&quot;</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;        &lt;&lt; <span class="stringliteral">&quot; = synchronization_controller_in;\n&quot;</span>;</div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;}</div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a146ca6107b93358faff799f22b51f2e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printSyncTagCase </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>syncType</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04287">4287</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;                                                       {</div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;</div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @(*)&quot;</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;</div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;    <span class="keywordtype">int</span> index = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>[syncType];</div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; index; i++) {</div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac696580d5460a68a5b41ae2a5e64f0db">printSyncTag</a>(syncType, i);</div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;    }</div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;</div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae91d92d7d9ee328c1e3b8cc841727fb7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">legup::VerilogWriter::syncMap</a></div><div class="ttdeci">std::map&lt; std::string, int &gt; syncMap</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00204">VerilogWriter.h:204</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac696580d5460a68a5b41ae2a5e64f0db"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac696580d5460a68a5b41ae2a5e64f0db">legup::VerilogWriter::printSyncTag</a></div><div class="ttdeci">void printSyncTag(const std::string syncType, const int index)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04263">VerilogWriter.cpp:4263</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a90d03da7bcb22b13ce24b3a9a6dd624c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printTop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04351">4351</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;                                              {</div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a666f1859f9dd09d7a56cc2eea1d4dc67">Allocation::const_define_iterator</a> i = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a66562dee47b06a9eab0850b978399698">define_begin</a>(),</div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;                                           e = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a3b963eaa24b07881a7ddebcf3bd07a6c">define_end</a>();</div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;         i != e; ++i) {</div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a> = i-&gt;first;</div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../d9/d2c/namespacebranch-range-01.html#ac87195e8ac6070583605b9acb315396e">value</a> = i-&gt;second;</div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;        <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> comment = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ab374afdd5e492de54be3ff8b74f01df5">getDefineComment</a>(name);</div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;        <span class="keywordflow">if</span> (!comment.empty()) {</div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;            <a class="code" href="../../da/d91/namespacelegup.html#a2544f025e0bc2bfde1b0d13f4c8728d4">limitString</a>(comment, 200);</div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// &quot;</span> &lt;&lt; comment &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;        }</div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;</div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`define &quot;</span> &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; value &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;    }</div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;</div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;    <span class="comment">// print top for hybrid flow</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>() || <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aadd479c39099e2b4649877928117acc3">printTopHybrid</a>(F, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#a0e546a5b10db14e5050125a9ffc8c281">getDataSize</a>());</div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;    }</div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;</div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// Turn off warning &#39;ignoring unsupported system task&#39;\n&quot;</span>;</div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// altera message_off 10175\n&quot;</span>;</div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;`timescale 1 ns / 1 ns\n&quot;</span>;</div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;module top\n&quot;</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t(\n&quot;</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tclk,\n&quot;</span>;</div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;</div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;    <a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">PropagatingSignals</a> *ps = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">getPropagatingSignals</a>();</div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;    std::vector&lt;PropagatingSignal *&gt; signals =</div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;        ps-&gt;<a class="code" href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">getPropagatingSignalsForFunctionNamed</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin();</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;         si != signals.end(); ++si) {</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;        <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;        <span class="keywordflow">if</span> (!(propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>()))</div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span>;</div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;    }</div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;</div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\tclk2x,\n&quot;</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tclk1x_follower,\n&quot;</span>;</div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;    }</div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t\treset,\n&quot;</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tstart,\n&quot;</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\tfinish,\n&quot;</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\twaitrequest,\n&quot;</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t\treturn_val&quot;</span>;</div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;</div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;        <span class="comment">// Add serial connections for debugger control, plus some signals to</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;        <span class="comment">// debug the debugger.</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tuart_rx,\n&quot;</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\tuart_tx,\n&quot;</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;,\n&quot;</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\t\thlsd_state&quot;</span>;</div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;    }</div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;</div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;\t);\n&quot;</span>;</div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input clk;\n&quot;</span>;</div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input clk2x;\n&quot;</span>;</div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input clk1x_follower;\n&quot;</span>;</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;    }</div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;</div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;PropagatingSignal *&gt;::iterator si = signals.begin();</div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;         si != signals.end(); ++si) {</div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;</div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;        <a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html">PropagatingSignal</a> *propSignal = *si;</div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;        <span class="keywordflow">if</span> (propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">stopsAtTopLevelModule</a>())</div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;</div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;        <span class="keywordflow">if</span> (propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#ad2a28091f16faaf92e6180bc0b357000">getType</a>() == <span class="stringliteral">&quot;input&quot;</span>) {</div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input &quot;</span>;</div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;        } <span class="keywordflow">else</span> { <span class="comment">// implies output here</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;output &quot;</span>;</div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;        }</div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;</div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a292291680ebd07f037f7fb6cb0baea38">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">str</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;            &lt;&lt; propSignal-&gt;<a class="code" href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">getName</a>() &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;    }</div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;</div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input reset;\n&quot;</span>;</div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input start;\n&quot;</span>;</div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;</div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;    <span class="comment">// NC changes...</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_DEBUG&quot;</span>) ||</div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;        <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_ONCHIP_BUG_DETECT_DEBUG&quot;</span>)) {</div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;output wire finish /* synthesis keep */;\n&quot;</span>;</div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;output wire finish;\n&quot;</span>;</div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;    }</div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;</div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input waitrequest;\n&quot;</span>;</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;output wire [31:0] return_val;\n&quot;</span>;</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;        <span class="comment">// Signals for active instance and current state</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;input uart_rx;\n&quot;</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;output uart_tx;\n&quot;</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;output [&quot;</span> &lt;&lt; (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">getInstanceIdBits</a>() - 1)</div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">getInstanceIdBits</a>() - 1)</div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;_r;\n&quot;</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;output [&quot;</span> &lt;&lt; (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#aa574499e5bdaa4e6c71039a9cb69d13b">getStateBits</a>() - 1) &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;            &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#aa574499e5bdaa4e6c71039a9cb69d13b">getStateBits</a>() - 1) &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;            &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;_r;\n&quot;</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;output [7:0] hlsd_state;\n&quot;</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;    }</div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;</div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac0a1bdaa7e28c2745d6d82021bb0e5d8">noSharedMemoryController</a>()) {</div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a04bfc63e5fe70df86507fc5f436913f2">printMemoryVariables</a>(<span class="keyword">true</span>);</div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;    }</div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;</div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;    <span class="comment">// NC changes...</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_DEBUG&quot;</span>) ||</div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;        <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;INSPECT_ONCHIP_BUG_DETECT_DEBUG&quot;</span>)) {</div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [32:0] cnt /* synthesis syn_noprune */&quot;</span>;</div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [32:0] counter /* synthesis syn_noprune */;\n&quot;</span>;</div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [1:0] start_cnt;\n&quot;</span>;</div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;initial begin\n&quot;</span>;</div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;counter &lt;= 32&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;start_cnt &lt;= 1&#39;b0;\n&quot;</span>;</div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @ (posedge clk )\n&quot;</span>;</div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;begin\n&quot;</span>;</div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (start)\n&quot;</span>;</div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;start_cnt = 1&#39;b1;\n&quot;</span>;</div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;if (start_cnt)\n&quot;</span>;</div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;counter = counter + 1&#39;b1;\n&quot;</span>;</div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;assign cnt = counter;\n&quot;</span>;</div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;    }</div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;</div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire debugger_start;\n&quot;</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;wire program_clk;\n&quot;</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;wire program_reset;\n&quot;</span>;</div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;</div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;        <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *fpMain = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">getModule</a>()-&gt;<a class="code" href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">getFunction</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;        <a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html">GenerateRTL</a> *<a class="code" href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a> = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">getGenerateRTL</a>(fpMain);</div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">getOptionTraceRegs</a>()) {</div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;            <span class="comment">// Forward registers to be traced from main to top-level ports</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [&quot;</span> &lt;&lt; (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a322f05b15291de791bf134c94463a2d4">getRegsTraceBits</a>() - 1)</div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;:0] &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a44ac141c8297556c9f1c749d09d79be1">DEBUG_SIGNAL_NAME_TRACE_REGS</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;wire &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a> &lt;&lt; <span class="stringliteral">&quot;_a;\n&quot;</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;wire &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a> &lt;&lt; <span class="stringliteral">&quot;_b;\n&quot;</span>;</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;</div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;            vector&lt;RTLDebugPort *&gt; *ports = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#a1a4129f87da6abb8238d247fe7cfcd6f">getDbgTracePorts</a>();</div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;            <span class="keywordflow">for</span> (vector&lt;RTLDebugPort *&gt;::iterator port_it = ports-&gt;begin(),</div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;                                                  port_end = ports-&gt;end();</div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;                 port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;                <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#abf5b09330d997eb9788319d3dccd143c">getHi</a>() &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#af4de3bf020c401c00fc47eb9150571bb">getLo</a>() &lt;&lt; <span class="stringliteral">&quot;] &quot;</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;            }</div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;        }</div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;</div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">getOptionPreserveOneHot</a>()) {</div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;            <span class="comment">// Forward all &quot;current_state&quot; signals from main to top-level ports</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;            vector&lt;RTLDebugPort *&gt; *ports = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">getDbgStatePorts</a>();</div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> port_it = ports-&gt;begin(), port_end = ports-&gt;end(); port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;                <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;wire [&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#abf5b09330d997eb9788319d3dccd143c">getHi</a>() &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#af4de3bf020c401c00fc47eb9150571bb">getLo</a>() &lt;&lt; <span class="stringliteral">&quot;] &quot;</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;reg [&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#abf5b09330d997eb9788319d3dccd143c">getHi</a>() &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#af4de3bf020c401c00fc47eb9150571bb">getLo</a>() &lt;&lt; <span class="stringliteral">&quot;] &quot;</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;                    &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;_r;\n&quot;</span>;</div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;            }</div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;        }</div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;assign main_memory_controller_waitrequest = waitrequest;\n&quot;</span>;</div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;    }</div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;/* synthesis translate_off */\n&quot;</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;assign memory_controller_waitrequest = waitrequest;\n&quot;</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;/* synthesis translate_on */\n\n&quot;</span>;</div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">        if (LEGUP_CONFIG-&gt;getParameterInt(&quot;TEST_WAITREQUEST&quot;)) {</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">            // keep the wait request high for 5 cycles, then low for 1 cycle and</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">            // repeat</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">            Out &lt;&lt; &quot;integer counter;\n&quot;;</span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="comment">            Out &lt;&lt; &quot;always @(posedge clk) begin\n&quot;;</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">            Out &lt;&lt; &quot;\n&quot;;</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    if (counter &lt; 5) begin\n&quot;;</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    memory_controller_waitrequest &lt;= 1;\n&quot;;</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    counter = counter + 1;\n&quot;;</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    end\n&quot;;</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    else\n&quot;;</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    begin\n&quot;;</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    memory_controller_waitrequest &lt;= 0;\n&quot;;</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    counter = 0;\n&quot;;</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">            Out &lt;&lt; &quot;    end\n&quot;;</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">            Out &lt;&lt; &quot;end\n&quot;;</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">        } else {</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="comment">            Out &lt;&lt; &quot;assign memory_controller_waitrequest = 0;\n\n&quot;;</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment">        }</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;always @ (posedge clk) begin\n&quot;</span>;</div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_r &lt;= &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;_r &lt;= &quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;</div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;        <span class="comment">// Add registers to all state signals</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;        <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *fpMain = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">getModule</a>()-&gt;<a class="code" href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">getFunction</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;        <a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html">GenerateRTL</a> *main = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">getGenerateRTL</a>(fpMain);</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;        vector&lt;RTLDebugPort *&gt; *ports = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">getDbgStatePorts</a>();</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> port_it = ports-&gt;begin(), port_end = ports-&gt;end(); port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;            <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;_r &lt;= &quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span>;</div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;        }</div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;</div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;        <span class="comment">// Add debugger core</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a1c31969a2a508472f55da0a18f040547">printDebuggerInstance</a>();</div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;</div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;        <span class="comment">// Add muxing of state machines into a single state</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">getOptionPreserveOneHot</a>())</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d399fa508929d6a9fb617df61482241">printDbgStateMuxer</a>();</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;        <span class="comment">// Instantiate trace scheduler for register tracing</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">getOptionTraceRegs</a>())</div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa8fef2723ec3ad0aa8358cc03ebb8a73">printTraceSchedulerInstance</a>();</div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;    }</div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;    <span class="comment">// instantiate memory controller</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac0a1bdaa7e28c2745d6d82021bb0e5d8">noSharedMemoryController</a>()) {</div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f75a2a2dd468cf35dae152ad3ee4e24">printMemoryControllerInstance</a>();</div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;    }</div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;</div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;    <span class="comment">// instantiate synchronization controller</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>) {</div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a585ec64a980599f6a3aeb519c014ed1f">printSynchronizationControllerInstance</a>();</div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;    }</div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;</div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;    <span class="comment">// check if the main function uses Pthreads</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;    <span class="keywordtype">bool</span> usesPthreads = <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#aa6164cd71dffbedb83b1b01be3e1b315">usesPthreadFunction</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;    <span class="comment">// instantiate main module</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a442512d9924f6c8a7ea9f5f429b3d5c0">printMainInstance</a>(usesPthreads);</div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;</div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;    <span class="comment">// print debugger</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a9c4b8d2211285c6259197056030b9dfa">isDebuggerUsed</a>()) {</div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;        <span class="comment">// make wires to match signal names used in debugger (signal names match</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;        <span class="comment">// hybrid case)</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aeae16d6947de6ff8d55e06a802d46930">printDebugModuleSignals</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;        <span class="comment">// instantiate debugger</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f49857e4aa360f6843d9e8ee5dbc45">printDebugModuleInstance</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aeae16d6947de6ff8d55e06a802d46930">printDebugModuleSignals</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f49857e4aa360f6843d9e8ee5dbc45">printDebugModuleInstance</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;        }</div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;    }</div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;</div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;endmodule\n\n&quot;</span>;</div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aadd479c39099e2b4649877928117acc3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aadd479c39099e2b4649877928117acc3">legup::VerilogWriter::printTopHybrid</a></div><div class="ttdeci">void printTopHybrid(const Function *F, unsigned dataSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04625">VerilogWriter.cpp:4625</a></div></div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">legup::RTLDebugPort</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00038">lib/Target/Verilog/Debug.h:38</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html_acf8c1ba8b0490e1926f517c3671b451c"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html#acf8c1ba8b0490e1926f517c3671b451c">legup::PropagatingSignals::getPropagatingSignalsForFunctionNamed</a></div><div class="ttdeci">std::vector&lt; PropagatingSignal * &gt; getPropagatingSignalsForFunctionNamed(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01228">Allocation.cpp:1228</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a0a7bd45d03a7c0b350c0fdd947be295e"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a0a7bd45d03a7c0b350c0fdd947be295e">legup::PropagatingSignal::stopsAtTopLevelModule</a></div><div class="ttdeci">bool stopsAtTopLevelModule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00406">Allocation.h:406</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_acb62f76754dd0c334ddae1a4e5bfc171"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">legup::Allocation::getModule</a></div><div class="ttdeci">Module * getModule() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00173">Allocation.h:173</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html_a1a4129f87da6abb8238d247fe7cfcd6f"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html#a1a4129f87da6abb8238d247fe7cfcd6f">legup::GenerateRTL::getDbgTracePorts</a></div><div class="ttdeci">std::vector&lt; RTLDebugPort * &gt; * getDbgTracePorts()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00196">GenerateRTL.h:196</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_af4de3bf020c401c00fc47eb9150571bb"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#af4de3bf020c401c00fc47eb9150571bb">legup::RTLWidth::getLo</a></div><div class="ttdeci">std::string getLo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00090">RTL.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00071">Function.h:71</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a1c31969a2a508472f55da0a18f040547"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a1c31969a2a508472f55da0a18f040547">legup::VerilogWriter::printDebuggerInstance</a></div><div class="ttdeci">void printDebuggerInstance()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07513">VerilogWriter.cpp:7513</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a9c4b8d2211285c6259197056030b9dfa"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a9c4b8d2211285c6259197056030b9dfa">legup::LegupConfig::isDebuggerUsed</a></div><div class="ttdeci">bool isDebuggerUsed()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00504">LegupConfig.h:504</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html_abbe054f10bb6d59016b69545c8d4be79"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">legup::GenerateRTL::getDbgStatePorts</a></div><div class="ttdeci">std::vector&lt; RTLDebugPort * &gt; * getDbgStatePorts()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00198">GenerateRTL.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac0a1bdaa7e28c2745d6d82021bb0e5d8"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac0a1bdaa7e28c2745d6d82021bb0e5d8">legup::Allocation::noSharedMemoryController</a></div><div class="ttdeci">bool noSharedMemoryController()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00440">Allocation.cpp:440</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_ac02bcd201db96b3f07af1e4ceb6a1f04"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_TRACE_REGS_EN</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00036">lib/Target/Verilog/Debug.h:36</a></div></div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html_a158e5a1cb45e8d276fa040b63ba65ead"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">legup::RTLDebugPort::getSignal</a></div><div class="ttdeci">RTLSignal * getSignal()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00054">lib/Target/Verilog/Debug.h:54</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a442512d9924f6c8a7ea9f5f429b3d5c0"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a442512d9924f6c8a7ea9f5f429b3d5c0">legup::VerilogWriter::printMainInstance</a></div><div class="ttdeci">void printMainInstance(const bool usesPthreads)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05940">VerilogWriter.cpp:5940</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aa8fef2723ec3ad0aa8358cc03ebb8a73"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aa8fef2723ec3ad0aa8358cc03ebb8a73">legup::VerilogWriter::printTraceSchedulerInstance</a></div><div class="ttdeci">void printTraceSchedulerInstance()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07472">VerilogWriter.cpp:7472</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a44ac141c8297556c9f1c749d09d79be1"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a44ac141c8297556c9f1c749d09d79be1">DEBUG_SIGNAL_NAME_TRACE_REGS</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_TRACE_REGS</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00035">lib/Target/Verilog/Debug.h:35</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_ad2a28091f16faaf92e6180bc0b357000"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#ad2a28091f16faaf92e6180bc0b357000">legup::PropagatingSignal::getType</a></div><div class="ttdeci">std::string getType()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00443">Allocation.h:443</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac4f49857e4aa360f6843d9e8ee5dbc45"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f49857e4aa360f6843d9e8ee5dbc45">legup::VerilogWriter::printDebugModuleInstance</a></div><div class="ttdeci">void printDebugModuleInstance(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04700">VerilogWriter.cpp:4700</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a953f31e5601cff4500b7370354604051"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a953f31e5601cff4500b7370354604051">legup::PropagatingSignal::getName</a></div><div class="ttdeci">std::string getName()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l01135">Allocation.cpp:1135</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a3f156c68d0efa530f05698ca15d66593"><div class="ttname"><a href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">llvm::Module::getFunction</a></div><div class="ttdeci">Function * getFunction(StringRef Name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd4/Module_8cpp_source.html#l00170">Module.cpp:170</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a04bfc63e5fe70df86507fc5f436913f2"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a04bfc63e5fe70df86507fc5f436913f2">legup::VerilogWriter::printMemoryVariables</a></div><div class="ttdeci">void printMemoryVariables(bool top)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02593">VerilogWriter.cpp:2593</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a6f75a2a2dd468cf35dae152ad3ee4e24"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f75a2a2dd468cf35dae152ad3ee4e24">legup::VerilogWriter::printMemoryControllerInstance</a></div><div class="ttdeci">void printMemoryControllerInstance()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06202">VerilogWriter.cpp:6202</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3d399fa508929d6a9fb617df61482241"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d399fa508929d6a9fb617df61482241">legup::VerilogWriter::printDbgStateMuxer</a></div><div class="ttdeci">void printDbgStateMuxer()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07451">VerilogWriter.cpp:7451</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aeae16d6947de6ff8d55e06a802d46930"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aeae16d6947de6ff8d55e06a802d46930">legup::VerilogWriter::printDebugModuleSignals</a></div><div class="ttdeci">void printDebugModuleSignals(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04676">VerilogWriter.cpp:4676</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ab374afdd5e492de54be3ff8b74f01df5"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ab374afdd5e492de54be3ff8b74f01df5">legup::Allocation::getDefineComment</a></div><div class="ttdeci">std::string getDefineComment(std::string name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00116">Allocation.h:116</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_aa6164cd71dffbedb83b1b01be3e1b315"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#aa6164cd71dffbedb83b1b01be3e1b315">legup::LegupConfig::usesPthreadFunction</a></div><div class="ttdeci">bool usesPthreadFunction(std::string funcName)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00244">LegupConfig.h:244</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a8901c7722fae98a9e0a00a1065491eb8"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">legup::LegUpDebugInfo::getInstanceIdBits</a></div><div class="ttdeci">int getInstanceIdBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/Target_2Verilog_2Debug_8cpp_source.html#l00154">Target/Verilog/Debug.cpp:154</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a3b963eaa24b07881a7ddebcf3bd07a6c"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a3b963eaa24b07881a7ddebcf3bd07a6c">legup::Allocation::define_end</a></div><div class="ttdeci">define_iterator define_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00106">Allocation.h:106</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a322f05b15291de791bf134c94463a2d4"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a322f05b15291de791bf134c94463a2d4">legup::LegUpDebugInfo::getRegsTraceBits</a></div><div class="ttdeci">int getRegsTraceBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00271">lib/Target/Verilog/Debug.h:271</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a054d97b055af29cdac01c51c0bf497ba"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">legup::RTLWidth::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00025">RTL.cpp:25</a></div></div>
<div class="ttc" id="namespacelegup_html_a2544f025e0bc2bfde1b0d13f4c8728d4"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a2544f025e0bc2bfde1b0d13f4c8728d4">legup::limitString</a></div><div class="ttdeci">void limitString(std::string &amp;s, unsigned limit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00776">Target/Verilog/utils.cpp:776</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_ac87195e8ac6070583605b9acb315396e"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#ac87195e8ac6070583605b9acb315396e">branch-range-01.value</a></div><div class="ttdeci">int value</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00092">branch-range-01.py:92</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a666f1859f9dd09d7a56cc2eea1d4dc67"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a666f1859f9dd09d7a56cc2eea1d4dc67">legup::Allocation::const_define_iterator</a></div><div class="ttdeci">DefineListType::const_iterator const_define_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00102">Allocation.h:102</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_abf5b09330d997eb9788319d3dccd143c"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#abf5b09330d997eb9788319d3dccd143c">legup::RTLWidth::getHi</a></div><div class="ttdeci">std::string getHi() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00089">RTL.h:89</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_aa574499e5bdaa4e6c71039a9cb69d13b"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#aa574499e5bdaa4e6c71039a9cb69d13b">legup::LegUpDebugInfo::getStateBits</a></div><div class="ttdeci">int getStateBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/Target_2Verilog_2Debug_8cpp_source.html#l00144">Target/Verilog/Debug.cpp:144</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a5d71c079fec1c216307ffb934e083a3f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">legup::LegupConfig::isHybridFlow</a></div><div class="ttdeci">bool isHybridFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00479">LegupConfig.h:479</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a0e546a5b10db14e5050125a9ffc8c281"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a0e546a5b10db14e5050125a9ffc8c281">legup::Allocation::getDataSize</a></div><div class="ttdeci">unsigned getDataSize() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00187">Allocation.h:187</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignals_html"><div class="ttname"><a href="../../d4/d0f/classlegup_1_1PropagatingSignals.html">legup::PropagatingSignals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00502">Allocation.h:502</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a585ec64a980599f6a3aeb519c014ed1f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a585ec64a980599f6a3aeb519c014ed1f">legup::VerilogWriter::printSynchronizationControllerInstance</a></div><div class="ttdeci">void printSynchronizationControllerInstance()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04023">VerilogWriter.cpp:4023</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html">legup::GenerateRTL</a></div><div class="ttdoc">Legup Hardware Module Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00067">GenerateRTL.h:67</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ada3aa94b998d70aff632d7d1071e7c0d"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">legup::LegUpDebugInfo::getOptionPreserveOneHot</a></div><div class="ttdeci">bool getOptionPreserveOneHot()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00246">lib/Target/Verilog/Debug.h:246</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_a66562dee47b06a9eab0850b978399698"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#a66562dee47b06a9eab0850b978399698">legup::Allocation::define_begin</a></div><div class="ttdeci">define_iterator define_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00104">Allocation.h:104</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ad8891482953a9165f77f46a3aa149abc"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ad8891482953a9165f77f46a3aa149abc">legup::LegUpDebugInfo::getOptionTraceRegs</a></div><div class="ttdeci">bool getOptionTraceRegs()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00245">lib/Target/Verilog/Debug.h:245</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_add36928bf7bd46c45925357253e8fb95"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#add36928bf7bd46c45925357253e8fb95">legup::Allocation::getPropagatingSignals</a></div><div class="ttdeci">PropagatingSignals * getPropagatingSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00258">Allocation.h:258</a></div></div>
<div class="ttc" id="BrainFDriver_8cpp_html_a3c04138a5bfe5d72780bb7e82a18e627"><div class="ttname"><a href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a></div><div class="ttdeci">int main(int argc, char **argv)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dff/BrainFDriver_8cpp_source.html#l00088">BrainFDriver.cpp:88</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html_a292291680ebd07f037f7fb6cb0baea38"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html#a292291680ebd07f037f7fb6cb0baea38">legup::PropagatingSignal::getSignal</a></div><div class="ttdeci">RTLSignal * getSignal()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00418">Allocation.h:418</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1PropagatingSignal_html"><div class="ttname"><a href="../../d5/d98/classlegup_1_1PropagatingSignal.html">legup::PropagatingSignal</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00350">Allocation.h:350</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac2282f1dc4ced1a522ff341ffefb895b"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">legup::Allocation::getGenerateRTL</a></div><div class="ttdeci">GenerateRTL * getGenerateRTL(Function *F)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00666">Allocation.cpp:666</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aadd479c39099e2b4649877928117acc3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printTopHybrid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04625">4625</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;                                                                       {</div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;</div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;    <span class="comment">// this indicates whether this is a parallel function</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;    <span class="comment">// if so, it will use polling instead of stalling</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;    <span class="comment">// a parallel function does not always uses ParallelAPI, since a pthread</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;    <span class="comment">// with no locks/barriers will not use parallel API.</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;    <span class="keywordtype">bool</span> isParallel = <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#ae644893d5b9cf578034095c67ebcf41a">isParallelAccel</a>(*F);</div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;</div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aebf9516fbbfb6b86c2bd22e83b326763">parseMIPSdisassembly</a>();</div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;    }</div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;</div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a850620ade95f12cce16de2b20a598a44">printMemTag</a>(dataSize);</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;</div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0cd96f6732edef3ce39d6c0ce2be5c3f">printAvalonInterface</a>(F-&gt;<a class="code" href="../../dd/d38/classllvm_1_1Value.html#ad452febc1ac0b394876e640ec03ffa38">getName</a>());</div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;</div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;    <span class="keywordtype">int</span> AddressBusWidth = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4677f6fa60199a45f4d61c66bc41203a">getAvalonBusWidth</a>(F);</div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0df623ea5094527a1985493abc2cbfe5">printIODeclarations</a>(AddressBusWidth);</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;</div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    std::vector&lt;int&gt; arg_bitwidth;</div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;</div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    <span class="keywordtype">bool</span> return64 = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#af429f563862e65ac49dee88d73c89e72">printSignalDeclarations</a>(F, arg_bitwidth);</div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a> = F-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#aef89c402976e04c0abe4b10a963d35e3">arg_size</a>();</div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;</div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#af6d817e6cdbfdff3ac292ed4500211ac">printAssignStatements</a>(NumParams, return64, isParallel);</div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a58979f0e95c04aab5c1418ffd8b9b721">printArgsReceivers</a>(NumParams, arg_bitwidth);</div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;</div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a9dab50c53a9428f85a8f2e856d74c581">printStartDoneSignals</a>();</div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;</div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#adde07c7b494ca55f22aabc0394cc4c9d">printMemorySignals</a>();</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;    <span class="keywordtype">bool</span> voidtype = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#afc03e6e3ba91a3b8b90e378a61bf7d0d">printReturnValSignals</a>(return64, F, isParallel);</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;</div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f75a2a2dd468cf35dae152ad3ee4e24">printMemoryControllerInstance</a>();</div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;</div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac49105630efc067ba4a873e5c8e8c9cf">printAccelInstance</a>(F, NumParams, voidtype);</div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;</div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;    <span class="comment">// print debugger</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a9c4b8d2211285c6259197056030b9dfa">isDebuggerUsed</a>()) {</div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f49857e4aa360f6843d9e8ee5dbc45">printDebugModuleInstance</a>(<span class="stringliteral">&quot;_a&quot;</span>);</div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;DUAL_PORT_BINDING&quot;</span>)) {</div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f49857e4aa360f6843d9e8ee5dbc45">printDebugModuleInstance</a>(<span class="stringliteral">&quot;_b&quot;</span>);</div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;        }</div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;    }</div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;</div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae677755ce7d064568a7a91f528a92b3a">printModelsimSignals</a>(voidtype);</div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0cd96f6732edef3ce39d6c0ce2be5c3f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0cd96f6732edef3ce39d6c0ce2be5c3f">legup::VerilogWriter::printAvalonInterface</a></div><div class="ttdeci">void printAvalonInterface(std::string ModuleName)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04930">VerilogWriter.cpp:4930</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4677f6fa60199a45f4d61c66bc41203a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4677f6fa60199a45f4d61c66bc41203a">legup::VerilogWriter::getAvalonBusWidth</a></div><div class="ttdeci">int getAvalonBusWidth(const Function *F)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04958">VerilogWriter.cpp:4958</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a9c4b8d2211285c6259197056030b9dfa"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a9c4b8d2211285c6259197056030b9dfa">legup::LegupConfig::isDebuggerUsed</a></div><div class="ttdeci">bool isDebuggerUsed()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00504">LegupConfig.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aef89c402976e04c0abe4b10a963d35e3"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#aef89c402976e04c0abe4b10a963d35e3">llvm::Function::arg_size</a></div><div class="ttdeci">size_t arg_size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd4/Function_8cpp_source.html#l00283">Function.cpp:283</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_ad452febc1ac0b394876e640ec03ffa38"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html#ad452febc1ac0b394876e640ec03ffa38">llvm::Value::getName</a></div><div class="ttdeci">StringRef getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00168">Value.cpp:168</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_ae644893d5b9cf578034095c67ebcf41a"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#ae644893d5b9cf578034095c67ebcf41a">legup::LegupConfig::isParallelAccel</a></div><div class="ttdeci">bool isParallelAccel(const Function &amp;F) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00486">LegupConfig.h:486</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a850620ade95f12cce16de2b20a598a44"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a850620ade95f12cce16de2b20a598a44">legup::VerilogWriter::printMemTag</a></div><div class="ttdeci">void printMemTag(unsigned dataSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04905">VerilogWriter.cpp:4905</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_afc03e6e3ba91a3b8b90e378a61bf7d0d"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#afc03e6e3ba91a3b8b90e378a61bf7d0d">legup::VerilogWriter::printReturnValSignals</a></div><div class="ttdeci">bool printReturnValSignals(bool return64, const Function *F, bool isParallel)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05872">VerilogWriter.cpp:5872</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a9dab50c53a9428f85a8f2e856d74c581"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a9dab50c53a9428f85a8f2e856d74c581">legup::VerilogWriter::printStartDoneSignals</a></div><div class="ttdeci">void printStartDoneSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05537">VerilogWriter.cpp:5537</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac4f49857e4aa360f6843d9e8ee5dbc45"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac4f49857e4aa360f6843d9e8ee5dbc45">legup::VerilogWriter::printDebugModuleInstance</a></div><div class="ttdeci">void printDebugModuleInstance(std::string postfix)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04700">VerilogWriter.cpp:4700</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_adde07c7b494ca55f22aabc0394cc4c9d"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#adde07c7b494ca55f22aabc0394cc4c9d">legup::VerilogWriter::printMemorySignals</a></div><div class="ttdeci">void printMemorySignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05582">VerilogWriter.cpp:5582</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a6f75a2a2dd468cf35dae152ad3ee4e24"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a6f75a2a2dd468cf35dae152ad3ee4e24">legup::VerilogWriter::printMemoryControllerInstance</a></div><div class="ttdeci">void printMemoryControllerInstance()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06202">VerilogWriter.cpp:6202</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a58979f0e95c04aab5c1418ffd8b9b721"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a58979f0e95c04aab5c1418ffd8b9b721">legup::VerilogWriter::printArgsReceivers</a></div><div class="ttdeci">void printArgsReceivers(int NumParams, const std::vector&lt; int &gt; &amp;arg_bitwidth)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05481">VerilogWriter.cpp:5481</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aebf9516fbbfb6b86c2bd22e83b326763"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aebf9516fbbfb6b86c2bd22e83b326763">legup::VerilogWriter::parseMIPSdisassembly</a></div><div class="ttdeci">void parseMIPSdisassembly()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04768">VerilogWriter.cpp:4768</a></div></div>
<div class="ttc" id="classlegup_1_1NumParams_html"><div class="ttname"><a href="../../d4/d1c/classlegup_1_1NumParams.html">legup::NumParams</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd0/NumParams_8cpp_source.html#l00026">NumParams.cpp:26</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0df623ea5094527a1985493abc2cbfe5"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0df623ea5094527a1985493abc2cbfe5">legup::VerilogWriter::printIODeclarations</a></div><div class="ttdeci">void printIODeclarations(int AddressBusWidth)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l04989">VerilogWriter.cpp:4989</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac49105630efc067ba4a873e5c8e8c9cf"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac49105630efc067ba4a873e5c8e8c9cf">legup::VerilogWriter::printAccelInstance</a></div><div class="ttdeci">void printAccelInstance(const Function *F, int NumParams, bool voidtype)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06297">VerilogWriter.cpp:6297</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_af429f563862e65ac49dee88d73c89e72"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#af429f563862e65ac49dee88d73c89e72">legup::VerilogWriter::printSignalDeclarations</a></div><div class="ttdeci">bool printSignalDeclarations(const Function *F, std::vector&lt; int &gt; &amp;arg_bitwidth)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05013">VerilogWriter.cpp:5013</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_af6d817e6cdbfdff3ac292ed4500211ac"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#af6d817e6cdbfdff3ac292ed4500211ac">legup::VerilogWriter::printAssignStatements</a></div><div class="ttdeci">void printAssignStatements(int NumParams, bool return64, bool isParallel)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l05457">VerilogWriter.cpp:5457</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae677755ce7d064568a7a91f528a92b3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae677755ce7d064568a7a91f528a92b3a">legup::VerilogWriter::printModelsimSignals</a></div><div class="ttdeci">void printModelsimSignals(bool voidtype)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06406">VerilogWriter.cpp:6406</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa8fef2723ec3ad0aa8358cc03ebb8a73"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printTraceSchedulerInstance </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07472">7472</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;                                                {</div>
<div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;    <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> *fpMain = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">getModule</a>()-&gt;<a class="code" href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">getFunction</a>(<span class="stringliteral">&quot;main&quot;</span>);</div>
<div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;    <a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html">GenerateRTL</a> *<a class="code" href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a> = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">getGenerateRTL</a>(fpMain);</div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;</div>
<div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;traceScheduler traceScheduler_inst (\n&quot;</span>;</div>
<div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;        &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a> &lt;&lt; <span class="stringliteral">&quot;_r)&quot;</span>;</div>
<div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;</div>
<div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">getOptionPreserveOneHot</a>()) {</div>
<div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;        vector&lt;RTLDebugPort *&gt; *ports = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">getDbgStatePorts</a>();</div>
<div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;        <span class="keywordflow">for</span> (vector&lt;RTLDebugPort *&gt;::iterator port_it = ports-&gt;begin(),</div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;                                              port_end = ports-&gt;end();</div>
<div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;             port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;            <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;                &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;_r)&quot;</span>;</div>
<div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;        }</div>
<div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;            &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;    }</div>
<div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;</div>
<div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a44ac141c8297556c9f1c749d09d79be1">DEBUG_SIGNAL_NAME_TRACE_REGS</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;        &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a44ac141c8297556c9f1c749d09d79be1">DEBUG_SIGNAL_NAME_TRACE_REGS</a> &lt;&lt; <span class="stringliteral">&quot;),\n&quot;</span>;</div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.&quot;</span> &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a> &lt;&lt; <span class="stringliteral">&quot;_a(&quot;</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;        &lt;&lt; <a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a> &lt;&lt; <span class="stringliteral">&quot;_a),\n&quot;</span>;</div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\t.&quot;</span> &lt;&lt; DEBUG_SIGNAL_NAME_TRACE_REGS_EN &lt;&lt; <span class="stringliteral">&quot;_b(&quot;</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;        &lt;&lt; DEBUG_SIGNAL_NAME_TRACE_REGS_EN &lt;&lt; <span class="stringliteral">&quot;_b)&quot;</span>;</div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;</div>
<div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;    vector&lt;RTLDebugPort *&gt; *ports = main-&gt;<a class="code" href="../../db/d13/classlegup_1_1GenerateRTL.html#a1a4129f87da6abb8238d247fe7cfcd6f">getDbgTracePorts</a>();</div>
<div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;    <span class="keywordflow">for</span> (vector&lt;RTLDebugPort *&gt;::iterator port_it = ports-&gt;begin(),</div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;                                          port_end = ports-&gt;end();</div>
<div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;         port_it != port_end; ++port_it) {</div>
<div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;        <a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">RTLDebugPort</a> *port = *port_it;</div>
<div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;,\n\t.&quot;</span> &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;            &lt;&lt; port-&gt;<a class="code" href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">getSignal</a>()-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;    }</div>
<div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;</div>
<div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;\n);\n\n&quot;</span>;</div>
<div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html">legup::RTLDebugPort</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00038">lib/Target/Verilog/Debug.h:38</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_acb62f76754dd0c334ddae1a4e5bfc171"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#acb62f76754dd0c334ddae1a4e5bfc171">legup::Allocation::getModule</a></div><div class="ttdeci">Module * getModule() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00173">Allocation.h:173</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html_a1a4129f87da6abb8238d247fe7cfcd6f"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html#a1a4129f87da6abb8238d247fe7cfcd6f">legup::GenerateRTL::getDbgTracePorts</a></div><div class="ttdeci">std::vector&lt; RTLDebugPort * &gt; * getDbgTracePorts()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00196">GenerateRTL.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00071">Function.h:71</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html_abbe054f10bb6d59016b69545c8d4be79"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html#abbe054f10bb6d59016b69545c8d4be79">legup::GenerateRTL::getDbgStatePorts</a></div><div class="ttdeci">std::vector&lt; RTLDebugPort * &gt; * getDbgStatePorts()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00198">GenerateRTL.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_ac02bcd201db96b3f07af1e4ceb6a1f04"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#ac02bcd201db96b3f07af1e4ceb6a1f04">DEBUG_SIGNAL_NAME_TRACE_REGS_EN</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_TRACE_REGS_EN</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00036">lib/Target/Verilog/Debug.h:36</a></div></div>
<div class="ttc" id="classlegup_1_1RTLDebugPort_html_a158e5a1cb45e8d276fa040b63ba65ead"><div class="ttname"><a href="../../dd/ddf/classlegup_1_1RTLDebugPort.html#a158e5a1cb45e8d276fa040b63ba65ead">legup::RTLDebugPort::getSignal</a></div><div class="ttdeci">RTLSignal * getSignal()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00054">lib/Target/Verilog/Debug.h:54</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a44ac141c8297556c9f1c749d09d79be1"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a44ac141c8297556c9f1c749d09d79be1">DEBUG_SIGNAL_NAME_TRACE_REGS</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_TRACE_REGS</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00035">lib/Target/Verilog/Debug.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a3f156c68d0efa530f05698ca15d66593"><div class="ttname"><a href="../../de/d27/classllvm_1_1Module.html#a3f156c68d0efa530f05698ca15d66593">llvm::Module::getFunction</a></div><div class="ttdeci">Function * getFunction(StringRef Name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd4/Module_8cpp_source.html#l00170">Module.cpp:170</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1GenerateRTL_html"><div class="ttname"><a href="../../db/d13/classlegup_1_1GenerateRTL.html">legup::GenerateRTL</a></div><div class="ttdoc">Legup Hardware Module Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d41/GenerateRTL_8h_source.html#l00067">GenerateRTL.h:67</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_ada3aa94b998d70aff632d7d1071e7c0d"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#ada3aa94b998d70aff632d7d1071e7c0d">legup::LegUpDebugInfo::getOptionPreserveOneHot</a></div><div class="ttdeci">bool getOptionPreserveOneHot()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00246">lib/Target/Verilog/Debug.h:246</a></div></div>
<div class="ttc" id="BrainFDriver_8cpp_html_a3c04138a5bfe5d72780bb7e82a18e627"><div class="ttname"><a href="../../d5/dff/BrainFDriver_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a></div><div class="ttdeci">int main(int argc, char **argv)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dff/BrainFDriver_8cpp_source.html#l00088">BrainFDriver.cpp:88</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_ac2282f1dc4ced1a522ff341ffefb895b"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#ac2282f1dc4ced1a522ff341ffefb895b">legup::Allocation::getGenerateRTL</a></div><div class="ttdeci">GenerateRTL * getGenerateRTL(Function *F)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df2/Allocation_8cpp_source.html#l00666">Allocation.cpp:666</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3d8376e0200ae9763e9c17a6ed9576d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>w</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>zeroExtend</em> = <code><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07160">7160</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;                                                {</div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;</div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(sig &amp;&amp; <span class="stringliteral">&quot;sig is NULL&quot;</span>);</div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;    <span class="keywordflow">if</span> (sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">isOp</a>()) {</div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae044a12a5737934692f7223a6188c75f">printVerilogOperator</a>((<span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *)sig, w);</div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1a41c862bff8ad9aad46f900df8cd775">getType</a>() == <span class="stringliteral">&quot;parameter&quot;</span>) {</div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;        <span class="keywordflow">if</span> (sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">getValue</a>().empty()) {</div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MB_MINIMIZE_HW&quot;</span>)) {</div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5e6c9a537fbe2be1d9dffae54062df07">printValueMinBW</a>(sig, w, zeroExtend);</div>
<div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;                <span class="comment">// normal variable ie. cur_state</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;            }</div>
<div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;            <span class="comment">// constant ie. 4&#39;d1</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ef4da340b2149fcaaf0080f270f561d">printVerilogBitwidthPrefix</a>(sig);</div>
<div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">getValue</a>();</div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;        }</div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;    }</div>
<div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae044a12a5737934692f7223a6188c75f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae044a12a5737934692f7223a6188c75f">legup::VerilogWriter::printVerilogOperator</a></div><div class="ttdeci">void printVerilogOperator(const RTLOp *op, unsigned w=0)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07366">VerilogWriter.cpp:7366</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a1a41c862bff8ad9aad46f900df8cd775"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a1a41c862bff8ad9aad46f900df8cd775">legup::RTLSignal::getType</a></div><div class="ttdeci">std::string getType() const </div><div class="ttdoc">(every signal is a Verilog &quot;reg&quot;, but may not be a register) </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00150">RTL.h:150</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_aeb546e515fd11ebf5f81ffcc9be1fff9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#aeb546e515fd11ebf5f81ffcc9be1fff9">legup::RTLSignal::isOp</a></div><div class="ttdeci">virtual bool isOp() const </div><div class="ttdoc">Is the RTLSignal an RTLOp? </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00132">RTL.h:132</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a0dd306a02e78260980d844bd7b2ab35c"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">legup::RTLSignal::getValue</a></div><div class="ttdeci">std::string getValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00126">RTL.h:126</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5e6c9a537fbe2be1d9dffae54062df07"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5e6c9a537fbe2be1d9dffae54062df07">legup::VerilogWriter::printValueMinBW</a></div><div class="ttdeci">void printValueMinBW(const RTLSignal *sig, unsigned w, bool zeroExtend)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07184">VerilogWriter.cpp:7184</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4ef4da340b2149fcaaf0080f270f561d"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ef4da340b2149fcaaf0080f270f561d">legup::VerilogWriter::printVerilogBitwidthPrefix</a></div><div class="ttdeci">void printVerilogBitwidthPrefix(const RTLSignal *sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07141">VerilogWriter.cpp:7141</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html">legup::RTLOp</a></div><div class="ttdoc">RTLOp. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00220">RTL.h:220</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5e6c9a537fbe2be1d9dffae54062df07"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printValueMinBW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>w</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>zeroExtend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07184">7184</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;                                                     {</div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;</div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;    <span class="comment">//    unsigned w2 = sig-&gt;getNativeWidth().numBits(rtl,alloc);</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;    <span class="comment">//    if(w2&gt;=2) {</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;    <span class="comment">//        w=w2;</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;    <span class="comment">// w = min(w,w2);</span></div>
<div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;    <span class="comment">/*        if(w&gt;w2 &amp;&amp; sig-&gt;getSigned()) {</span></div>
<div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="comment">                errs() &lt;&lt; &quot;w: &quot;&lt;&lt;utostr(w)&lt;&lt;&quot; w2: &quot;&lt;&lt;utostr(w2)</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="comment">                       &lt;&lt; &quot; for signal:</span></div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="comment">       &quot;&lt;&lt;sig-&gt;getName()&lt;&lt;sig-&gt;getValue()&lt;&lt;&quot;\n&quot;;</span></div>
<div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">            }*/</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;    <span class="comment">//    }</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;</div>
<div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;    <span class="keywordtype">bool</span> USE_LSB = <a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MB_MINIMIZE_LSB&quot;</span>);</div>
<div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> hi = sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#abf5b09330d997eb9788319d3dccd143c">getHi</a>();</div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> lo = sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#af4de3bf020c401c00fc47eb9150571bb">getLo</a>();</div>
<div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;    <span class="keywordtype">unsigned</span> extendFrom = 0, LSB = 0;</div>
<div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;    <span class="keywordflow">if</span> (USE_LSB) {</div>
<div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;        <span class="keywordflow">if</span> (hi != <span class="stringliteral">&quot;&quot;</span>)</div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;            stringstream(hi) &gt;&gt; extendFrom;</div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;        stringstream(lo) &gt;&gt; LSB;</div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;        extendFrom = sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">numBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>) - 1;</div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;    <span class="keywordtype">bool</span> isSigned = sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a4cf043c032f774a21fa1884bea6365a0">getSigned</a>();</div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;    <span class="comment">// normal variable ie. cur_state</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;    <span class="keywordtype">unsigned</span> minW = extendFrom + 1;</div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;    <span class="keywordflow">if</span> (w &gt; 0 &amp;&amp; (LSB &gt; 0 || (minW &lt; w))) {</div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;        <span class="comment">// if minW is 1, signal needs to printed something like this:</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;        <span class="comment">// &quot;{32{sig_name}}&quot; if the</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;        <span class="comment">// signal is signed</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;        <span class="keywordflow">if</span> (minW == 1) {</div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;            <span class="keywordflow">if</span> (isSigned)</div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(w) &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;}}&quot;</span>;</div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (zeroExtend)</div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(w - 1) &lt;&lt; <span class="stringliteral">&quot;&#39;d0,&quot;</span> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;}&quot;</span>;</div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;            <span class="comment">// Opening bracket needed in all cases</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;{&quot;</span>;</div>
<div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;            <span class="comment">// The first part of a signal with extendFrom==19 should be printed</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;            <span class="comment">// like this:</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;            <span class="comment">//&quot;{12{sig_name[19]}},&quot;, if the signal is signed</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;            <span class="keywordflow">if</span> (minW &lt; w) {</div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;                <span class="keywordflow">if</span> (isSigned)</div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(w - minW) &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>()</div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(extendFrom) &lt;&lt; <span class="stringliteral">&quot;]&quot;</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;}},&quot;</span>;</div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> (zeroExtend)</div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(w - minW) &lt;&lt; <span class="stringliteral">&quot;&#39;d0,&quot;</span>;</div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;            }</div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;            <span class="comment">// The second part of the same signal can be like this if LSB==0:</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;            <span class="comment">// sig_name</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;            <span class="keywordflow">if</span> (LSB == 0)</div>
<div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;            <span class="comment">// if LSB&gt;0, the second part of the signal should be like this:</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;            <span class="comment">// sig_name[19:LSB]</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;            <span class="comment">// if LSB&gt;0, the third part of the signal should be zeroes</span></div>
<div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;            <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>() &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(extendFrom) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;                    &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(LSB) &lt;&lt; <span class="stringliteral">&quot;],&quot;</span> &lt;&lt; <a class="code" href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">utostr</a>(LSB) &lt;&lt; <span class="stringliteral">&quot;&#39;d0&quot;</span>;</div>
<div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;            }</div>
<div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;}&quot;</span>;</div>
<div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;        }</div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;    }</div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;</div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">getName</a>();</div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;    }</div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_af4de3bf020c401c00fc47eb9150571bb"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#af4de3bf020c401c00fc47eb9150571bb">legup::RTLWidth::getLo</a></div><div class="ttdeci">std::string getLo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00090">RTL.h:90</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a48b47d663b36f8d5a25cde45a0d3b399"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a48b47d663b36f8d5a25cde45a0d3b399">legup::RTLSignal::getName</a></div><div class="ttdeci">std::string getName() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00127">RTL.h:127</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="namespacellvm_html_ae094b310153c30b08dcec1b40459d385"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ae094b310153c30b08dcec1b40459d385">llvm::utostr</a></div><div class="ttdeci">static std::string utostr(uint64_t X, bool isNeg=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dd7/StringExtras_8h_source.html#l00093">StringExtras.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a026d69120aeff09e77f6366ee465e6c1"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">legup::RTLWidth::numBits</a></div><div class="ttdeci">unsigned numBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00083">RTL.cpp:83</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_abf5b09330d997eb9788319d3dccd143c"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#abf5b09330d997eb9788319d3dccd143c">legup::RTLWidth::getHi</a></div><div class="ttdeci">std::string getHi() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00089">RTL.h:89</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a4cf043c032f774a21fa1884bea6365a0"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a4cf043c032f774a21fa1884bea6365a0">legup::RTLWidth::getSigned</a></div><div class="ttdeci">bool getSigned()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00091">RTL.h:91</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a22ae4fcd4d635f68cb9912155e646620"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printVerilog </td>
          <td>(</td>
          <td class="paramtype">std::stringstream &amp;&#160;</td>
          <td class="paramname"><em>Out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> HwModule *&#160;</td>
          <td class="paramname"><em>module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1de550110daa00ed770820df6cb1b2a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printVerilogAtSpaceSeparatedPaths </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>ssPaths</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01838">1838</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;                                                                   {</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    std::vector&lt;std::string&gt; paths = <a class="code" href="../../da/d91/namespacelegup.html#ab703ef0430e5b72d09a2ee329b566869">split</a>(ssPaths, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    <span class="keywordflow">for</span> (std::vector&lt;std::string&gt;::iterator it = paths.begin();</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;         it != paths.end(); ++it) {</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;        ifstream verilogFile;</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;        <span class="keywordtype">string</span> line;</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;        <span class="keywordtype">string</span> verilogFileName{it-&gt;c_str()};</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;        verilogFile.open(it-&gt;c_str());</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(verilogFile.is_open() &amp;&amp;</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;               <span class="stringliteral">&quot;One of the paths to a static verilog file did not load &quot;</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;               <span class="stringliteral">&quot;properly.  Static Verilog Paths cannot have spaces in them.  &quot;</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;               <span class="stringliteral">&quot;Check the paths in the BOARD_TOPS and BOARD_UTILITIES &quot;</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;               <span class="stringliteral">&quot;environment variables to make sure none of them have spaces.&quot;</span>);</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;// Adding code from verilog file: &quot;</span>;</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;        Out &lt;&lt; it-&gt;c_str() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;        Out &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;        <span class="keywordflow">while</span> (getline(verilogFile, line)) {</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;            <span class="keywordtype">bool</span> foundToken = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;            <span class="keywordflow">if</span> (line.find(<span class="stringliteral">&quot;&lt;&quot;</span>) != std::string::npos) {</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;                foundToken = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;                <span class="keywordflow">if</span> (line.find(<span class="stringliteral">&quot;&lt;LEGUP_PORT_LIST&gt;&quot;</span>) != std::string::npos) {</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a93df529f9530c0ecba18263c3a71917f">printBoardPortList</a>();</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (line.find(<span class="stringliteral">&quot;&lt;LEGUP_SIGNAL_DEC&gt;&quot;</span>) !=</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;                           std::string::npos) {</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aa03daef09a2949d4d9a2607642fbb74c">printBoardSignalDeclarations</a>();</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (line.find(<span class="stringliteral">&quot;&lt;LEGUP_LOGIC&gt;&quot;</span>) != std::string::npos) {</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aaa73c700b2898119599a1eb521445503">printBoardLogic</a>();</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (line.find(<span class="stringliteral">&quot;&lt;LEGUP_TOP_SIGNALS&gt;&quot;</span>) !=</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;                           std::string::npos) {</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7c7aed963c52afce172dd92d96ec615b">printBoardTopSignals</a>();</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;                    foundToken = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;                }</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;                <span class="keywordflow">if</span> (foundToken) {</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;                    Out &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;                }</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;            }</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;            <span class="keywordflow">if</span> (!foundToken) {</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;                Out &lt;&lt; <span class="charliteral">&#39;\n&#39;</span> &lt;&lt; line;</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;            }</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;        }</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;        verilogFile.close();</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;        Out &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    }</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a93df529f9530c0ecba18263c3a71917f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a93df529f9530c0ecba18263c3a71917f">legup::VerilogWriter::printBoardPortList</a></div><div class="ttdeci">void printBoardPortList()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01604">VerilogWriter.cpp:1604</a></div></div>
<div class="ttc" id="namespacelegup_html_ab703ef0430e5b72d09a2ee329b566869"><div class="ttname"><a href="../../da/d91/namespacelegup.html#ab703ef0430e5b72d09a2ee329b566869">legup::split</a></div><div class="ttdeci">std::vector&lt; std::string &gt; &amp; split(const std::string &amp;s, char delim, std::vector&lt; std::string &gt; &amp;elems)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00140">Target/Verilog/utils.cpp:140</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aaa73c700b2898119599a1eb521445503"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aaa73c700b2898119599a1eb521445503">legup::VerilogWriter::printBoardLogic</a></div><div class="ttdeci">void printBoardLogic()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01680">VerilogWriter.cpp:1680</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7c7aed963c52afce172dd92d96ec615b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7c7aed963c52afce172dd92d96ec615b">legup::VerilogWriter::printBoardTopSignals</a></div><div class="ttdeci">void printBoardTopSignals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01800">VerilogWriter.cpp:1800</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aa03daef09a2949d4d9a2607642fbb74c"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aa03daef09a2949d4d9a2607642fbb74c">legup::VerilogWriter::printBoardSignalDeclarations</a></div><div class="ttdeci">void printBoardSignalDeclarations()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l01624">VerilogWriter.cpp:1624</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4ef4da340b2149fcaaf0080f270f561d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printVerilogBitwidthPrefix </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *&#160;</td>
          <td class="paramname"><em>sig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07141">7141</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;                                                                   {</div>
<div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;    <span class="comment">// add bitwidth</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a3316ed17fac4b9b817b9ba6394d1fd93">isNumeric</a>(sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">getValue</a>())) {</div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a6d5346be400fa767bad279057cf03b00">verifyBitwidth</a>(sig, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;        <span class="keywordtype">unsigned</span> bits = sig-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">numBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;        <span class="comment">// numbers are 32 bits wide by default</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;        <span class="keywordflow">if</span> (bits != 32)</div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; bits &lt;&lt; <span class="stringliteral">&quot;&#39;d&quot;</span>;</div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;    }</div>
<div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a6d5346be400fa767bad279057cf03b00"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a6d5346be400fa767bad279057cf03b00">legup::RTLModule::verifyBitwidth</a></div><div class="ttdeci">void verifyBitwidth(const RTLSignal *signal, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00860">RTL.cpp:860</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a026d69120aeff09e77f6366ee465e6c1"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">legup::RTLWidth::numBits</a></div><div class="ttdeci">unsigned numBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00083">RTL.cpp:83</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a0dd306a02e78260980d844bd7b2ab35c"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a0dd306a02e78260980d844bd7b2ab35c">legup::RTLSignal::getValue</a></div><div class="ttdeci">std::string getValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00126">RTL.h:126</a></div></div>
<div class="ttc" id="namespacelegup_html_a3316ed17fac4b9b817b9ba6394d1fd93"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a3316ed17fac4b9b817b9ba6394d1fd93">legup::isNumeric</a></div><div class="ttdeci">bool isNumeric(std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00063">Target/Verilog/utils.cpp:63</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2dc98b894fb6a5c4433b76e4850ca97f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printVerilogOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1f">RTLOp::Opcode</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07076">7076</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;                                                         {</div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;    <span class="keywordflow">switch</span> (opcode) {</div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa4d8fc86c4bf242b5fc381a5d9739d05f">RTLOp::Add</a>:</div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; + &quot;</span>;</div>
<div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faf4b2b85ff855232622688bc621068a78">RTLOp::Sub</a>:</div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; - &quot;</span>;</div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faaaf6c0177adeb09bda6b69c13b4ba220">RTLOp::Mul</a>:</div>
<div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; * &quot;</span>;</div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa930762496a2ac6735ab1c620c8c6953f">RTLOp::Rem</a>:</div>
<div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; % &quot;</span>;</div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa59a3314bbd1673db63ae385ff653f422">RTLOp::Div</a>:</div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; / &quot;</span>;</div>
<div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fae7ddb6134c4a0ecfb8dffd9b2773fb54">RTLOp::And</a>:</div>
<div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &amp; &quot;</span>;</div>
<div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fab59a4cdd8ae2adc5d16af47dd41c088c">RTLOp::LAnd</a>:</div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &amp;&amp; &quot;</span>;</div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa1b0db90dc4079f9394a0429b249f0945">RTLOp::Or</a>:</div>
<div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; | &quot;</span>;</div>
<div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa598bc123b021356a80ddbff5b708286e">RTLOp::Xor</a>:</div>
<div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; ^ &quot;</span>;</div>
<div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa90fe0386c8490581dd2f47a5154a012f">RTLOp::Shl</a>:</div>
<div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &lt;&lt;&lt; &quot;</span>;</div>
<div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa39a387c330603a06d1f2286222e39f68">RTLOp::Shr</a>:</div>
<div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &gt;&gt;&gt; &quot;</span>;</div>
<div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa226bd9ad0d5fc0d73d375c0d75124ecf">RTLOp::EQ</a>:</div>
<div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; == &quot;</span>;</div>
<div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa358cc92957f80862619b1e4d56b46697">RTLOp::NE</a>:</div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; != &quot;</span>;</div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa2064c0ae495b12142295787c9bbc9263">RTLOp::LT</a>:</div>
<div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &lt; &quot;</span>;</div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa535342acb1164af72147beb41e9d5df8">RTLOp::LE</a>:</div>
<div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &lt;= &quot;</span>;</div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa47adee5c4e9cb72cf6ae3a12d0552cc7">RTLOp::GT</a>:</div>
<div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &gt; &quot;</span>;</div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1facd1291dcb36780d98ed13d022e1a0def">RTLOp::GE</a>:</div>
<div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot; &gt;= &quot;</span>;</div>
<div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;    <span class="comment">/*case RTLOp::OEQ:  Out &lt;&lt; &quot; == &quot;;  break;</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="comment">    case RTLOp::UNE:  Out &lt;&lt; &quot; != &quot;;  break;</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="comment">    case RTLOp::OLT:  Out &lt;&lt; &quot; &lt; &quot;;   break;</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="comment">    case RTLOp::OLE:  Out &lt;&lt; &quot; &lt;= &quot;;  break;</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="comment">    case RTLOp::OGT:  Out &lt;&lt; &quot; &gt; &quot;;   break;</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="comment">    case RTLOp::OGE:  Out &lt;&lt; &quot; &gt;= &quot;;  break;*/</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;        <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid operator type!&quot;</span>);</div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;    }</div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa358cc92957f80862619b1e4d56b46697"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa358cc92957f80862619b1e4d56b46697">legup::RTLOp::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00242">RTL.h:242</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa59a3314bbd1673db63ae385ff653f422"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa59a3314bbd1673db63ae385ff653f422">legup::RTLOp::Div</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00228">RTL.h:228</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1faf4b2b85ff855232622688bc621068a78"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faf4b2b85ff855232622688bc621068a78">legup::RTLOp::Sub</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00225">RTL.h:225</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa1b0db90dc4079f9394a0429b249f0945"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa1b0db90dc4079f9394a0429b249f0945">legup::RTLOp::Or</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00231">RTL.h:231</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa90fe0386c8490581dd2f47a5154a012f"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa90fe0386c8490581dd2f47a5154a012f">legup::RTLOp::Shl</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00233">RTL.h:233</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa930762496a2ac6735ab1c620c8c6953f"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa930762496a2ac6735ab1c620c8c6953f">legup::RTLOp::Rem</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00227">RTL.h:227</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1faaaf6c0177adeb09bda6b69c13b4ba220"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faaaf6c0177adeb09bda6b69c13b4ba220">legup::RTLOp::Mul</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00226">RTL.h:226</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa39a387c330603a06d1f2286222e39f68"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa39a387c330603a06d1f2286222e39f68">legup::RTLOp::Shr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00234">RTL.h:234</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fab59a4cdd8ae2adc5d16af47dd41c088c"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fab59a4cdd8ae2adc5d16af47dd41c088c">legup::RTLOp::LAnd</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00230">RTL.h:230</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa47adee5c4e9cb72cf6ae3a12d0552cc7"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa47adee5c4e9cb72cf6ae3a12d0552cc7">legup::RTLOp::GT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00245">RTL.h:245</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa2064c0ae495b12142295787c9bbc9263"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa2064c0ae495b12142295787c9bbc9263">legup::RTLOp::LT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00243">RTL.h:243</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa4d8fc86c4bf242b5fc381a5d9739d05f"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa4d8fc86c4bf242b5fc381a5d9739d05f">legup::RTLOp::Add</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00224">RTL.h:224</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa535342acb1164af72147beb41e9d5df8"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa535342acb1164af72147beb41e9d5df8">legup::RTLOp::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00244">RTL.h:244</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fae7ddb6134c4a0ecfb8dffd9b2773fb54"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fae7ddb6134c4a0ecfb8dffd9b2773fb54">legup::RTLOp::And</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00229">RTL.h:229</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa226bd9ad0d5fc0d73d375c0d75124ecf"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa226bd9ad0d5fc0d73d375c0d75124ecf">legup::RTLOp::EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00241">RTL.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1facd1291dcb36780d98ed13d022e1a0def"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1facd1291dcb36780d98ed13d022e1a0def">legup::RTLOp::GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00246">RTL.h:246</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa598bc123b021356a80ddbff5b708286e"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa598bc123b021356a80ddbff5b708286e">legup::RTLOp::Xor</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00232">RTL.h:232</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae044a12a5737934692f7223a6188c75f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printVerilogOperator </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>w</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07366">7366</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;                                                                    {</div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(op);</div>
<div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;</div>
<div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;    <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa80213cb815c3b5cdb61c8b50126483cf">RTLOp::Finish</a>) {</div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;$finish&quot;</span>;</div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29">RTLOp::Write</a> ||</div>
<div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;               op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa6585e902cca813f869dc8059a6c9b76f">RTLOp::Display</a>) {</div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;        <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9fedc4e174bfc8c845504f187c17907">printDisplay</a>(op);</div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;        <span class="keywordflow">switch</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">getNumOperands</a>()) {</div>
<div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;        <span class="keywordflow">case</span> 3:</div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;            <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faff24ad3e8e3238b5bc398a9b78f04320">RTLOp::Sel</a>);</div>
<div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span>;</div>
<div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), w);</div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;            Out &lt;&lt; <span class="stringliteral">&quot; ? &quot;</span>;</div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1), w);</div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;            Out &lt;&lt; <span class="stringliteral">&quot; : &quot;</span>;</div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;            <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(2), w);</div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;            Out &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;            <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa7e5225cc280b5d143fb3f6d2672909dd">RTLOp::Concat</a>) {</div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;{&quot;</span>;</div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;                <span class="keywordtype">unsigned</span> op0_width =</div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;                    op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#ac25dccbe1ca69766a8531e7103a9eb01">numNativeBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), op0_width, <span class="keyword">true</span>);</div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;                <span class="keywordtype">unsigned</span> op1_width =</div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;                    op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#ac25dccbe1ca69766a8531e7103a9eb01">numNativeBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1), op1_width, <span class="keyword">true</span>);</div>
<div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;}&quot;</span>;</div>
<div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;(&quot;</span>;</div>
<div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), w);</div>
<div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a2dc98b894fb6a5c4433b76e4850ca97f">printVerilogOpcode</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>());</div>
<div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(1), w);</div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;            }</div>
<div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;        <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;            <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faf8f4d1ffcfcfb38cd011ace8b8d5c18a">RTLOp::Not</a>) {</div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;~(&quot;</span>;</div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), w);</div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa22a7931eb41d5bd9571959121d1535af">RTLOp::SExt</a>) {</div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;$signed(&quot;</span>;</div>
<div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;                <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *op0 = op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0);</div>
<div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;                <span class="comment">// The left most bit of the signal will count as a sign bit.</span></div>
<div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;                <span class="comment">// If this is an unsigned signal, we need to pad it with a zero</span></div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;                <span class="comment">// Typically, when setting the zeroExtend flag to true, this</span></div>
<div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;                <span class="comment">// will happen</span></div>
<div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;                <span class="comment">// but with a signed comparison, since the output width is one,</span></div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;                <span class="comment">// printValue</span></div>
<div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;                <span class="comment">// won&#39;t know by how much to zeroExtend, so we have to set w</span></div>
<div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;                <span class="comment">// manually to be</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;                <span class="comment">// one more than signal width</span></div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;                <span class="keywordtype">bool</span> op0IsSigned = op0-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a4cf043c032f774a21fa1884bea6365a0">getSigned</a>();</div>
<div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;                <span class="keywordtype">unsigned</span> nativeBits = op0-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#ac25dccbe1ca69766a8531e7103a9eb01">numNativeBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;                <span class="keywordtype">unsigned</span> bits = op0-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">numBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;                <span class="keywordflow">if</span> (op0-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a1aa442af2a1d288f4019c655d7ee4d7e">isNewStyleRTLWidth</a>()) {</div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;                    nativeBits = op0-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#ac25dccbe1ca69766a8531e7103a9eb01">numNativeBits</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>);</div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;                }</div>
<div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;                <span class="keywordflow">if</span> (op0IsSigned &amp;&amp; nativeBits &gt; bits) {</div>
<div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), nativeBits, <span class="keyword">true</span>);</div>
<div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;                } <span class="keywordflow">else</span></div>
<div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;                    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), w);</div>
<div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;                Out &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa6860cf4cfa53a26db63ae2390819965c">RTLOp::ZExt</a>) {</div>
<div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), w);</div>
<div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;                <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">getOpcode</a>() == <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fab2c084e986936d3f815aa4ff118f7c33">RTLOp::Trunc</a>);</div>
<div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;                <span class="comment">// ie. memory_controller_out[31:0]</span></div>
<div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;                <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">printValue</a>(op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0), w);</div>
<div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;                <span class="comment">// don&#39;t truncate a constant</span></div>
<div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;                <span class="keywordflow">if</span> (!op-&gt;<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">getOperand</a>(0)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a72a2e451a0b4dc1ae9ef131e806b82fe">isConst</a>()) {</div>
<div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;                    Out &lt;&lt; op-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">getWidth</a>().<a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">str</a>();</div>
<div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;                }</div>
<div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;            }</div>
<div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;            <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid RTLOp!&quot;</span>);</div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;        }</div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;    }</div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aae2d0c39e2cbdc2c84ed107c7e8e0c6d"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aae2d0c39e2cbdc2c84ed107c7e8e0c6d">legup::RTLOp::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00290">RTL.h:290</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa7e5225cc280b5d143fb3f6d2672909dd"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa7e5225cc280b5d143fb3f6d2672909dd">legup::RTLOp::Concat</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00261">RTL.h:261</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa22a7931eb41d5bd9571959121d1535af"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa22a7931eb41d5bd9571959121d1535af">legup::RTLOp::SExt</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00255">RTL.h:255</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a72a2e451a0b4dc1ae9ef131e806b82fe"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a72a2e451a0b4dc1ae9ef131e806b82fe">legup::RTLSignal::isConst</a></div><div class="ttdeci">virtual bool isConst() const </div><div class="ttdoc">Is the RTLSignal an RTLConst? </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00137">RTL.h:137</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a1aa442af2a1d288f4019c655d7ee4d7e"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a1aa442af2a1d288f4019c655d7ee4d7e">legup::RTLWidth::isNewStyleRTLWidth</a></div><div class="ttdeci">bool isNewStyleRTLWidth()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00093">RTL.h:93</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a17e70381fcb2061a4c8602fddca25d31"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a17e70381fcb2061a4c8602fddca25d31">legup::RTLSignal::getWidth</a></div><div class="ttdeci">RTLWidth getWidth() const </div><div class="ttdoc">Get the RTLWidth of this signal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00264">RTL.cpp:264</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1faf8f4d1ffcfcfb38cd011ace8b8d5c18a"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faf8f4d1ffcfcfb38cd011ace8b8d5c18a">legup::RTLOp::Not</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00262">RTL.h:262</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a3d8376e0200ae9763e9c17a6ed9576d8"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a3d8376e0200ae9763e9c17a6ed9576d8">legup::VerilogWriter::printValue</a></div><div class="ttdeci">void printValue(const RTLSignal *sig, unsigned w=0, bool zeroExtend=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07160">VerilogWriter.cpp:7160</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a2dc98b894fb6a5c4433b76e4850ca97f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a2dc98b894fb6a5c4433b76e4850ca97f">legup::VerilogWriter::printVerilogOpcode</a></div><div class="ttdeci">void printVerilogOpcode(RTLOp::Opcode opcode)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07076">VerilogWriter.cpp:7076</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fab2c084e986936d3f815aa4ff118f7c33"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fab2c084e986936d3f815aa4ff118f7c33">legup::RTLOp::Trunc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00257">RTL.h:257</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa9d1d195902039bb5b64853ca649e9f29">legup::RTLOp::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00264">RTL.h:264</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a026d69120aeff09e77f6366ee465e6c1"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a026d69120aeff09e77f6366ee465e6c1">legup::RTLWidth::numBits</a></div><div class="ttdeci">unsigned numBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00083">RTL.cpp:83</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_ac25dccbe1ca69766a8531e7103a9eb01"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#ac25dccbe1ca69766a8531e7103a9eb01">legup::RTLWidth::numNativeBits</a></div><div class="ttdeci">unsigned numNativeBits(const RTLModule *rtl, const Allocation *alloc) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00097">RTL.cpp:97</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae9fedc4e174bfc8c845504f187c17907"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae9fedc4e174bfc8c845504f187c17907">legup::VerilogWriter::printDisplay</a></div><div class="ttdeci">void printDisplay(const RTLOp *op)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l07313">VerilogWriter.cpp:7313</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a054d97b055af29cdac01c51c0bf497ba"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a054d97b055af29cdac01c51c0bf497ba">legup::RTLWidth::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00025">RTL.cpp:25</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1faff24ad3e8e3238b5bc398a9b78f04320"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1faff24ad3e8e3238b5bc398a9b78f04320">legup::RTLOp::Sel</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00259">RTL.h:259</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa6585e902cca813f869dc8059a6c9b76f"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa6585e902cca813f869dc8059a6c9b76f">legup::RTLOp::Display</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00265">RTL.h:265</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa80213cb815c3b5cdb61c8b50126483cf"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa80213cb815c3b5cdb61c8b50126483cf">legup::RTLOp::Finish</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00266">RTL.h:266</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1fa6860cf4cfa53a26db63ae2390819965c"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1fa6860cf4cfa53a26db63ae2390819965c">legup::RTLOp::ZExt</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00256">RTL.h:256</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_a80dc483846df50c6fa5df0f0fb1859eb"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#a80dc483846df50c6fa5df0f0fb1859eb">legup::RTLOp::getOpcode</a></div><div class="ttdeci">Opcode getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00285">RTL.h:285</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html_a4cf043c032f774a21fa1884bea6365a0"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html#a4cf043c032f774a21fa1884bea6365a0">legup::RTLWidth::getSigned</a></div><div class="ttdeci">bool getSigned()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00091">RTL.h:91</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_af0f12e9fd7f477d2dae9ba4ef6564651"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#af0f12e9fd7f477d2dae9ba4ef6564651">legup::RTLOp::getOperand</a></div><div class="ttdeci">const RTLSignal * getOperand(int i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00287">RTL.h:287</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa69ff0e94b94530abd80c65a8406b836"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::printVerilogTestbench </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02639">2639</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;                                          {</div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;    <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *m = <span class="keyword">new</span> <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a>(<span class="stringliteral">&quot;main_tb&quot;</span>);</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *clk;</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> clk_name;</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;        clk_name = <span class="stringliteral">&quot;clk_orig&quot;</span>;</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;        clk = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;clk&quot;</span>);</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;        clk_name = <span class="stringliteral">&quot;clk&quot;</span>;</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;        clk = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a46f691242e9023fca01114f72e9d8406">addReg</a>(<span class="stringliteral">&quot;clk&quot;</span>);</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    }</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *reset = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a46f691242e9023fca01114f72e9d8406">addReg</a>(<span class="stringliteral">&quot;reset&quot;</span>);</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *start = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a46f691242e9023fca01114f72e9d8406">addReg</a>(<span class="stringliteral">&quot;start&quot;</span>);</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *wait = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a46f691242e9023fca01114f72e9d8406">addReg</a>(<span class="stringliteral">&quot;waitrequest&quot;</span>);</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *return_val = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;return_val&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<span class="stringliteral">&quot;31&quot;</span>));</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *finish = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;finish&quot;</span>);</div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *pc_module;</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *pc_state;</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *uart_tx;</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *uart_rx;</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *debugger_state;</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;        <span class="comment">// Add debugger signals to view active instance and state</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;        pc_module = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;            <span class="stringliteral">&quot;pc_module&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">getInstanceIdBits</a>()));</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;        pc_state = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;pc_state&quot;</span>,</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;                              <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#aa574499e5bdaa4e6c71039a9cb69d13b">getStateBits</a>()));</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;        uart_tx = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;uart_tx&quot;</span>);</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;        uart_rx = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;uart_rx&quot;</span>);</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;        debugger_state = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;debugger_state&quot;</span>, <a class="code" href="../../d4/d39/classlegup_1_1RTLWidth.html">RTLWidth</a>(8));</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    }</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *t = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a68022d803651334e0f3493d3aca5048d">addModule</a>(<span class="stringliteral">&quot;top&quot;</span>, <span class="stringliteral">&quot;top_inst&quot;</span>);</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clk&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk);</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;MULTIPUMPING&quot;</span>)) {</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;        <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *clk_orig = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a46f691242e9023fca01114f72e9d8406">addReg</a>(<span class="stringliteral">&quot;clk_orig&quot;</span>);</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;        <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *clk2x = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;clk2x&quot;</span>);</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;        <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *clk1x_follower = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">addWire</a>(<span class="stringliteral">&quot;clk1x_follower&quot;</span>);</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;        t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clk2x&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk2x);</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;        t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clk1x_follower&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk1x_follower);</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;        <span class="comment">// create pll</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;        <span class="comment">/*pll   pll_inst (</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment">            .inclk0 ( clk_orig ), // 50 MHz</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">            .c0 ( clk ), // 50 MHz</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment">            .c1 ( clk2x ) // 100 MHz</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">            );</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">            */</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;        <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *pll = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a68022d803651334e0f3493d3aca5048d">addModule</a>(<span class="stringliteral">&quot;pll&quot;</span>, <span class="stringliteral">&quot;pll_inst&quot;</span>);</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;        pll-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;inclk0&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk_orig);</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;        <span class="comment">// must have 1x clock coming from the same PLL as the 2x clock to avoid</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;        <span class="comment">// large clock skew that can cause hold-time violations</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;        pll-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;c0&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk);</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;        pll-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;c1&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk2x);</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;        <span class="comment">// create clock follower</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;        <span class="comment">/*</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">        clock_follower clock_follower_inst (</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">            .reset ( reset ),</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">            .clk1x ( clk ),</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">            .clk2x ( clk2x ),</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">            .clk1x_follower ( clk1x_follower )</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">        );</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">        */</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;        <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *clock_follower =</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;            m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a68022d803651334e0f3493d3aca5048d">addModule</a>(<span class="stringliteral">&quot;clock_follower&quot;</span>, <span class="stringliteral">&quot;clock_follower_inst&quot;</span>);</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;        clock_follower-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;reset&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(reset);</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;        clock_follower-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clk1x&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk);</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;        clock_follower-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;clk2x&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk2x);</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;        clock_follower-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;clk1x_follower&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(clk1x_follower);</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    }</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;    t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;reset&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(reset);</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;start&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(start);</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;    t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">addIn</a>(<span class="stringliteral">&quot;waitrequest&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(wait);</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;finish&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(finish);</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;return_val&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(return_val);</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>-&gt;<a class="code" href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">getDbgInfo</a>()-&gt;<a class="code" href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">isDebugRtlEnabled</a>()) {</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;        t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(pc_module);</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;        t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<a class="code" href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(pc_state);</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;        t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;uart_rx&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(uart_rx);</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;        t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;uart_tx&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(uart_tx);</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;        t-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">addOut</a>(<span class="stringliteral">&quot;hlsd_state&quot;</span>)-&gt;<a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">connect</a>(debugger_state);</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    }</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> old_body = m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">getBody</a>();</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    <a class="code" href="../../dd/dd0/classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> body(old_body);</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    body &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;initial \n&quot;</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;    &quot;</span> &lt;&lt; clk_name &lt;&lt; <span class="stringliteral">&quot; = 0;\n&quot;</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;always @(&quot;</span> &lt;&lt; clk_name &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;    &quot;</span> &lt;&lt; clk_name &lt;&lt; <span class="stringliteral">&quot; &lt;= #10 ~&quot;</span> &lt;&lt; clk_name &lt;&lt; <span class="stringliteral">&quot;;\n&quot;</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;initial begin\n&quot;</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;//$monitor(\&quot;At t=%t clk=%b %b %b %b %d\&quot;, $time, clk, reset, &quot;</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;start, finish, return_val);\n&quot;</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;@(negedge clk);\n&quot;</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;reset &lt;= 1;\n&quot;</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;@(negedge clk);\n&quot;</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;reset &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;start &lt;= 1;\n&quot;</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;@(negedge clk);\n&quot;</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;start &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;always@(finish) begin\n&quot;</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;    if (finish == 1) begin\n&quot;</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;        $display(\&quot;At t=%t clk=%b finish=%b return_val=%d\&quot;, &quot;</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;$time, clk, finish, return_val);\n&quot;</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;        $display(\&quot;Cycles: %d\&quot;, ($time-50)/20);\n&quot;</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;        $finish;\n&quot;</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;    end\n&quot;</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">getParameterInt</a>(<span class="stringliteral">&quot;TEST_WAITREQUEST&quot;</span>)) {</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;        <span class="comment">// keep the wait request high for 5 cycles, then low for 1 cycle and</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;        <span class="comment">// repeat</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;        body &lt;&lt; <span class="stringliteral">&quot;integer counter;\n&quot;</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;initial begin\n&quot;</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;counter &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;waitrequest &lt;= 1;\n&quot;</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;@(negedge clk);\n&quot;</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;@(negedge clk);\n&quot;</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;waitrequest &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;end\n&quot;</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;always @(posedge clk) begin\n&quot;</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\tif (counter &lt; 5) begin\n&quot;</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\twaitrequest &lt;= 1;\n&quot;</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\tcounter &lt;= counter + 1;\n&quot;</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\telse\n&quot;</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\tbegin\n&quot;</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\twaitrequest &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\tcounter &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;\tend\n&quot;</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;        body &lt;&lt; <span class="stringliteral">&quot;initial begin\n&quot;</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;waitrequest &lt;= 1;\n&quot;</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;@(negedge clk);\n&quot;</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;@(negedge clk);\n&quot;</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;waitrequest &lt;= 0;\n&quot;</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;end\n\n&quot;</span>;</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;    }</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    m-&gt;<a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html#af0413b2ae76115916935e2992c988a9a">setBody</a>(body.str());</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">printRTL</a>(m);</div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    <span class="keyword">delete</span> m;</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RTLModule_html_ac970114e1564728824791ffb1e070d50"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#ac970114e1564728824791ffb1e070d50">legup::RTLModule::getBody</a></div><div class="ttdeci">const std::string &amp; getBody() const </div><div class="ttdoc">body gets printed at the end of the module </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00456">RTL.h:456</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a11c0acfc55c2f3432f413ce83f5010d9"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a11c0acfc55c2f3432f413ce83f5010d9">legup::RTLModule::addOut</a></div><div class="ttdeci">RTLSignal * addOut(std::string name, RTLWidth width=RTLWidth())</div><div class="ttdoc">add an output port </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00445">RTL.cpp:445</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_af658330494ba77e285c77046e847883a"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#af658330494ba77e285c77046e847883a">legup::RTLModule::addWire</a></div><div class="ttdeci">RTLSignal * addWire(std::string name, RTLWidth width=RTLWidth())</div><div class="ttdoc">add a wire signal </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00423">RTL.cpp:423</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a46f691242e9023fca01114f72e9d8406"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a46f691242e9023fca01114f72e9d8406">legup::RTLModule::addReg</a></div><div class="ttdeci">RTLSignal * addReg(std::string name, RTLWidth width=RTLWidth())</div><div class="ttdoc">add a register signal </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00409">RTL.cpp:409</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a22bed3c686e0b2766db6c1d6851b826f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a22bed3c686e0b2766db6c1d6851b826f">legup::LegupConfig::getParameterInt</a></div><div class="ttdeci">int getParameterInt(std::string name)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00315">LegupConfig.h:315</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a290d9995be9555aad0597a9cf7dd6305"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a290d9995be9555aad0597a9cf7dd6305">DEBUG_SIGNAL_NAME_ACTIVE_INST</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_ACTIVE_INST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00032">lib/Target/Verilog/Debug.h:32</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac50c8c8cec659c7b29b35ecdf354c891"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac50c8c8cec659c7b29b35ecdf354c891">legup::VerilogWriter::printRTL</a></div><div class="ttdeci">void printRTL(const RTLModule *rtl)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d0b/VerilogWriter_8cpp_source.html#l06538">VerilogWriter.cpp:6538</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html">legup::RTLModule</a></div><div class="ttdoc">RTL module. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00333">RTL.h:333</a></div></div>
<div class="ttc" id="classlegup_1_1RTLWidth_html"><div class="ttname"><a href="../../d4/d39/classlegup_1_1RTLWidth.html">legup::RTLWidth</a></div><div class="ttdoc">RTLWidth. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00047">RTL.h:47</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a0fe098bbeec3d9ddf62d8dc2f90cb3b9"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a0fe098bbeec3d9ddf62d8dc2f90cb3b9">legup::RTLModule::addIn</a></div><div class="ttdeci">RTLSignal * addIn(std::string name, RTLWidth width=RTLWidth())</div><div class="ttdoc">add an input port </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00373">RTL.cpp:373</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html_a2804cb9c0b55f96c048f73ff495568e9"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html#a2804cb9c0b55f96c048f73ff495568e9">legup::RTLSignal::connect</a></div><div class="ttdeci">void connect(RTLSignal *s, Instruction *I=0)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00229">RTL.cpp:229</a></div></div>
<div class="ttc" id="classlegup_1_1Allocation_html_afa69149724d86aa5c670a48d1846aaf1"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html#afa69149724d86aa5c670a48d1846aaf1">legup::Allocation::getDbgInfo</a></div><div class="ttdeci">LegUpDebugInfo * getDbgInfo()</div><div class="ttdoc"> </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00252">Allocation.h:252</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a8901c7722fae98a9e0a00a1065491eb8"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a8901c7722fae98a9e0a00a1065491eb8">legup::LegUpDebugInfo::getInstanceIdBits</a></div><div class="ttdeci">int getInstanceIdBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/Target_2Verilog_2Debug_8cpp_source.html#l00154">Target/Verilog/Debug.cpp:154</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_a9e968514d558a8553cf163a917a91cf2"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#a9e968514d558a8553cf163a917a91cf2">legup::LegUpDebugInfo::isDebugRtlEnabled</a></div><div class="ttdeci">bool isDebugRtlEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00241">lib/Target/Verilog/Debug.h:241</a></div></div>
<div class="ttc" id="classlegup_1_1LegUpDebugInfo_html_aa574499e5bdaa4e6c71039a9cb69d13b"><div class="ttname"><a href="../../da/d41/classlegup_1_1LegUpDebugInfo.html#aa574499e5bdaa4e6c71039a9cb69d13b">legup::LegUpDebugInfo::getStateBits</a></div><div class="ttdeci">int getStateBits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/Target_2Verilog_2Debug_8cpp_source.html#l00144">Target/Verilog/Debug.cpp:144</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_a68022d803651334e0f3493d3aca5048d"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#a68022d803651334e0f3493d3aca5048d">legup::RTLModule::addModule</a></div><div class="ttdeci">RTLModule * addModule(std::string name, std::string instName)</div><div class="ttdoc">add an instantiated module </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d29/RTL_8cpp_source.html#l00459">RTL.cpp:459</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html_af0413b2ae76115916935e2992c988a9a"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html#af0413b2ae76115916935e2992c988a9a">legup::RTLModule::setBody</a></div><div class="ttdeci">void setBody(std::string &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00457">RTL.h:457</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="../../dd/dd0/classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00431">raw_ostream.h:431</a></div></div>
<div class="ttc" id="lib_2Target_2Verilog_2Debug_8h_html_a6879e563361f05d9c1ce753c647ab303"><div class="ttname"><a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h.html#a6879e563361f05d9c1ce753c647ab303">DEBUG_SIGNAL_NAME_CURRENT_STATE</a></div><div class="ttdeci">#define DEBUG_SIGNAL_NAME_CURRENT_STATE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/lib_2Target_2Verilog_2Debug_8h_source.html#l00033">lib/Target/Verilog/Debug.h:33</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a628fc49a75e26c6c2e5e0b6773f3a340"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string legup::VerilogWriter::searchMIPSAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7e1d4d3db01f164d7cffe40c46f856f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void legup::VerilogWriter::setRTL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *&#160;</td>
          <td class="paramname"><em>rtl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00046">46</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{ this-&gt;<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a> = <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>;}</div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab174bbdb08aa1379ad4814a9da901747"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool legup::VerilogWriter::stripRAM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html#l02800">2800</a> of file <a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;                                   {</div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../dd/d38/classllvm_1_1Value.html">Value</a> *V = R-&gt;<a class="code" href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">getValue</a>();</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    <span class="comment">// if pure h/w then don&#39;t strip anything</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;    <span class="comment">// if (LEGUP_CONFIG-&gt;numAccelerators() == 0) return false;</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">isHybridFlow</a>())</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="../../db/dd3/classllvm_1_1GlobalVariable.html">GlobalVariable</a> *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a> = dyn_cast&lt;GlobalVariable&gt;(V)) {</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;        <span class="comment">// don&#39;t strip constant values</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;        <span class="comment">// or when it&#39;s the PCIE flow</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;        <span class="comment">// or if hybrid flow is used and if it can&#39;t be found in the MIPS</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;        <span class="comment">// disassembly</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;        <span class="comment">// it can&#39;t be found it can MIPS disassembly if it&#39;s a global variable</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;        <span class="comment">// that is only used by HW accelerators</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;        <span class="comment">// in this case the linker will optimize away the global variables from</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;        <span class="comment">// the SW side</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;        <span class="comment">// if (!G-&gt;isConstant() &amp;&amp; !LEGUP_CONFIG-&gt;isPCIeFlow() &amp;&amp;</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;        <span class="comment">// searchMIPSAddress(R) != &quot;&quot;) {</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;        <span class="comment">// if (!G-&gt;isConstant() &amp;&amp; !LEGUP_CONFIG-&gt;isPCIeFlow() &amp;&amp;</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;        <span class="comment">// globalAddresses.find(R-&gt;getName()) == globalAddresses.end()) {</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../d0/ddd/MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>-&gt;isConstant() &amp;&amp; !<a class="code" href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">LEGUP_CONFIG</a>-&gt;<a class="code" href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">isPCIeFlow</a>()) {</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;        }</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    }</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;}</div>
<div class="ttc" id="classlegup_1_1RAM_html_a4a8e30bfe0d64b92138268a98f5aaed6"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html#a4a8e30bfe0d64b92138268a98f5aaed6">legup::RAM::getValue</a></div><div class="ttdeci">const Value * getValue() const </div><div class="ttdoc">getValue - get the underlying LLVM Value stored in this ram </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00067">Ram.h:67</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ad96b7cf3182ce2ba85e5a7a93b12c441"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a></div><div class="ttdeci">#define G(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00052">MD5.cpp:52</a></div></div>
<div class="ttc" id="namespacelegup_html_a18fe9ecb945342c73f57177ffa327da2"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a18fe9ecb945342c73f57177ffa327da2">legup::LEGUP_CONFIG</a></div><div class="ttdeci">LegupConfig * LEGUP_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="../../de/ddb/LegupConfig_8cpp_source.html#l00024">LegupConfig.cpp:24</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a6e8f988f1be215b3956eea7ee43e196c"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a6e8f988f1be215b3956eea7ee43e196c">legup::LegupConfig::isPCIeFlow</a></div><div class="ttdeci">bool isPCIeFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00473">LegupConfig.h:473</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalVariable_html"><div class="ttname"><a href="../../db/dd3/classllvm_1_1GlobalVariable.html">llvm::GlobalVariable</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dcc/GlobalVariable_8h_source.html#l00035">GlobalVariable.h:35</a></div></div>
<div class="ttc" id="classlegup_1_1LegupConfig_html_a5d71c079fec1c216307ffb934e083a3f"><div class="ttname"><a href="../../dd/df8/classlegup_1_1LegupConfig.html#a5d71c079fec1c216307ffb934e083a3f">legup::LegupConfig::isHybridFlow</a></div><div class="ttdeci">bool isHybridFlow() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d9f/LegupConfig_8h_source.html#l00479">LegupConfig.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d8e/Value_8h_source.html#l00069">Value.h:69</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aec6a95ae86edfeb2175d33498d413f31"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::set&lt;<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d7c/classllvm_1_1Function.html">Function</a>*&gt; legup::VerilogWriter::AcceleratedFcts</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00201">201</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0f84aea3c20c08bb2ce66c37fd84e3a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a>* legup::VerilogWriter::alloc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">199</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ff522e0944082099bc2de1bcdbd7877"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, std::string&gt; legup::VerilogWriter::globalAddresses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00205">205</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71cd4be50b24261b635158145c3070f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string legup::VerilogWriter::indent</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">196</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d7c5d55b77087515318cc7501e73231"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string legup::VerilogWriter::indent0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">196</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ea05027b1edd179458fb56cf076825b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::stringstream legup::VerilogWriter::Out</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">198</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5894786261007145247a5d12a2e7e6a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a>* legup::VerilogWriter::rtl</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">200</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45d311609231df919667106b3dbaa345"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a>&amp; legup::VerilogWriter::StreamOut</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00197">197</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae91d92d7d9ee328c1e3b8cc841727fb7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, int&gt; legup::VerilogWriter::syncMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00204">204</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8e6cea4c60fb0da862ac1b2774b3c50"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool legup::VerilogWriter::usesSynchronization</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">206</a> of file <a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="../../dd/d3a/VerilogWriter_8h_source.html">VerilogWriter.h</a></li>
<li><a class="el" href="../../d9/d0b/VerilogWriter_8cpp_source.html">VerilogWriter.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../da/d91/namespacelegup.html">legup</a></li><li class="navelem"><a class="el" href="../../db/df4/classlegup_1_1VerilogWriter.html">VerilogWriter</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:46:40 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
