FILE_TYPE=VERILOG_MAP;
PRIMITIVE 'PFUSE';
    DEFAULT_MODEL=FUSE;
    UPPER_CASE=TRUE;
    MODEL 'PFUSE';
        PIN_MAP
            'A'='(A)';
            'B'='(B)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
