Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Oct 29 21:16:05 2020
| Host             : DESKTOP-1MVCO4C running 64-bit major release  (build 9200)
| Command          : report_power -file uP_wrapper_power_routed.rpt -pb uP_wrapper_power_summary_routed.pb -rpx uP_wrapper_power_routed.rpx
| Design           : uP_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.821        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.757        |
| Device Static (W)        | 0.065        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 96.1         |
| Junction Temperature (C) | 28.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.040 |       26 |       --- |             --- |
| Slice Logic              |     0.012 |    33286 |       --- |             --- |
|   LUT as Logic           |     0.011 |    11721 |     20800 |           56.35 |
|   LUT as Distributed RAM |    <0.001 |      764 |      9600 |            7.96 |
|   Register               |    <0.001 |    14117 |     41600 |           33.94 |
|   CARRY4                 |    <0.001 |      264 |      8150 |            3.24 |
|   F7/F8 Muxes            |    <0.001 |      363 |     32600 |            1.11 |
|   LUT as Shift Register  |    <0.001 |      531 |      9600 |            5.53 |
|   Others                 |    <0.001 |     1180 |       --- |             --- |
| Signals                  |     0.016 |    24486 |       --- |             --- |
| Block RAM                |     0.002 |     19.5 |        50 |           39.00 |
| MMCM                     |     0.194 |        2 |         5 |           40.00 |
| PLL                      |     0.116 |        1 |         5 |           20.00 |
| I/O                      |     0.260 |       52 |       210 |           24.76 |
| PHASER                   |     0.111 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.065 |          |           |                 |
| Total                    |     0.821 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.118 |       0.111 |      0.007 |
| Vccaux    |       1.800 |     0.284 |       0.272 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.118 |       0.117 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.002 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out2_uP_clk_wiz_0_0                                                                                                                                   | uP_i/clk_wiz_0/inst/clk_out2_uP_clk_wiz_0_0                                                                                                                                                                    |             6.0 |
| clk_out3_uP_clk_wiz_0_0                                                                                                                                   | uP_i/clk_wiz_0/inst/clk_out3_uP_clk_wiz_0_0                                                                                                                                                                    |             5.0 |
| clk_pll_i                                                                                                                                                 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            12.0 |
| clkfbout_uP_clk_wiz_0_0                                                                                                                                   | uP_i/clk_wiz_0/inst/clkfbout_uP_clk_wiz_0_0                                                                                                                                                                    |            10.0 |
| freq_refclk                                                                                                                                               | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv                                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.0 |
| mem_refclk                                                                                                                                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.0 |
| oserdes_clk                                                                                                                                               | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.0 |
| oserdes_clk_1                                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.0 |
| oserdes_clk_2                                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.0 |
| oserdes_clk_3                                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.0 |
| oserdes_clkdiv                                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            12.0 |
| oserdes_clkdiv_1                                                                                                                                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            12.0 |
| oserdes_clkdiv_2                                                                                                                                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.0 |
| pll_clk3_out                                                                                                                                              | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            12.0 |
| pll_clkfbout                                                                                                                                              | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             6.0 |
| sync_pulse                                                                                                                                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            48.0 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                      |            10.0 |
| uP_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                        | uP_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                              |            33.3 |
| uP_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                      | uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                   |            33.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| uP_wrapper                     |     0.757 |
|   uP_i                         |     0.757 |
|     axi_dma_0                  |     0.009 |
|       U0                       |     0.009 |
|     clk_wiz_0                  |     0.107 |
|       inst                     |     0.107 |
|     microblaze_0               |     0.008 |
|       U0                       |     0.008 |
|     microblaze_0_axi_periph    |     0.020 |
|       m00_couplers             |     0.004 |
|       m02_couplers             |     0.003 |
|       m03_couplers             |     0.003 |
|       s00_couplers             |     0.002 |
|       s03_couplers             |     0.002 |
|       xbar                     |     0.005 |
|     microblaze_0_local_memory  |     0.002 |
|       lmb_bram                 |     0.002 |
|     mig_7series_0              |     0.608 |
|       u_uP_mig_7series_0_2_mig |     0.607 |
+--------------------------------+-----------+


