#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun  4 09:28:11 2021
# Process ID: 341883
# Current directory: /home/narendiran/Desktop/AXILearning
# Command line: vivado VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.xpr
# Log file: /home/narendiran/Desktop/AXILearning/vivado.log
# Journal file: /home/narendiran/Desktop/AXILearning/vivado.jou
#-----------------------------------------------------------
start_gui
open_project VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/narendiran/ubuntu_install/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 6585.992 ; gain = 305.352 ; free physical = 5289 ; free virtual = 15101
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /ResetNotGate_0/resetOut(undef) and /MasterWriteToBRAM_0/M_AXI_ARESETn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ResetNotGate_0/resetOut(undef) and /axi_gpio_1/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ResetNotGate_0/resetOut(undef) and /MasterReadFromBram_0/M_AXI_ARESETn(rst)
Wrote  : </home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/BlkGPIO.bd> 
VHDL Output written to : /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/synth/BlkGPIO.v
VHDL Output written to : /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/sim/BlkGPIO.v
VHDL Output written to : /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/hdl/BlkGPIO_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MasterWriteToBRAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ResetNotGate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MasterReadFromBram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
Exporting to file /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/hw_handoff/BlkGPIO.hwh
Generated Block Design Tcl file /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/hw_handoff/BlkGPIO_bd.tcl
Generated Hardware Definition File /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/synth/BlkGPIO.hwdef
[Fri Jun  4 09:29:48 2021] Launched BlkGPIO_ResetNotGate_0_0_synth_1, BlkGPIO_MasterReadFromBram_0_0_synth_1, BlkGPIO_axi_gpio_1_0_synth_1...
Run output will be captured here:
BlkGPIO_ResetNotGate_0_0_synth_1: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/BlkGPIO_ResetNotGate_0_0_synth_1/runme.log
BlkGPIO_MasterReadFromBram_0_0_synth_1: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/BlkGPIO_MasterReadFromBram_0_0_synth_1/runme.log
BlkGPIO_axi_gpio_1_0_synth_1: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/BlkGPIO_axi_gpio_1_0_synth_1/runme.log
[Fri Jun  4 09:29:48 2021] Launched synth_1...
Run output will be captured here: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 6789.641 ; gain = 145.621 ; free physical = 5092 ; free virtual = 14904
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterReadFromBram_0_0/BlkGPIO_MasterReadFromBram_0_0.dcp' for cell 'BlkGPIO_i/MasterReadFromBram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterWriteToBRAM_0_0/BlkGPIO_MasterWriteToBRAM_0_0.dcp' for cell 'BlkGPIO_i/MasterWriteToBRAM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_ResetNotGate_0_0/BlkGPIO_ResetNotGate_0_0.dcp' for cell 'BlkGPIO_i/ResetNotGate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0.dcp' for cell 'BlkGPIO_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0.dcp' for cell 'BlkGPIO_i/axi_gpio_1'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc]
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7036.754 ; gain = 0.000 ; free physical = 4726 ; free virtual = 14626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7154.645 ; gain = 286.750 ; free physical = 4687 ; free virtual = 14581
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_4bits[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_4bits[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_4bits[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_4bits[0]}]]
place_ports {sw_4bits[3]} G15
place_ports {sw_4bits[2]} P15
place_ports {sw_4bits[1]} W13
place_ports {sw_4bits[0]} T16
save_constraints
open_hw
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7544.707 ; gain = 0.000 ; free physical = 4174 ; free virtual = 14094
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7576.723 ; gain = 0.000 ; free physical = 4170 ; free virtual = 14091
[Fri Jun  4 09:46:29 2021] Launched impl_1...
Run output will be captured here: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279778639A
set_property PROGRAM.FILE {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun  4 09:48:55 2021] Launched synth_1...
Run output will be captured here: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/runme.log
[Fri Jun  4 09:48:55 2021] Launched impl_1...
Run output will be captured here: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun  4 09:50:58 2021] Launched synth_1...
Run output will be captured here: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/runme.log
[Fri Jun  4 09:50:58 2021] Launched impl_1...
Run output will be captured here: /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279778639A
