#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Aug 18 18:44:42 2024
# Process ID: 5017
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :4100.065 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :18507 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5074
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2563.617 ; gain = 303.777 ; free physical = 9106 ; free virtual = 15933
---------------------------------------------------------------------------------
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:229]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x53' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:172]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:174]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:176]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet_1' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x434_0' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x434_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rename' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'backend' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS' [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MEMRS' [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MEMRS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MOB' [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue4_FU_output' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_FU_output.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_4x192' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x192.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_4x192' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x192.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue4_FU_output' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_FU_output.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_FU_output' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_FU_output.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_FU_output' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_FU_output.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MOB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'sim_nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x32' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'sim_nReadmWrite' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU' [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU_1' [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:70]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:72]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:74]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:77]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'backend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FTQ' [/home/hakam/Repos/ChaosCore/hw/verilog/FTQ.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FTQ' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FTQ.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x17' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x17' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BRU' [/home/hakam/Repos/ChaosCore/hw/verilog/BRU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BRU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BRU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_instruction_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_final_AXI_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_final_AXI_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem_1' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2_0' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'icache_ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x278' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x278' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'icache_ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_validator' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_validator' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_instruction_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_data_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x36' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x36' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue3_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_3x36' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x36' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_256x8' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_256x8' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem_32' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem_32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_data_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore_tile' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AXI_debug_printer' [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'AXI_debug_printer' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M00_BASE_ADDR bound to: 0 - type: integer 
	Parameter M00_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M00_CONNECT_READ bound to: 3 - type: integer 
	Parameter M00_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M00_SECURE bound to: 0 - type: integer 
	Parameter M01_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter M01_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M01_CONNECT_READ bound to: 3 - type: integer 
	Parameter M01_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M01_SECURE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011000 
	Parameter M_CONNECT_READ bound to: 4'b1111 
	Parameter M_CONNECT_WRITE bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
INFO: [Synth 8-251] Addressing configuration for axi_interconnect instance  [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:236]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-251] 1 (0): 80000000 / 24 -- 80000000-80ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_wrap_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_fetch_packet_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:282]
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:103]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:47]
WARNING: [Synth 8-6014] Unused sequential element monitor_output_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:281]
WARNING: [Synth 8-6014] Unused sequential element io_predictions_in_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:277]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:47]
WARNING: [Synth 8-6014] Unused sequential element hasBeenResetReg_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434_0.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_predictions_in_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:496]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1193]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1195]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1202]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1203]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1205]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1206]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1207]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1208]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1209]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1210]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1211]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1212]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1213]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1214]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1217]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1221]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1223]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1230]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1231]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1233]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1234]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1235]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1236]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1237]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1238]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1239]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1240]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1241]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1242]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1245]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1249]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1251]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1258]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1261]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1262]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1263]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1264]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1265]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1267]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1268]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1269]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1270]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1273]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1277]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1279]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1286]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1287]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1289]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1290]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1291]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1293]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1296]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1297]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1298]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1301]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1305]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1307]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1314]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1315]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1317]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1318]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1319]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1320]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1321]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1322]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1323]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1324]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1325]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1326]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1329]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1333]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1335]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1342]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1343]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1345]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1346]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1347]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1348]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1349]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'PLRU_reg' and it is trimmed from '4' to '3' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:1157]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_address_r_1_reg' and it is trimmed from '32' to '5' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:2022]
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module AXI_debug_printer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2983.836 ; gain = 723.996 ; free physical = 8761 ; free virtual = 15595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2983.836 ; gain = 723.996 ; free physical = 8761 ; free virtual = 15595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2983.836 ; gain = 723.996 ; free physical = 8761 ; free virtual = 15595
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 8768 ; free virtual = 15602
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.680 ; gain = 0.000 ; free physical = 7961 ; free virtual = 15145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3138.602 ; gain = 0.000 ; free physical = 7958 ; free virtual = 15142
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3138.602 ; gain = 878.762 ; free physical = 7013 ; free virtual = 14215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.605 ; gain = 886.766 ; free physical = 7020 ; free virtual = 14222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.605 ; gain = 886.766 ; free physical = 7020 ; free virtual = 14222
---------------------------------------------------------------------------------
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "mem_65536x2:/Memory_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6430] The Block RAM "mem_4096x56:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "mem_128x39:/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x234:/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x65:/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x53:/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x434:/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x110:/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x434_0:/Memory_reg" of size (depth=2 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x70:/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x17:/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x2_0:/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "mem_64x278:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "ram_8x352:/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x352:/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_8x36:/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_3x36:/Memory_reg" of size (depth=3 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3146.605 ; gain = 886.766 ; free physical = 989 ; free virtual = 8262
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 7     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 51    
	   3 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 43    
	   2 Input    2 Bit       Adders := 52    
	   3 Input    2 Bit       Adders := 23    
	   4 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 17    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              264 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              234 Bit    Registers := 1     
	              224 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 238   
	               21 Bit    Registers := 41    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 198   
	                6 Bit    Registers := 79    
	                5 Bit    Registers := 46    
	                4 Bit    Registers := 186   
	                3 Bit    Registers := 81    
	                2 Bit    Registers := 567   
	                1 Bit    Registers := 949   
+---RAMs : 
	             224K Bit	(4096 X 56 bit)          RAMs := 1     
	             128K Bit	(65536 X 2 bit)          RAMs := 1     
	              17K Bit	(64 X 278 bit)          RAMs := 2     
	               6K Bit	(16 X 434 bit)          RAMs := 1     
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               3K Bit	(16 X 234 bit)          RAMs := 1     
	               2K Bit	(8 X 352 bit)          RAMs := 2     
	               1K Bit	(16 X 65 bit)          RAMs := 1     
	               1K Bit	(16 X 110 bit)          RAMs := 1     
	               1K Bit	(64 X 17 bit)          RAMs := 4     
	              868 Bit	(2 X 434 bit)          RAMs := 1     
	              848 Bit	(16 X 53 bit)          RAMs := 1     
	              704 Bit	(2 X 352 bit)          RAMs := 1     
	              288 Bit	(8 X 36 bit)          RAMs := 2     
	              128 Bit	(64 X 2 bit)          RAMs := 1     
	              108 Bit	(3 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 11    
	   2 Input  128 Bit        Muxes := 12    
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 131   
	   4 Input   32 Bit        Muxes := 19    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 114   
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 179   
	   4 Input    8 Bit        Muxes := 111   
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 477   
	   2 Input    6 Bit        Muxes := 112   
	   2 Input    5 Bit        Muxes := 107   
	   2 Input    4 Bit        Muxes := 209   
	   4 Input    4 Bit        Muxes := 25    
	   2 Input    3 Bit        Muxes := 127   
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 628   
	   3 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 17    
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 1392  
	   5 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_memory_type[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_memory_type[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_access_width[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_access_width[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_is_unsigned driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_exception driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_branch_taken driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[3] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_28_41 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_0_13 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_14_27 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_70_83 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_70_83 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_56_69 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_56_69 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_42_55 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_42_55 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_98_111 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_98_111 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_84_97 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_84_97 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_126_139 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_126_139 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_112_125 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_112_125 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_140_153 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_140_153 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_154_167 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_154_167 from module MOB due to constant propagation
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU2/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU1/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-3886] merging instance 'FU0/branch_unit/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU0/branch_unit/io_FU_output_bits_RD_data_REG_reg[0]'
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_28_41 from module MOB due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg" of size (depth=2 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/FTQ_queue/ram_ext/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_0/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_1/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_2/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_3/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'io_ROB_output_ROB_index_REG_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:704]
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg" of size (depth=2 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/FTQ_queue/ram_ext/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[0]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/instruction_fetch/\PC_gen/PC_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[1]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/instruction_fetch/\bp/BTB/BTB_memory/din_buff_BTB_tag_reg[17] )
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_56_64 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__27 due to constant propagation
INFO: [Synth 8-4471] merging register 'LRU_memory_io_wr_addr_REG_reg[5:0]' into 'LRU_memory/mem_ext/_R0_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:232]
INFO: [Synth 8-6904] The RAM "instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/CPU_response_skid_buffer/ram_ext/Memory_reg" of size (depth=3 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/AXI_request_Q/ram_ext/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_7/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_8/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_9/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_10/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_11/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_12/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_13/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_14/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_15/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_16/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_17/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_18/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_19/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_20/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_21/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_22/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_23/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_24/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_25/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_26/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_27/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_28/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_29/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_30/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_31/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore_tile__GC0/instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/CPU_response_skid_buffer/ram_ext/Memory_reg" of size (depth=3 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/AXI_request_Q/ram_ext/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_7/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_5_5 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_8_8 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_7_7 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_6_6 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_11_11 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_10_10 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_9_9 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_14_14 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_13_13 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_12_12 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_17_17 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_16_16 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_15_15 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_20_20 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_19_19 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_18_18 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_5_5 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_8_8 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_7_7 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_6_6 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_11_11 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_10_10 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_9_9 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_14_14 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_13_13 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_12_12 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_17_17 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_16_16 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_15_15 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_20_20 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_19_19 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_18_18 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_5_5 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_8_8 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_7_7 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_6_6 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_11_11 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_10_10 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_9_9 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_14_14 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_13_13 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_12_12 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_17_17 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_16_16 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_15_15 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_20_20 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_19_19 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_18_18 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_5_5 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_8_8 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_7_7 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_6_6 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_11_11 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_10_10 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_9_9 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_14_14 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_13_13 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_12_12 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_17_17 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_16_16 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_15_15 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_20_20 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_19_19 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_3/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_18_18 from module extram__64 due to constant propagation
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[128]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[129]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[96]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[97]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[64]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[65]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[32]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[33]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[0]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[1]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[129]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[130]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[97]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[98]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[65]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[66]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[33]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[34]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[1]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[2]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[130]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[131]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[98]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[99]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[66]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[67]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[34]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[35]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[2]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[3]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[131]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[132]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[99]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[100]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[67]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[68]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[35]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[36]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[3]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[4]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[132]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[133]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[100]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[101]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[68]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[69]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[36]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[37]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[4]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[5]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[133]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[134]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[101]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[102]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[69]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[70]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[37]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[38]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[5]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[6]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[134]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[135]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[102]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[103]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[70]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[71]'
INFO: [Synth 8-3886] merging instance 'instruction_cache/AXI_AW_DATA_BUFFER_reg[38]' (FDE) to 'instruction_cache/AXI_AW_DATA_BUFFER_reg[39]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_3/\tag_memories_0/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_6/\tag_memories_3/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_5/\tag_memories_2/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_9/\tag_memories_1/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\instruction_cache/CPU_response_skid_buffer/ram_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/CPU_response_skid_buffer/ram_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/request_addr_reg[4] )
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_350_351 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_84_97 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_70_83 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_126_139 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_112_125 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_98_111 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_154_167 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_140_153 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_182_195 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_168_181 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_224_237 from module extram__54 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[140] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[32] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 3162.617 ; gain = 902.777 ; free physical = 205 ; free virtual = 6964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|frontend/instruction_fetch | bp/BTB/BTB_memory/mem_ext/Memory_reg               | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 4,2,1           | 
|ChaosCore_tile__GC0        | instruction_cache/data_memory_0/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|ChaosCore_tile__GC0        | instruction_cache/data_memory_1/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+---------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object                                             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|MOB                                 | FU_output_load_Q/ram_ext/Memory_reg                    | Implied   | 4 x 192              | RAM32M16 x 14  | 
|MOB                                 | FU_output_store_Q/ram_ext/Memory_reg                   | Implied   | 4 x 192              | RAM32M16 x 14  | 
|frontend/instruction_fetch          | bp/RAS/RAS_memory/mem_ext/Memory_reg                   | Implied   | 128 x 39             | RAM64M8 x 12   | 
|frontend/instruction_fetch          | predecoder/predictions_out_Q/ram_ext/Memory_reg        | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend/instruction_fetch          | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 234              | RAM32M16 x 17  | 
|frontend/instruction_fetch          | instruction_Q/ram_ext/Memory_reg                       | Implied   | 16 x 234             | RAM32M16 x 17  | 
|frontend/instruction_fetch          | PC_Q/ram_ext/Memory_reg                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|frontend/instruction_fetch          | BTB_Q/ram_ext/Memory_reg                               | Implied   | 16 x 53              | RAM32M16 x 4   | 
|frontend/rename                     | predictions_out_Q/ram_ext/Memory_reg                   | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend/rename                     | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg      | Implied   | 2 x 433              | RAM32M16 x 31  | 
|frontend                            | decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 434              | RAM32M16 x 31  | 
|frontend                            | instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 434             | RAM32M16 x 31  | 
|frontend                            | decoders/predictions_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend                            | FTQ_queue/ram_ext/Memory_reg                           | Implied   | 16 x 110             | RAM32M16 x 8   | 
|ChaosCore__GC0                      | ROB/shared_mem/mem_ext/Memory_reg                      | Implied   | 64 x 70              | RAM64M8 x 20   | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_0/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_1/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_2/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_3/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore_tile__GC0                 | instruction_cache/LRU_memory/mem_ext/Memory_reg        | Implied   | 64 x 2               | RAM64X1S x 2   | 
|data_cache/cacheable_request_Q      | ram_ext/Memory_reg                                     | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/non_cacheable_request_Q  | ram_ext/Memory_reg                                     | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                     | Implied   | 4 x 36               | RAM32M16 x 3   | 
|data_cache                          | AXI_request_Q/ram_ext/Memory_reg                       | Implied   | 2 x 352              | RAM32M16 x 26  | 
|data_cache                          | tag_memories_0/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_2/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_3/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_1/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | data_memories_0/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_1/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_2/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_3/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_4/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_5/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_6/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_7/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_8/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_9/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_10/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_11/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_12/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_13/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_14/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_15/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_16/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_17/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_18/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_19/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_20/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_21/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_22/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_23/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_24/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_25/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_26/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_27/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_28/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_29/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_30/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_31/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
+------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 3432.562 ; gain = 1172.723 ; free physical = 184 ; free virtual = 6690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCore_tilei_5/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_5/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_5/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "ChaosCore_tilei_5/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCore_tilei_5/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_5/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5584] The signal "SOC/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
RAM Pipeline Warning: Read Address Register Found For RAM ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5584] The signal "SOC/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 3633.430 ; gain = 1373.590 ; free physical = 247 ; free virtual = 6630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                             | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChaosCore_tilei_5/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch | bp/BTB/BTB_memory/mem_ext/Memory_reg | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      |                 | 
+------------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object                                             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|MOB                                 | FU_output_load_Q/ram_ext/Memory_reg                    | Implied   | 4 x 192              | RAM32M16 x 14  | 
|MOB                                 | FU_output_store_Q/ram_ext/Memory_reg                   | Implied   | 4 x 192              | RAM32M16 x 14  | 
|frontend/instruction_fetch          | bp/RAS/RAS_memory/mem_ext/Memory_reg                   | Implied   | 128 x 39             | RAM64M8 x 12   | 
|frontend/instruction_fetch          | predecoder/predictions_out_Q/ram_ext/Memory_reg        | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend/instruction_fetch          | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 234              | RAM32M16 x 17  | 
|frontend/instruction_fetch          | instruction_Q/ram_ext/Memory_reg                       | Implied   | 16 x 234             | RAM32M16 x 17  | 
|frontend/instruction_fetch          | PC_Q/ram_ext/Memory_reg                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|frontend/instruction_fetch          | BTB_Q/ram_ext/Memory_reg                               | Implied   | 16 x 53              | RAM32M16 x 4   | 
|frontend/rename                     | predictions_out_Q/ram_ext/Memory_reg                   | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend/rename                     | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg      | Implied   | 2 x 433              | RAM32M16 x 31  | 
|frontend                            | decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 434              | RAM32M16 x 31  | 
|frontend                            | instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 434             | RAM32M16 x 31  | 
|frontend                            | decoders/predictions_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend                            | FTQ_queue/ram_ext/Memory_reg                           | Implied   | 16 x 110             | RAM32M16 x 8   | 
|ChaosCore__GC0                      | ROB/shared_mem/mem_ext/Memory_reg                      | Implied   | 64 x 70              | RAM64M8 x 20   | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_0/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_1/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_2/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0                      | ROB/ROB_entry_banks_3/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|data_cache/cacheable_request_Q      | ram_ext/Memory_reg                                     | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/non_cacheable_request_Q  | ram_ext/Memory_reg                                     | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                     | Implied   | 4 x 36               | RAM32M16 x 3   | 
|data_cache                          | AXI_request_Q/ram_ext/Memory_reg                       | Implied   | 2 x 352              | RAM32M16 x 26  | 
|data_cache                          | tag_memories_0/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_2/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_3/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_1/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | data_memories_0/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_1/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_2/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_3/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_4/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_5/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_6/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_7/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_8/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_9/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_10/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_11/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_12/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_13/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_14/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_15/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_16/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_17/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_18/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_19/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_20/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_21/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_22/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_23/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_24/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_25/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_26/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_27/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_28/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_29/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_30/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_31/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tile__GC0                 | instruction_cache/LRU_memory/mem_ext/Memory_reg        | Implied   | 64 x 2               | RAM64X1S x 2   | 
+------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_5/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:27 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 282 ; free virtual = 4319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:33 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 265 ; free virtual = 4326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:02:33 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 265 ; free virtual = 4326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:36 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 277 ; free virtual = 4341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 277 ; free virtual = 4342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 289 ; free virtual = 4354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 289 ; free virtual = 4354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |   193|
|2     |LUT1      |   101|
|3     |LUT2      |  1575|
|4     |LUT3      |  3270|
|5     |LUT4      |  3049|
|6     |LUT5      |  5755|
|7     |LUT6      | 21560|
|8     |MUXF7     |  3866|
|9     |MUXF8     |  1324|
|10    |RAM256X1S |   256|
|11    |RAM32M    |     3|
|12    |RAM32M16  |   217|
|13    |RAM64M    |     6|
|14    |RAM64M8   |   113|
|15    |RAM64X1S  |    22|
|16    |RAMB18E2  |     1|
|17    |RAMB36E2  |    12|
|19    |FDRE      | 14127|
|20    |FDSE      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 288 ; free virtual = 4354
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 472 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:15 ; elapsed = 00:02:38 . Memory (MB): peak = 3645.355 ; gain = 1230.750 ; free physical = 10788 ; free virtual = 14944
Synthesis Optimization Complete : Time (s): cpu = 00:02:23 ; elapsed = 00:02:45 . Memory (MB): peak = 3645.355 ; gain = 1385.516 ; free physical = 10799 ; free virtual = 14945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3645.355 ; gain = 0.000 ; free physical = 10790 ; free virtual = 14952
INFO: [Netlist 29-17] Analyzing 6000 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3645.355 ; gain = 0.000 ; free physical = 10782 ; free virtual = 14970
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 617 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 217 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 113 instances
  RAM64X1S => RAM64X1S (RAMS64E): 22 instances

Synth Design complete | Checksum: 8bc60c98
INFO: [Common 17-83] Releasing license: Synthesis
658 Infos, 338 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:59 . Memory (MB): peak = 3645.355 ; gain = 2225.523 ; free physical = 10753 ; free virtual = 14950
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12328.689; main = 2631.451; forked = 10661.845
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19251.672; main = 3641.441; forked = 15610.234
# report_utilization -file utilization_synth.rpt -hierarchical -hierarchical_depth 10 -hierarchical_percentage
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4281.543 ; gain = 636.188 ; free physical = 9854 ; free virtual = 14233
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4345.574 ; gain = 64.031 ; free physical = 9835 ; free virtual = 14219

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15a51aa63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9835 ; free virtual = 14220

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15a51aa63

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14218

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15a51aa63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14218
Phase 1 Initialization | Checksum: 15a51aa63

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14218

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15a51aa63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14218

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15a51aa63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14218
Phase 2 Timer Update And Timing Data Collection | Checksum: 15a51aa63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14218

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 444 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a0f91f91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14219
Retarget | Checksum: a0f91f91
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 88 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 157dc5ffb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14218
Constant propagation | Checksum: 157dc5ffb
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 7 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12fbf014c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14218
Sweep | Checksum: 12fbf014c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 12fbf014c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219
BUFG optimization | Checksum: 12fbf014c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12fbf014c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219
Shift Register Optimization | Checksum: 12fbf014c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12fbf014c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219
Post Processing Netlist | Checksum: 12fbf014c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 7d6b3acc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219
Phase 9.2 Verifying Netlist Connectivity | Checksum: 7d6b3acc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219
Phase 9 Finalization | Checksum: 7d6b3acc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |              88  |                                              0  |
|  Constant propagation         |               4  |               7  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7d6b3acc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4345.574 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14219

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 10 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 1f4ecb8ab

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9818 ; free virtual = 14225
Ending Power Optimization Task | Checksum: 1f4ecb8ab

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4417.609 ; gain = 72.035 ; free physical = 9818 ; free virtual = 14225

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 6e3c4e83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9814 ; free virtual = 14222
Ending Final Cleanup Task | Checksum: 6e3c4e83

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9814 ; free virtual = 14222

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9814 ; free virtual = 14222
Ending Netlist Obfuscation Task | Checksum: 6e3c4e83

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9814 ; free virtual = 14222
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4417.609 ; gain = 136.066 ; free physical = 9814 ; free virtual = 14222
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9816 ; free virtual = 14231
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3fa58cf9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9816 ; free virtual = 14231
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9816 ; free virtual = 14231

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 114cbc148

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9815 ; free virtual = 14233

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 138f3c2f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9803 ; free virtual = 14227

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 138f3c2f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9810 ; free virtual = 14234
Phase 1 Placer Initialization | Checksum: 138f3c2f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9809 ; free virtual = 14234

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e310a339

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9806 ; free virtual = 14234

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1e310a339

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 4417.609 ; gain = 0.000 ; free physical = 9805 ; free virtual = 14233

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1e310a339

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4627.586 ; gain = 209.977 ; free physical = 9045 ; free virtual = 13903

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 17111defd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 4659.602 ; gain = 241.992 ; free physical = 9045 ; free virtual = 13903

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 17111defd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 4659.602 ; gain = 241.992 ; free physical = 9045 ; free virtual = 13903
Phase 2.1.1 Partition Driven Placement | Checksum: 17111defd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 4659.602 ; gain = 241.992 ; free physical = 9045 ; free virtual = 13903
Phase 2.1 Floorplanning | Checksum: 17111defd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 4659.602 ; gain = 241.992 ; free physical = 9045 ; free virtual = 13903

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17111defd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 4659.602 ; gain = 241.992 ; free physical = 9045 ; free virtual = 13903

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ff6195dd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 4659.602 ; gain = 241.992 ; free physical = 9045 ; free virtual = 13903

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f65dde98

Time (s): cpu = 00:02:40 ; elapsed = 00:00:49 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8941 ; free virtual = 13818

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 902 LUTNM shape to break, 593 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 301, two critical 601, total 902, new lutff created 20
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1148 nets or LUTs. Breaked 902 LUTs, combined 246 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 68 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 30 nets.  Re-placed 134 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 0 new cell, deleted 20 existing cells and moved 134 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4753.602 ; gain = 0.000 ; free physical = 8936 ; free virtual = 13821
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/data_memories_31/ram_ext/A[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/data_memories_31/ram_ext/A[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/data_memories_31/ram_ext/A[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/data_memories_31/ram_ext/A[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/data_memories_31/ram_ext/A[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/data_memories_31/ram_ext/A[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_0/ram_ext/A[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1536 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_1/ram_ext/A[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1280 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4753.602 ; gain = 0.000 ; free physical = 8932 ; free virtual = 13818

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          902  |            246  |                  1148  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             20  |                    30  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          902  |            266  |                  1178  |           0  |          10  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 138ecbcc0

Time (s): cpu = 00:02:47 ; elapsed = 00:00:53 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8930 ; free virtual = 13819
Phase 2.4 Global Placement Core | Checksum: 192432301

Time (s): cpu = 00:02:59 ; elapsed = 00:00:57 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8929 ; free virtual = 13819
Phase 2 Global Placement | Checksum: 192432301

Time (s): cpu = 00:02:59 ; elapsed = 00:00:57 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8929 ; free virtual = 13819

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aa9ac77e

Time (s): cpu = 00:03:12 ; elapsed = 00:01:00 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8912 ; free virtual = 13814

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4ea950c

Time (s): cpu = 00:03:17 ; elapsed = 00:01:02 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8967 ; free virtual = 13929

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 155d0df18

Time (s): cpu = 00:04:03 ; elapsed = 00:01:13 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8849 ; free virtual = 13887

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1a7a9eba7

Time (s): cpu = 00:04:10 ; elapsed = 00:01:18 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8403 ; free virtual = 13569
Phase 3.3.2 Slice Area Swap | Checksum: 1a7a9eba7

Time (s): cpu = 00:04:10 ; elapsed = 00:01:18 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8395 ; free virtual = 13565
Phase 3.3 Small Shape DP | Checksum: a3aeb79c

Time (s): cpu = 00:04:17 ; elapsed = 00:01:21 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8276 ; free virtual = 13465

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15b2e6890

Time (s): cpu = 00:04:19 ; elapsed = 00:01:22 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8288 ; free virtual = 13474

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1ab2bb174

Time (s): cpu = 00:04:19 ; elapsed = 00:01:22 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8288 ; free virtual = 13474

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 174475971

Time (s): cpu = 00:04:41 ; elapsed = 00:01:29 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8301 ; free virtual = 13499
Phase 3 Detail Placement | Checksum: 174475971

Time (s): cpu = 00:04:41 ; elapsed = 00:01:29 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8301 ; free virtual = 13498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22d9df512

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.195 | TNS=-466.170 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c26365da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4753.602 ; gain = 0.000 ; free physical = 8343 ; free virtual = 13537
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 168c31ca4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4753.602 ; gain = 0.000 ; free physical = 8343 ; free virtual = 13537
Phase 4.1.1.1 BUFG Insertion | Checksum: 22d9df512

Time (s): cpu = 00:05:07 ; elapsed = 00:01:37 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8343 ; free virtual = 13537

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.558. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13f6165c6

Time (s): cpu = 00:05:35 ; elapsed = 00:02:03 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8393 ; free virtual = 13593

Time (s): cpu = 00:05:35 ; elapsed = 00:02:03 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8393 ; free virtual = 13593
Phase 4.1 Post Commit Optimization | Checksum: 13f6165c6

Time (s): cpu = 00:05:35 ; elapsed = 00:02:03 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8393 ; free virtual = 13593

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13f6165c6

Time (s): cpu = 00:05:47 ; elapsed = 00:02:07 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8353 ; free virtual = 13552

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|      South|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13f6165c6

Time (s): cpu = 00:05:47 ; elapsed = 00:02:08 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8353 ; free virtual = 13552
Phase 4.3 Placer Reporting | Checksum: 13f6165c6

Time (s): cpu = 00:05:47 ; elapsed = 00:02:08 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8353 ; free virtual = 13552

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4753.602 ; gain = 0.000 ; free physical = 8353 ; free virtual = 13552

Time (s): cpu = 00:05:47 ; elapsed = 00:02:08 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8353 ; free virtual = 13552
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fea53819

Time (s): cpu = 00:05:47 ; elapsed = 00:02:08 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8353 ; free virtual = 13552
Ending Placer Task | Checksum: a75b9bd6

Time (s): cpu = 00:05:47 ; elapsed = 00:02:08 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8353 ; free virtual = 13552
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:53 ; elapsed = 00:02:10 . Memory (MB): peak = 4753.602 ; gain = 335.992 ; free physical = 8353 ; free virtual = 13552
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 26e9dd6f ConstDB: 0 ShapeSum: 60df46a9 RouteDB: 1f9277be
Nodegraph reading from file.  Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8347 ; free virtual = 13556
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: d30e250b | NumContArr: 395ef5b2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 291bf0ff7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8347 ; free virtual = 13562

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 291bf0ff7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8347 ; free virtual = 13563

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 291bf0ff7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8347 ; free virtual = 13563

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 291bf0ff7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8345 ; free virtual = 13563

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ebea6546

Time (s): cpu = 00:00:29 ; elapsed = 00:00:06 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8325 ; free virtual = 13546
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.224 | TNS=-5.025 | WHS=0.000  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40287
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23591
  Number of Partially Routed Nets     = 16696
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 264fc938f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8321 ; free virtual = 13552

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 264fc938f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8321 ; free virtual = 13550

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 15bc5df29

Time (s): cpu = 00:01:16 ; elapsed = 00:00:20 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8331 ; free virtual = 13560
Phase 4 Initial Routing | Checksum: 28cb63e61

Time (s): cpu = 00:01:18 ; elapsed = 00:00:20 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8331 ; free virtual = 13561

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 20822
 Number of Nodes with overlaps = 3222
 Number of Nodes with overlaps = 876
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 5.1 Global Iteration 0 | Checksum: 26a4ec2b3

Time (s): cpu = 00:05:18 ; elapsed = 00:01:57 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8270 ; free virtual = 13520
Phase 5 Rip-up And Reroute | Checksum: 26a4ec2b3

Time (s): cpu = 00:05:18 ; elapsed = 00:01:57 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8270 ; free virtual = 13520
Total Elapsed time in route_design: 117.14 secs
Ending Routing Task | Checksum: a75b9bd6

Time (s): cpu = 00:05:18 ; elapsed = 00:01:57 . Memory (MB): peak = 4770.602 ; gain = 0.000 ; free physical = 8270 ; free virtual = 13521
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 40 Warnings, 0 Critical Warnings and 1 Errors encountered.
route_design failed
INFO: [Common 17-344] 'route_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sun Aug 18 18:52:26 2024...
