// Seed: 4239534057
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    output logic id_3
    , id_9,
    output logic id_4,
    output supply1 id_5,
    output wand id_6,
    output wire id_7
);
  assign id_4 = id_0;
  initial
    @(id_2 or -1'b0)
      if (1) id_3 <= -1;
      else begin : LABEL_0
        $clog2(24);
        ;
        id_4 = -1;
      end
  wire [-1 : -1] id_10;
  assign module_1.id_13 = 0;
  assign id_6 = id_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd96,
    parameter id_3  = 32'd18
) (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire _id_3,
    input wire id_4,
    output logic id_5,
    input tri id_6,
    output wire id_7,
    output wand id_8,
    input tri0 id_9,
    input wor _id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply0 id_13
    , id_16,
    input wire id_14
);
  wire [1 'b0 : id_10] id_17;
  assign id_16 = (1);
  always assert (-1);
  logic [1 : id_3] id_18;
  assign id_12 = -1;
  always id_5 <= -1 & id_18;
  assign id_13 = ~-1 * id_1 * 1;
  assign id_5  = -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_11,
      id_5,
      id_5,
      id_2,
      id_12,
      id_13
  );
endmodule
