0.6
2016.3
Oct 10 2016
19:46:48
E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav/glbl.v,1476033524,verilog,,,,glbl,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sim_1/new/SCPU_sim.v,1492564025,verilog,,,,SCPU_sim,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v,1492511637,verilog,,,,ALU,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU_mem_to_reg.v,1492511833,verilog,,,,Mux_ALU_memory_to_reg,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v,1492515027,verilog,,,,DataMemory,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_ALUSrc.v,1492510227,verilog,,,,Mux_ALUSrc,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v,1492512643,verilog,,,,Mux_PCSrc,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v,1492510016,verilog,,,,Mux_RegDst,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_signExtend.v,1492568733,verilog,,,,Mux_signExtend,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/PC.v,1492561383,verilog,,,,PC,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Register.v,1492515672,verilog,,,,Register,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/SCPU.v,1492565704,verilog,,,,SCPU,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/addr_shift.v,1492512701,verilog,,,,addr_shift,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v,1492869708,verilog,,,,control_unit,,,,,,,,
E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v,1493166197,verilog,,,,instructionMemory,,,,,,,,
