# tb (testbench)

consists of Verilog/SystemVerilog testbench files for `regmst` and `regslv` modules.

test cases covers rdl-to-rtl generator fundamental features.

- external memories for simulation

- `regmst` DUTs

- `regslv` DUTs

- external memory address text files

- internal register address text files
