Cadence Design Systems, Inc. netrev 16.0 Mon Aug 16 12:51:30 2010
(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY './NETLIST';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'D:/Dokumenter/PT5300/PT8643/PCB/PT8643_Rev_2/PT8643.brd';
NEW_BOARD_NAME 'D:/Dokumenter/PT5300/PT8643/PCB/PT8643_Rev_2/PT8643.brd';

CmdLine: netrev -$ -i ./NETLIST -y 1 D:/Dokumenter/PT5300/PT8643/PCB/PT8643_Rev_2/#Taaaaae07556.tmp

------ Preparing to read pst files ------

Starting to read ./NETLIST/pstchip.dat 
   Finished reading ./NETLIST/pstchip.dat (00:00:00.25)
Starting to read ./NETLIST/pstxprt.dat 
   Finished reading ./NETLIST/pstxprt.dat (00:00:00.01)
Starting to read ./NETLIST/pstxnet.dat 
   Finished reading ./NETLIST/pstxnet.dat (00:00:00.01)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  c:\allegro\packages 

PSMPATH =  c:\allegro\packages 

PADPATH =  c:\allegro\pads 


------ Summary Statistics ------


netrev run on Aug 16 12:51:30 2010
   DESIGN NAME : 'PT8643_REV_2'
   PACKAGING ON Oct 24 2007 13:27:25

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:03:02
elapsed time  0:00:01

