module partsel_00652(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [25:2] x4;
  wire signed [30:3] x5;
  wire [30:1] x6;
  wire signed [0:27] x7;
  wire [27:5] x8;
  wire signed [2:24] x9;
  wire signed [25:0] x10;
  wire signed [1:27] x11;
  wire signed [28:4] x12;
  wire [31:3] x13;
  wire [29:0] x14;
  wire [4:26] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [25:5] p0 = 885535972;
  localparam [26:5] p1 = 815480289;
  localparam [27:6] p2 = 953913727;
  localparam [1:26] p3 = 382339666;
  assign x4 = {(x1[22] ^ p2[2 + s2 +: 2]), {p1[11], (ctrl[3] && ctrl[0] && ctrl[3] ? p2[31 + s0 -: 7] : x2[14 +: 3])}};
  assign x5 = x1[5 + s2];
  assign x6 = (({({2{p0}} ^ (p2[1 + s3 +: 7] - p1)), (x2[3 + s3 -: 1] - p2[18 +: 1])} | p2[17]) & (p2[11 +: 4] - (x5 ^ ((p3 & x1[13 + s2]) ^ x4[9]))));
  assign x7 = (ctrl[3] && ctrl[2] && ctrl[2] ? p2 : (x3[12 + s1] ^ (p0[12 + s0] - ({p1[21 + s0 +: 2], x5} | ((p2[18] & ((p0 | x2) - p0[13 + s1 -: 5])) - p1)))));
  assign x8 = {2{p1[9 + s3]}};
  assign x9 = p0[20 -: 4];
  assign x10 = p2[8 +: 2];
  assign x11 = p0[18];
  assign x12 = x3[26 + s3 -: 4];
  assign x13 = p3[15 + s3];
  assign x14 = {2{((!ctrl[1] || !ctrl[2] && !ctrl[1] ? ({2{x6[11]}} + x5[21]) : x12) + (ctrl[2] || !ctrl[3] || ctrl[0] ? p1 : p0))}};
  assign x15 = ({2{(x4[21 -: 1] ^ (!ctrl[1] || !ctrl[2] && ctrl[1] ? p1[12 + s0] : (x5[13 + s3 -: 4] & p0[16 +: 4])))}} - ({2{(!ctrl[3] && !ctrl[3] || !ctrl[2] ? ((p2[3 + s2 -: 6] | (x5[27 + s2 -: 8] | p0[8 + s0])) ^ x12) : x10)}} ^ p1[31 + s0 -: 8]));
  assign y0 = ({p0[21], x9} ^ {{p1[3 + s1 -: 4], {2{(p2[27 + s0 +: 7] | (p2[5 + s0 +: 4] & (p3[13 + s1] - p0[22])))}}}, p3[10 + s1]});
  assign y1 = x14[11 + s2];
  assign y2 = x2[15];
  assign y3 = p0[13];
endmodule
