// Seed: 1557682209
module module_0 (
    input uwire id_0,
    output wor id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri id_6,
    output tri id_7
);
  supply1 id_9 = id_3;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output logic id_3,
    output tri id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    input wand id_9
);
  initial id_3 <= 1;
  module_0(
      id_7, id_2, id_4, id_9, id_5, id_2, id_2, id_2
  );
endmodule
