{"altmetric_id":9663063,"counts":{"readers":{"mendeley":2,"citeulike":0,"connotea":0},"total":{"posts_count":1},"q&a":{"unique_users_count":1,"unique_users":["electronics.stackexchange.com-245695"],"posts_count":1}},"citation":{"altmetric_jid":"4f6fa5703cf058f610004bb2","authors":["A. Gago","R. Escano","J. A. Hidalgo"],"doi":"10.1109\/4.210012","endpage":"402","first_seen_on":"2016-07-13T20:51:23+00:00","issns":["0018-9200"],"issue":"3","journal":"IEEE Journal of Solid-State Circuits","last_mentioned_on":1468345329,"links":["http:\/\/ieeexplore.ieee.org\/xpl\/login.jsp?tp=&arnumber=210012&url=http:\/\/ieeexplore.ieee.org\/iel1\/4\/5446\/00210012.pdf?arnumber=210012"],"pdf_url":"http:\/\/ieeexplore.ieee.org\/iel1\/4\/5446\/00210012.pdf?arnumber=210012","pubdate":"1993-03-01T00:00:00+00:00","publisher":"IEEE","publisher_subjects":[{"name":"Electrical And Electronic Engineering","scheme":"era"}],"scopus_subjects":["Engineering","Physical Sciences"],"startpage":"400","title":"Reduced implementation of D-type DET flip-flops","type":"article","volume":"28","mendeley_url":"http:\/\/www.mendeley.com\/research\/reduced-implementation-dtype-det-flipflops"},"altmetric_score":{"score":2.5,"score_history":{"1y":0,"6m":0,"3m":0,"1m":0,"1w":0,"6d":0,"5d":0,"4d":0,"3d":0,"2d":0,"1d":0,"at":2.5},"context_for_score":{"all":{"total_number_of_other_articles":8069135,"mean":6.8476973499224,"rank":3264316,"this_scored_higher_than_pct":58,"this_scored_higher_than":4747552,"rank_type":"exact","sample_size":8069135,"percentile":58},"similar_age_3m":{"total_number_of_other_articles":258769,"mean":11.688137605886,"rank":93884,"this_scored_higher_than_pct":62,"this_scored_higher_than":162662,"rank_type":"exact","sample_size":258769,"percentile":62},"this_journal":{"total_number_of_other_articles":141,"mean":4.6181428571429,"rank":61,"this_scored_higher_than_pct":56,"this_scored_higher_than":80,"rank_type":"exact","sample_size":141,"percentile":56},"similar_age_this_journal_3m":{"total_number_of_other_articles":1,"mean":0,"rank":1,"this_scored_higher_than_pct":1,"this_scored_higher_than":0,"rank_type":"exact","sample_size":1,"percentile":1}}},"demographics":{"users":{"mendeley":{"by_status":{"Student  > Doctoral Student":1,"Student  > Ph. D. Student":1},"by_discipline":{"Engineering":2}}}},"posts":{"q&a":[{"title":"Dual edge triggered D flip flip CMOS implementation. Less than 20 transistor","url":"http:\/\/electronics.stackexchange.com\/questions\/245695\/dual-edge-triggered-d-flip-flip-cmos-implementation-less-than-20-transistor","license":"public","citation_ids":[9663063],"posted_on":"2016-07-12T17:42:09+00:00","summary":"I need to implement a dual edge triggered D flip flop (DET) in a CMOS IC using 0.35u technology. The best design which I could fine is this one http:\/\/ieeexplore.ieee.org\/xpl\/login.jsp?tp=&amp;arnumber=210012&amp;url=http%3A%2F%2Fieeexplore.ieee.org%2Fiel1","author":{"id_on_source":"Ehsan"}}]}}