<html>
<head>
<title>TriCore TC1798 (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="TPS_CON_t"><b>TPS_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Temporal Protection System Control Register</b></td></tr>
<tr><td colspan="5"><b>TPS_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TEXP0:1</td>
<td>0 - 0</td>
<td>TPS_CON_TEXP0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TEXP1:1</td>
<td>1 - 1</td>
<td>TPS_CON_TEXP1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int TTRAP:1</td>
<td>16 - 16</td>
<td>TPS_CON_TTRAP_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#TPS_CON">TPS_CON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="TPS_TIMERm_t"><b>TPS_TIMERm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Temporal Protection System Timer Register n</b></td></tr>
<tr><td colspan="5"><b>TPS_TIMERm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int Timer:32</td>
<td>0 - 31</td>
<td>TPS_TIMERm_Timer_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#TPS_TIMER0">TPS_TIMER0</a>,    
<a class="url" href="../cpu.html#TPS_TIMER1">TPS_TIMER1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="TRIG_ACC_t"><b>TRIG_ACC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trigger Address x</b></td></tr>
<tr><td colspan="5"><b>TRIG_ACC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int T0:1</td>
<td>0 - 0</td>
<td>TRIG_ACC_T0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int T1:1</td>
<td>1 - 1</td>
<td>TRIG_ACC_T1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int T2:1</td>
<td>2 - 2</td>
<td>TRIG_ACC_T2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int T3:1</td>
<td>3 - 3</td>
<td>TRIG_ACC_T3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int T4:1</td>
<td>4 - 4</td>
<td>TRIG_ACC_T4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int T5:1</td>
<td>5 - 5</td>
<td>TRIG_ACC_T5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int T6:1</td>
<td>6 - 6</td>
<td>TRIG_ACC_T6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int T7:1</td>
<td>7 - 7</td>
<td>TRIG_ACC_T7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#TRIG_ACC">TRIG_ACC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="TRnADR_t"><b>TRnADR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trigger Address n</b></td></tr>
<tr><td colspan="5"><b>TRnADR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ADDR:32</td>
<td>0 - 31</td>
<td>TRnADR_ADDR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#TR0ADR">TR0ADR</a>,    
<a class="url" href="../cpu.html#TR1ADR">TR1ADR</a>,    
<a class="url" href="../cpu.html#TR2ADR">TR2ADR</a>,    
<a class="url" href="../cpu.html#TR3ADR">TR3ADR</a>,    
<a class="url" href="../cpu.html#TR4ADR">TR4ADR</a>,    
<a class="url" href="../cpu.html#TR5ADR">TR5ADR</a>,    
<a class="url" href="../cpu.html#TR6ADR">TR6ADR</a>,    
<a class="url" href="../cpu.html#TR7ADR">TR7ADR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="TRnEVT_t"><b>TRnEVT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trigger Event n</b></td></tr>
<tr><td colspan="5"><b>TRnEVT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EVTA:3</td>
<td>0 - 2</td>
<td>TRnEVT_EVTA_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int BBM:1</td>
<td>3 - 3</td>
<td>TRnEVT_BBM_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int BOD:1</td>
<td>4 - 4</td>
<td>TRnEVT_BOD_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SUSP:1</td>
<td>5 - 5</td>
<td>TRnEVT_SUSP_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CNT:2</td>
<td>6 - 7</td>
<td>TRnEVT_CNT_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int TYP:1</td>
<td>12 - 12</td>
<td>TRnEVT_TYP_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RNG:1</td>
<td>13 - 13</td>
<td>TRnEVT_RNG_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int ASI_EN:1</td>
<td>15 - 15</td>
<td>TRnEVT_ASI_EN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int ASI:5</td>
<td>16 - 20</td>
<td>TRnEVT_ASI_MASK</td>
<td>0x001f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int AST:1</td>
<td>27 - 27</td>
<td>TRnEVT_AST_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int ALD:1</td>
<td>28 - 28</td>
<td>TRnEVT_ALD_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#TR0EVT">TR0EVT</a>,    
<a class="url" href="../cpu.html#TR1EVT">TR1EVT</a>,    
<a class="url" href="../cpu.html#TR2EVT">TR2EVT</a>,    
<a class="url" href="../cpu.html#TR3EVT">TR3EVT</a>,    
<a class="url" href="../cpu.html#TR4EVT">TR4EVT</a>,    
<a class="url" href="../cpu.html#TR5EVT">TR5EVT</a>,    
<a class="url" href="../cpu.html#TR6EVT">TR6EVT</a>,    
<a class="url" href="../cpu.html#TR7EVT">TR7EVT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
