<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1053</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:8px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1053-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1053.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:769px;white-space:nowrap" class="ft00">Vol. 3C&#160;24-7</p>
<p style="position:absolute;top:47px;left:591px;white-space:nowrap" class="ft01">VIRTUAL MACHINE CONTROL STRUCTURES</p>
<p style="position:absolute;top:594px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:595px;left:95px;white-space:nowrap" class="ft08"><b>VMCS link&#160;pointer</b>&#160;(64 bits).&#160;If&#160;the ‚ÄúVMCS shadowing‚Äù&#160;VM-execution control&#160;is 1,&#160;the&#160;VMREAD and&#160;VMWRITE&#160;<br/>instructions access the&#160;VMCS&#160;referenced&#160;by this&#160;poin<a href="o_fe12b1e2a880e0ce-1070.html">ter (see Section 24.10).</a>&#160;Otherwise,&#160;software should&#160;set&#160;<br/>this field&#160;to FFFFFFFF_FFFFFFFFH&#160;to avoid&#160;VM-entry&#160;<a href="o_fe12b1e2a880e0ce-1104.html">failures (see Section 26.3.1.5).</a></p>
<p style="position:absolute;top:649px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:650px;left:95px;white-space:nowrap" class="ft08"><b>VMX-preemption&#160;timer&#160;value</b>&#160;(32&#160;bits).&#160;This&#160;field&#160;is supported&#160;only&#160;on&#160;processors that&#160;support the&#160;1-setting&#160;<br/>of the&#160;‚Äúactivate VMX-preemption&#160;timer‚Äù&#160;VM-execution&#160;control. This field&#160;contains the&#160;value that the&#160;VMX-<br/>preemption timer&#160;will use&#160;following&#160;the next VM&#160;entry&#160;with that setting. Se<a href="o_fe12b1e2a880e0ce-1085.html">e Section 25.5.1&#160;and&#160;</a><a href="o_fe12b1e2a880e0ce-1115.html">Section 26.6.4</a>.</p>
<p style="position:absolute;top:705px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:706px;left:95px;white-space:nowrap" class="ft08"><b>Page-directory-pointer-table entries</b>&#160;(PDPTEs; 64&#160;bits&#160;each).&#160;These four (4)&#160;fields&#160;(PDPTE0,&#160;PDPTE1,&#160;<br/>PDPTE2,&#160;and&#160;PDPTE3)&#160;are&#160;supported&#160;only on processors&#160;that&#160;support the 1-setting of the ‚Äúenable EPT‚Äù&#160;VM-<br/>execution&#160;control. They&#160;correspond to the PDPTEs&#160;referenced&#160;by&#160;CR3 when&#160;PAE paging&#160;<a href="o_fe12b1e2a880e0ce-117.html">is in use (see Section&#160;<br/>4.4 in the&#160;</a><a href="˛ˇ"><i>Intel¬Æ 64&#160;and IA-32&#160;Architectures Software Developer‚Äôs Manual, Volume 3A</i>). T</a>hey are&#160;used only if&#160;<br/>the ‚Äúenable EPT‚Äù&#160;VM-execution&#160;control is&#160;1.</p>
<p style="position:absolute;top:793px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:794px;left:95px;white-space:nowrap" class="ft09"><b>Guest interrupt status</b>&#160;(16 bits). This&#160;field is&#160;supported only on processors&#160;that&#160;support the 1-setting&#160;of the&#160;<br/>‚Äúvirtual-interrupt delivery‚Äù VM-execution&#160;control. It&#160;characterizes part&#160;of&#160;the guest‚Äôs virtual-APIC state&#160;and&#160;<br/>does&#160;not correspond to&#160;any processor or&#160;APIC&#160;registers.&#160;It&#160;comprises two 8-bit subfields:<br/>‚Äî&#160;<b>Requesting virtual interrupt (RVI)</b>.&#160;This is&#160;the low byte&#160;of&#160;the guest interrupt status. The&#160;processor&#160;</p>
<p style="position:absolute;top:868px;left:120px;white-space:nowrap" class="ft08">treats this value as the vector of the highest priority&#160;virtual interrupt that is requesting service.&#160;(The value&#160;<br/>0&#160;implies that&#160;there is&#160;no such interrupt.)</p>
<p style="position:absolute;top:908px;left:95px;white-space:nowrap" class="ft04">‚Äî&#160;<b>Servicing virtual&#160;interrupt&#160;(SVI)</b>. This&#160;is the&#160;high byte&#160;of&#160;the guest interrupt status. The&#160;processor&#160;</p>
<p style="position:absolute;top:925px;left:120px;white-space:nowrap" class="ft08">treats this value&#160;as the vector of the&#160;highest priority&#160;virtual&#160;interrupt that is&#160;in service. (The&#160;value&#160;0 implies&#160;<br/>that there is&#160;no&#160;such interrupt.)</p>
<p style="position:absolute;top:984px;left:69px;white-space:nowrap" class="ft04">2.&#160;For&#160;example,&#160;execution of&#160;a&#160;MOV to&#160;SS&#160;or&#160;a&#160;POP to&#160;SS&#160;may inhibit some&#160;debug&#160;exceptions&#160;for&#160;one instruction.&#160;See<a href="o_fe12b1e2a880e0ce-193.html">&#160;Section 6.8.3</a>&#160;of&#160;</p>
<p style="position:absolute;top:1000px;left:91px;white-space:nowrap" class="ft05"><a href="˛ˇ"><i>Intel¬Æ&#160;64 and&#160;IA-32 Architectures Software&#160;Developer‚Äôs Manual, Volume 3A</i></a>.&#160;In addition,&#160;certain events&#160;incident&#160;to&#160;an&#160;instruction&#160;</p>
<p style="position:absolute;top:1017px;left:91px;white-space:nowrap" class="ft04">(for&#160;example, an&#160;INIT signal) may take&#160;priority&#160;over debug traps generated by that&#160;instruction.&#160;See<a href="o_fe12b1e2a880e0ce-194.html">&#160;Table&#160;6-2&#160;in</a>&#160;the<a href="˛ˇ"><i>&#160;Intel¬Æ 64&#160;and&#160;</i></a></p>
<p style="position:absolute;top:1033px;left:91px;white-space:nowrap" class="ft05"><a href="˛ˇ"><i>IA-32&#160;Architectures Software&#160;Developer‚Äôs&#160;Manual, Volume 3A</i>.</a></p>
<p style="position:absolute;top:100px;left:284px;white-space:nowrap" class="ft06">Table&#160;24-4. &#160;Format of&#160;Pending-Debug-Exceptions</p>
<p style="position:absolute;top:133px;left:80px;white-space:nowrap" class="ft04">Bit&#160;</p>
<p style="position:absolute;top:148px;left:80px;white-space:nowrap" class="ft04">Position(s)</p>
<p style="position:absolute;top:133px;left:179px;white-space:nowrap" class="ft04">Bit Name</p>
<p style="position:absolute;top:133px;left:287px;white-space:nowrap" class="ft04">Notes</p>
<p style="position:absolute;top:177px;left:80px;white-space:nowrap" class="ft04">3:0</p>
<p style="position:absolute;top:177px;left:179px;white-space:nowrap" class="ft04">B3 ‚Äì B0</p>
<p style="position:absolute;top:177px;left:287px;white-space:nowrap" class="ft04">When&#160;set,&#160;each of&#160;these bits indicates that&#160;the corresponding breakpoint&#160;condition&#160;was met.&#160;</p>
<p style="position:absolute;top:193px;left:287px;white-space:nowrap" class="ft04">Any of&#160;these bits may be&#160;set even&#160;if&#160;the corresponding enabling&#160;bit in&#160;DR7&#160;is not set.</p>
<p style="position:absolute;top:222px;left:80px;white-space:nowrap" class="ft04">11:4</p>
<p style="position:absolute;top:222px;left:179px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:222px;left:287px;white-space:nowrap" class="ft04">VM&#160;entry fails if&#160;these bits are&#160;not 0.&#160;See<a href="o_fe12b1e2a880e0ce-1104.html">&#160;Section&#160;26.3.1.5.</a></p>
<p style="position:absolute;top:250px;left:80px;white-space:nowrap" class="ft04">12</p>
<p style="position:absolute;top:250px;left:179px;white-space:nowrap" class="ft04">Enabled&#160;</p>
<p style="position:absolute;top:267px;left:179px;white-space:nowrap" class="ft04">breakpoint</p>
<p style="position:absolute;top:250px;left:287px;white-space:nowrap" class="ft04">When set,&#160;this bit&#160;indicates that&#160;at&#160;least one data or&#160;I/O breakpoint&#160;was met and was&#160;enabled&#160;in&#160;</p>
<p style="position:absolute;top:267px;left:287px;white-space:nowrap" class="ft04">DR7.</p>
<p style="position:absolute;top:295px;left:80px;white-space:nowrap" class="ft04">13</p>
<p style="position:absolute;top:295px;left:179px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:295px;left:287px;white-space:nowrap" class="ft04">VM&#160;entry fails if&#160;this bit is&#160;not&#160;0.&#160;Se<a href="o_fe12b1e2a880e0ce-1104.html">e Section 26.3.1.5.</a></p>
<p style="position:absolute;top:324px;left:80px;white-space:nowrap" class="ft04">14</p>
<p style="position:absolute;top:324px;left:179px;white-space:nowrap" class="ft04">BS</p>
<p style="position:absolute;top:324px;left:287px;white-space:nowrap" class="ft04">When&#160;set, this&#160;bit indicates&#160;that&#160;a&#160;debug exception would&#160;have&#160;been&#160;triggered by&#160;single-step&#160;</p>
<p style="position:absolute;top:340px;left:287px;white-space:nowrap" class="ft04">execution mode.</p>
<p style="position:absolute;top:369px;left:80px;white-space:nowrap" class="ft04">15</p>
<p style="position:absolute;top:369px;left:179px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:369px;left:287px;white-space:nowrap" class="ft04">VM&#160;entry fails if&#160;this bit is&#160;not&#160;0.&#160;Se<a href="o_fe12b1e2a880e0ce-1104.html">e Section 26.3.1.5.</a></p>
<p style="position:absolute;top:397px;left:80px;white-space:nowrap" class="ft04">16</p>
<p style="position:absolute;top:397px;left:179px;white-space:nowrap" class="ft04">RTM</p>
<p style="position:absolute;top:397px;left:287px;white-space:nowrap" class="ft04">When set, this&#160;bit indicates&#160;that&#160;a&#160;debug exception (#DB) or a&#160;breakpoint&#160;exception (#BP)&#160;</p>
<p style="position:absolute;top:414px;left:287px;white-space:nowrap" class="ft04">occurred&#160;inside&#160;an&#160;RTM region&#160;while&#160;advanced&#160;debugging&#160;of&#160;RTM transactional regions was&#160;</p>
<p style="position:absolute;top:430px;left:287px;white-space:nowrap" class="ft04">enabled&#160;(see<a href="˛ˇ">&#160;Section&#160;16.3.7, ‚ÄúRTM-Enabled&#160;Debugger&#160;Support,‚Äù o</a>f<a href="˛ˇ">&#160;<i>Intel¬Æ&#160;64&#160;and IA-32&#160;</i></a></p>
<p style="position:absolute;top:447px;left:287px;white-space:nowrap" class="ft05"><a href="˛ˇ"><i>Architectures&#160;Software&#160;Developer‚Äôs&#160;Manual,&#160;Volume&#160;1</i>).</a></p>
<p style="position:absolute;top:444px;left:603px;white-space:nowrap" class="ft07">1</p>
<p style="position:absolute;top:475px;left:80px;white-space:nowrap" class="ft04">63:17</p>
<p style="position:absolute;top:475px;left:179px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:475px;left:287px;white-space:nowrap" class="ft04">VM&#160;entry&#160;fails if&#160;these&#160;bits are not 0.&#160;See<a href="o_fe12b1e2a880e0ce-1104.html">&#160;Section&#160;26.3.1.5. Bi</a>ts&#160;63:32&#160;exist only on&#160;processors&#160;</p>
<p style="position:absolute;top:492px;left:287px;white-space:nowrap" class="ft04">that&#160;support&#160;Intel 64 architecture.</p>
<p style="position:absolute;top:521px;left:72px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:540px;left:71px;white-space:nowrap" class="ft04">1. In general, the format&#160;of&#160;this field matches that&#160;of&#160;DR6. However,&#160;DR6&#160;clears&#160;bit&#160;16 to&#160;indicate&#160;an&#160;RTM-related exception, while this&#160;</p>
<p style="position:absolute;top:557px;left:85px;white-space:nowrap" class="ft04">field&#160;sets&#160;the bit to&#160;indicate that&#160;condition.</p>
</div>
</body>
</html>
