[{"name": "\u5433\u662d\u6b63", "email": "ccwu@ntut.edu.tw", "latestUpdate": "2015-12-29 16:32:48", "objective": "\u57fa\u672c\u908f\u8f2f\u9598\u7279\u6027\uff0c\u7b97\u8853\u6f14\u7b97\u56de\u8def\uff0c\u6b63\u53cd\u5668\u53ca\u5176\u61c9\u7528\u56de\u8def\uff0c\u5404\u7a2e\u540c\u6b65\u53ca\u975e\u540c\u6b65\u8a08\u6578\u56de\u8def\uff0c\u89e3\u78bc\u5668\u53ca\u986f\u793a\u56de\u8def\u3002", "schedule": "\u7b2c   1  \u9031(2/25) : \u958b\u5b78\u8ab2\u7a0b\u53ca\u76f8\u95dc\u898f\u5b9a\u8aaa\u660e\r\n\u7b2c   2  \u9031(3/3) : DE2-70 Quartus II  \u8edf\u9ad4\u7c21\u4ecb\u53ca\u4f7f\u7528\r\n\u7b2c   3  \u9031(3/10) : \u534a\u52a0\u5668\u3001\u5168\u52a0\u5668\r\n\u7b2c   4  \u9031(3/17) : \u4e03\u6bb5\u89e3\u78bc\u3001\u5168\u52a0\u6e1b\u6cd5\r\n\u7b2c   5  \u9031(3/24) : VHDL\u591a\u5de5\u5668\u3001\u4e58\u6cd5\u5668\r\n\u7b2c   6  \u9031(3/31) : VHDL ROM\u3001\u4e58\u6cd5\u5668\r\n\u7b2c   7  \u9031(4/7) : \u6b63\u53cd\u5668\u3001\u66ab\u5b58\u5668\r\n\u7b2c   8  \u9031(4/14) : \u72c0\u614b\u6a5f\u3001RAM\r\n\u7b2c   9  \u9031(4/21) : VHDL \u8a08\u6578\u5668\u3001Moore\u3001Mealy\u72c0\u614b\u6a5f\r\n\u7b2c  10  \u9031(4/28) : Moore\u3001Mealy\u72c0\u614b\u6a5f\u8a2d\u8a08\r\n\u7b2c  11  \u9031(5/5) : Reduction of State Tables and Assignments\r\n\u7b2c  12  \u9031(5/12) : Comparator\u3001Serial Adder\u3001Parallel Multiplier\r\n\u7b2c  13  \u9031(5/19) : ALU of 4-bits CPU (I)\r\n\u7b2c  14  \u9031(5/26) :  ALU of 4-bits CPU (II)\r\n\u7b2c  15  \u9031(6/2) : \u671f\u672b\u5c08\u984c\u5c55\u793a\r\n\u7b2c  16  \u9031(6/9) : Holiday\r\n\u7b2c  17  \u9031(6/16) : \u671f\u672b\u5c08\u984c\u5c55\u793a\r\n\u7b2c  18  \u9031(6/23) : \u671f  \u672b  \u8003", "scorePolicy": "1. \u5be6\u4f5c\u5b8c\u6210-\u542b\u6bcf\u9031\u5be6\u7fd2\u5be6\u4f5c\u53ca\u4f5c\u696d (60 %)\u3001\r\n2. \u671f\u672b\u5c08\u984c\u88fd\u4f5c\u5831\u544a (40 %)\u3002", "materials": "Fundamentals of Logic Design, 6th Edition, by Charles H. Roth, Jr. & Larry L. Kinney, Cengage, 2010.", "foreignLanguageTextbooks": false}]