<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>DCPS2 -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">DCPS2</h2><p id="desc">
      <p class="aml">Debug Change PE State to EL2, when executed in Debug state:</p>
      <ul>
        <li>If executed at EL0 or EL1 changes the current Exception level and SP to EL2 using SP_EL2.</li>
        <li>Otherwise, if executed at ELx, selects SP_ELx.</li>
      </ul>
      <p class="aml">The target exception level of a DCPS2 instruction is:</p>
      <ul>
        <li>EL2 if the instruction is executed at an exception level that is not EL3.</li>
        <li>EL3 if the instruction is executed at EL3.</li>
      </ul>
      <p class="aml">When the target Exception level of a DCPS2 instruction is ELx, on executing this instruction:</p>
      <ul>
        <li><a class="armarm-xref" title="Reference to ARM ARM section">ELR_ELx</a> becomes <span class="arm-defined-word">unknown</span>.</li>
        <li><a class="armarm-xref" title="Reference to ARM ARM section">SPSR_ELx</a> becomes <span class="arm-defined-word">unknown</span>.</li>
        <li><a class="armarm-xref" title="Reference to ARM ARM section">ESR_ELx</a> becomes <span class="arm-defined-word">unknown</span>.</li>
        <li><a class="armarm-xref" title="Reference to ARM ARM section">DLR_EL0</a> and <a class="armarm-xref" title="Reference to ARM ARM section">DSPSR_EL0</a> become <span class="arm-defined-word">unknown</span>.</li>
        <li>The endianness is set according to <a class="armarm-xref" title="Reference to ARM ARM section">SCTLR_ELx</a>.EE.</li>
      </ul>
      <p class="aml">This instruction is <span class="arm-defined-word">undefined</span> at the following exception levels:</p>
      <ul>
        <li>All exception levels if EL2 is not implemented.</li>
        <li>At EL0 and EL1 in Secure state if EL2 is implemented.</li>
      </ul>
      <p class="aml">This instruction is always <span class="arm-defined-word">undefined</span> in Non-debug state.</p>
      <p class="aml">For more information on the operation of the DCPSn instructions, see <a class="armarm-xref" title="Reference to ARM ARM section">DCPS</a>.</p>
    </p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td colspan="16" class="lr">imm16</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td></tr><tr class="secondrow"><td colspan="8"></td><td colspan="3"></td><td colspan="16"></td><td colspan="3"></td><td colspan="2" class="droppedname">LL</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">System</h4><p class="asm-code"><a name="DCPS2_DC_exception" id="DCPS2_DC_exception">DCPS2  {#<a href="#imm" title="Optional 16-bit unsigned immediate [0-65535], default 0 (field &quot;imm16&quot;)">&lt;imm&gt;</a>}</a></p></div><p class="pseudocode">bits(2) target_level = LL;
if LL == '00' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
if !<a href="shared_pseudocode.html#impl-shared.Halted.0" title="function: boolean Halted()">Halted</a>() then <a href="shared_pseudocode.html#AArch64.UndefinedFault.0" title="function: AArch64.UndefinedFault()">AArch64.UndefinedFault</a>();</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm" id="imm">
        
          <p class="aml">Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-shared.DCPSInstruction.1" title="function: DCPSInstruction(bits(2) target_el)">DCPSInstruction</a>(target_level);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
