# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6/fpga/xilinx/zc706/riffa_wrapper_zc706.v" "C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6/fpga/xilinx/zc706/ZC706_Gen2x4If128/hdl/ZC706_Gen2x4If128.v" --include "../../../../../../../../riffa_hdl" \
"../../../../../../riffa_wrapper_zc706.v" \
"../../../../../hdl/ZC706_Gen2x4If128.v" \
"../../../../ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/ipshared/00df/hdl/verilog/Reorder_fft_fadd_dEe.v" \
"../../../../ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/ipshared/00df/hdl/verilog/Reorder_fft_lut_rbkb.v" \
"../../../../ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/ipshared/00df/hdl/verilog/Reorder_fft_lut_rcud.v" \
"../../../../ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/ipshared/00df/hdl/verilog/Reorder_fft_mux_4eOg.v" \
"../../../../ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/ipshared/00df/hdl/verilog/Reorder_fft.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/sim/HLS_FFT.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_blk_mem_gen_0_0/sim/HLS_FFT_blk_mem_gen_0_0.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Real_0_0/sim/HLS_FFT_Real_0_0.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Real_0_1/sim/HLS_FFT_Real_0_1.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Real_0_2/sim/HLS_FFT_Real_0_2.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Real_0_3/sim/HLS_FFT_Real_0_3.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Imag_0_0/sim/HLS_FFT_Imag_0_0.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Imag_0_1/sim/HLS_FFT_Imag_0_1.v" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Imag_0_2/sim/HLS_FFT_Imag_0_2.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_clock.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_eq.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_drp.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_rate.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_reset.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_sync.v" \
"../../../../../ip/source/PCIeGen2x4If128_gtp_pipe_rate.v" \
"../../../../../ip/source/PCIeGen2x4If128_gtp_pipe_drp.v" \
"../../../../../ip/source/PCIeGen2x4If128_gtp_pipe_reset.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_user.v" \
"../../../../../ip/source/PCIeGen2x4If128_pipe_wrapper.v" \
"../../../../../ip/source/PCIeGen2x4If128_qpll_drp.v" \
"../../../../../ip/source/PCIeGen2x4If128_qpll_reset.v" \
"../../../../../ip/source/PCIeGen2x4If128_qpll_wrapper.v" \
"../../../../../ip/source/PCIeGen2x4If128_rxeq_scan.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_top.v" \
"../../../../../ip/source/PCIeGen2x4If128_core_top.v" \
"../../../../../ip/source/PCIeGen2x4If128_axi_basic_rx_null_gen.v" \
"../../../../../ip/source/PCIeGen2x4If128_axi_basic_rx_pipeline.v" \
"../../../../../ip/source/PCIeGen2x4If128_axi_basic_rx.v" \
"../../../../../ip/source/PCIeGen2x4If128_axi_basic_top.v" \
"../../../../../ip/source/PCIeGen2x4If128_axi_basic_tx_pipeline.v" \
"../../../../../ip/source/PCIeGen2x4If128_axi_basic_tx_thrtl_ctl.v" \
"../../../../../ip/source/PCIeGen2x4If128_axi_basic_tx.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_7x.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_bram_7x.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_bram_top_7x.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_brams_7x.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_pipe_lane.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_pipe_misc.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie_pipe_pipeline.v" \
"../../../../../ip/source/PCIeGen2x4If128_gt_top.v" \
"../../../../../ip/source/PCIeGen2x4If128_gt_common.v" \
"../../../../../ip/source/PCIeGen2x4If128_gtp_cpllpd_ovrd.v" \
"../../../../../ip/source/PCIeGen2x4If128_gtx_cpllpd_ovrd.v" \
"../../../../../ip/source/PCIeGen2x4If128_gt_rx_valid_filter_7x.v" \
"../../../../../ip/source/PCIeGen2x4If128_gt_wrapper.v" \
"../../../../../ip/source/PCIeGen2x4If128_pcie2_top.v" \
"../../../../../ip/sim/PCIeGen2x4If128.v" \
"../../../../ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/hdl/HLS_FFT_wrapper.v" \
"../../../../../../../../riffa_hdl/async_fifo.v" \
"../../../../../../../../riffa_hdl/async_fifo_fwft.v" \
"../../../../../../../../riffa_hdl/channel.v" \
"../../../../../../../../riffa_hdl/channel_128.v" \
"../../../../../../../../riffa_hdl/channel_32.v" \
"../../../../../../../../riffa_hdl/channel_64.v" \
"../../../../../../../../riffa_hdl/chnl_tester.v" \
"../../../../../../../../riffa_hdl/counter.v" \
"../../../../../../../../riffa_hdl/cross_domain_signal.v" \
"../../../../../../../../riffa_hdl/demux.v" \
"../../../../../../../../riffa_hdl/engine_layer.v" \
"../../../../../../../../riffa_hdl/ff.v" \
"../../../../../../../../riffa_hdl/fifo.v" \
"../../../../../../../../riffa_hdl/fifo_packer_128.v" \
"../../../../../../../../riffa_hdl/fifo_packer_32.v" \
"../../../../../../../../riffa_hdl/fifo_packer_64.v" \
"../../../../../../../../riffa_hdl/interrupt.v" \
"../../../../../../../../riffa_hdl/interrupt_controller.v" \
"../../../../../../../../riffa_hdl/mux.v" \
"../../../../../../../../riffa_hdl/offset_flag_to_one_hot.v" \
"../../../../../../../../riffa_hdl/offset_to_mask.v" \
"../../../../../../../../riffa_hdl/one_hot_mux.v" \
"../../../../../../../../riffa_hdl/pipeline.v" \
"../../../../../../../../riffa_hdl/ram_1clk_1w_1r.v" \
"../../../../../../../../riffa_hdl/ram_2clk_1w_1r.v" \
"../../../../../../../../riffa_hdl/recv_credit_flow_ctrl.v" \
"../../../../../../../../riffa_hdl/register.v" \
"../../../../../../../../riffa_hdl/registers.v" \
"../../../../../../../../riffa_hdl/reorder_queue.v" \
"../../../../../../../../riffa_hdl/reorder_queue_input.v" \
"../../../../../../../../riffa_hdl/reorder_queue_output.v" \
"../../../../../../../../riffa_hdl/reset_controller.v" \
"../../../../../../../../riffa_hdl/reset_extender.v" \
"../../../../../../../../riffa_hdl/riffa.v" \
"../../../../../../../../riffa_hdl/rotate.v" \
"../../../../../../../../riffa_hdl/rx_engine_classic.v" \
"../../../../../../../../riffa_hdl/rx_engine_ultrascale.v" \
"../../../../../../../../riffa_hdl/rx_port_128.v" \
"../../../../../../../../riffa_hdl/rx_port_32.v" \
"../../../../../../../../riffa_hdl/rx_port_64.v" \
"../../../../../../../../riffa_hdl/rx_port_channel_gate.v" \
"../../../../../../../../riffa_hdl/rx_port_reader.v" \
"../../../../../../../../riffa_hdl/rx_port_requester_mux.v" \
"../../../../../../../../riffa_hdl/rxc_engine_128.v" \
"../../../../../../../../riffa_hdl/rxc_engine_classic.v" \
"../../../../../../../../riffa_hdl/rxc_engine_ultrascale.v" \
"../../../../../../../../riffa_hdl/rxr_engine_128.v" \
"../../../../../../../../riffa_hdl/rxr_engine_classic.v" \
"../../../../../../../../riffa_hdl/rxr_engine_ultrascale.v" \
"../../../../../../../../riffa_hdl/scsdpram.v" \
"../../../../../../../../riffa_hdl/sg_list_reader_128.v" \
"../../../../../../../../riffa_hdl/sg_list_reader_32.v" \
"../../../../../../../../riffa_hdl/sg_list_reader_64.v" \
"../../../../../../../../riffa_hdl/sg_list_requester.v" \
"../../../../../../../../riffa_hdl/shiftreg.v" \
"../../../../../../../../riffa_hdl/sync_fifo.v" \
"../../../../../../../../riffa_hdl/syncff.v" \
"../../../../../../../../riffa_hdl/translation_xilinx.v" \
"../../../../../../../../riffa_hdl/tx_alignment_pipeline.v" \
"../../../../../../../../riffa_hdl/tx_data_fifo.v" \
"../../../../../../../../riffa_hdl/tx_data_pipeline.v" \
"../../../../../../../../riffa_hdl/tx_data_shift.v" \
"../../../../../../../../riffa_hdl/tx_engine.v" \
"../../../../../../../../riffa_hdl/tx_engine_classic.v" \
"../../../../../../../../riffa_hdl/tx_engine_selector.v" \
"../../../../../../../../riffa_hdl/tx_engine_ultrascale.v" \
"../../../../../../../../riffa_hdl/tx_hdr_fifo.v" \
"../../../../../../../../riffa_hdl/tx_multiplexer.v" \
"../../../../../../../../riffa_hdl/tx_multiplexer_128.v" \
"../../../../../../../../riffa_hdl/tx_multiplexer_32.v" \
"../../../../../../../../riffa_hdl/tx_multiplexer_64.v" \
"../../../../../../../../riffa_hdl/tx_port_128.v" \
"../../../../../../../../riffa_hdl/tx_port_32.v" \
"../../../../../../../../riffa_hdl/tx_port_64.v" \
"../../../../../../../../riffa_hdl/tx_port_buffer_128.v" \
"../../../../../../../../riffa_hdl/tx_port_buffer_32.v" \
"../../../../../../../../riffa_hdl/tx_port_buffer_64.v" \
"../../../../../../../../riffa_hdl/tx_port_channel_gate_128.v" \
"../../../../../../../../riffa_hdl/tx_port_channel_gate_32.v" \
"../../../../../../../../riffa_hdl/tx_port_channel_gate_64.v" \
"../../../../../../../../riffa_hdl/tx_port_monitor_128.v" \
"../../../../../../../../riffa_hdl/tx_port_monitor_32.v" \
"../../../../../../../../riffa_hdl/tx_port_monitor_64.v" \
"../../../../../../../../riffa_hdl/tx_port_writer.v" \
"../../../../../../../../riffa_hdl/txc_engine_classic.v" \
"../../../../../../../../riffa_hdl/txc_engine_ultrascale.v" \
"../../../../../../../../riffa_hdl/txr_engine_classic.v" \
"../../../../../../../../riffa_hdl/txr_engine_ultrascale.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
