

================================================================
== Vitis HLS Report for 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21'
================================================================
* Date:           Thu Apr 25 11:55:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.867 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- createRoundKeyLoop1_createRoundKeyLoop2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|    171|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_21_8_1_1_U74  |mux_21_8_1_1  |        0|   0|  0|   9|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|   9|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln436_1_fu_165_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln436_fu_139_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln440_fu_253_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln442_1_fu_247_p2     |         +|   0|  0|  13|           4|           4|
    |add_ln442_fu_213_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln436_fu_133_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln440_fu_151_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln436_1_fu_171_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln436_fu_157_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  90|          34|          31|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                |   9|          2|    3|          6|
    |i_3_fu_62                              |   9|          2|    3|          6|
    |indvar_flatten6_fu_66                  |   9|          2|    5|         10|
    |j_fu_58                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   24|         48|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln442_1_reg_327      |  4|   0|    4|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_3_fu_62                |  3|   0|    3|          0|
    |indvar_flatten6_fu_66    |  5|   0|    5|          0|
    |j_fu_58                  |  3|   0|    3|          0|
    |trunc_ln442_reg_312      |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   19|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21|  return value|
|nbrRounds               |   in|    4|     ap_none|                                                   nbrRounds|        scalar|
|expandedKey_0_address0  |  out|    7|   ap_memory|                                               expandedKey_0|         array|
|expandedKey_0_ce0       |  out|    1|   ap_memory|                                               expandedKey_0|         array|
|expandedKey_0_q0        |   in|    8|   ap_memory|                                               expandedKey_0|         array|
|expandedKey_1_address0  |  out|    7|   ap_memory|                                               expandedKey_1|         array|
|expandedKey_1_ce0       |  out|    1|   ap_memory|                                               expandedKey_1|         array|
|expandedKey_1_q0        |   in|    8|   ap_memory|                                               expandedKey_1|         array|
|roundKey_address0       |  out|    4|   ap_memory|                                                    roundKey|         array|
|roundKey_ce0            |  out|    1|   ap_memory|                                                    roundKey|         array|
|roundKey_we0            |  out|    1|   ap_memory|                                                    roundKey|         array|
|roundKey_d0             |  out|    8|   ap_memory|                                                    roundKey|         array|
+------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.86>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nbrRounds_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nbrRounds"   --->   Operation 8 'read' 'nbrRounds_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i39"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i5 %indvar_flatten6" [Downloads/aes_axis.cpp:436]   --->   Operation 13 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln436 = icmp_eq  i5 %indvar_flatten6_load, i5 16" [Downloads/aes_axis.cpp:436]   --->   Operation 14 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln436 = add i5 %indvar_flatten6_load, i5 1" [Downloads/aes_axis.cpp:436]   --->   Operation 15 'add' 'add_ln436' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %for.inc8.i42, void %_Z14createRoundKeyPhS_.exit43.exitStub" [Downloads/aes_axis.cpp:436]   --->   Operation 16 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Downloads/aes_axis.cpp:440]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_3_load = load i3 %i_3" [Downloads/aes_axis.cpp:436]   --->   Operation 18 'load' 'i_3_load' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln440 = icmp_eq  i3 %j_load, i3 4" [Downloads/aes_axis.cpp:440]   --->   Operation 19 'icmp' 'icmp_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.98ns)   --->   "%select_ln436 = select i1 %icmp_ln440, i3 0, i3 %j_load" [Downloads/aes_axis.cpp:436]   --->   Operation 20 'select' 'select_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln436_1 = add i3 %i_3_load, i3 1" [Downloads/aes_axis.cpp:436]   --->   Operation 21 'add' 'add_ln436_1' <Predicate = (!icmp_ln436)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln436_1 = select i1 %icmp_ln440, i3 %add_ln436_1, i3 %i_3_load" [Downloads/aes_axis.cpp:436]   --->   Operation 22 'select' 'select_ln436_1' <Predicate = (!icmp_ln436)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i3 %select_ln436_1" [Downloads/aes_axis.cpp:436]   --->   Operation 23 'zext' 'zext_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln436 = trunc i3 %select_ln436_1" [Downloads/aes_axis.cpp:436]   --->   Operation 24 'trunc' 'trunc_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln440_1_mid2_v = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln436, i2 0" [Downloads/aes_axis.cpp:436]   --->   Operation 25 'bitconcatenate' 'zext_ln440_1_mid2_v' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln436_1 = zext i4 %zext_ln440_1_mid2_v" [Downloads/aes_axis.cpp:436]   --->   Operation 26 'zext' 'zext_ln436_1' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i3 %select_ln436" [Downloads/aes_axis.cpp:442]   --->   Operation 27 'trunc' 'trunc_ln442' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3, i4 %nbrRounds_read, i1 0, i3 %select_ln436" [Downloads/aes_axis.cpp:442]   --->   Operation 28 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln442 = add i8 %tmp1, i8 %zext_ln436_1" [Downloads/aes_axis.cpp:442]   --->   Operation 29 'add' 'add_ln442' <Predicate = (!icmp_ln436)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln442_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln442, i32 1, i32 7" [Downloads/aes_axis.cpp:442]   --->   Operation 30 'partselect' 'lshr_ln442_1' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln442 = zext i7 %lshr_ln442_1" [Downloads/aes_axis.cpp:442]   --->   Operation 31 'zext' 'zext_ln442' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%expandedKey_0_addr = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442" [Downloads/aes_axis.cpp:442]   --->   Operation 32 'getelementptr' 'expandedKey_0_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%expandedKey_1_addr = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442" [Downloads/aes_axis.cpp:442]   --->   Operation 33 'getelementptr' 'expandedKey_1_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 34 'load' 'expandedKey_0_load' <Predicate = (!icmp_ln436)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 35 'load' 'expandedKey_1_load' <Predicate = (!icmp_ln436)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln442_1 = trunc i3 %select_ln436" [Downloads/aes_axis.cpp:442]   --->   Operation 36 'trunc' 'trunc_ln442_1' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln442_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln442_1, i2 0" [Downloads/aes_axis.cpp:442]   --->   Operation 37 'bitconcatenate' 'shl_ln442_3' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln442_1 = add i4 %shl_ln442_3, i4 %zext_ln436" [Downloads/aes_axis.cpp:442]   --->   Operation 38 'add' 'add_ln442_1' <Predicate = (!icmp_ln436)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.65ns)   --->   "%add_ln440 = add i3 %select_ln436, i3 1" [Downloads/aes_axis.cpp:440]   --->   Operation 39 'add' 'add_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln440 = store i5 %add_ln436, i5 %indvar_flatten6" [Downloads/aes_axis.cpp:440]   --->   Operation 40 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln440 = store i3 %select_ln436_1, i3 %i_3" [Downloads/aes_axis.cpp:440]   --->   Operation 41 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln440 = store i3 %add_ln440, i3 %j" [Downloads/aes_axis.cpp:440]   --->   Operation 42 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln436)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @createRoundKeyLoop1_createRoundKeyLoop2_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln441 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [Downloads/aes_axis.cpp:441]   --->   Operation 45 'specpipeline' 'specpipeline_ln441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Downloads/aes_axis.cpp:433]   --->   Operation 46 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 47 'load' 'expandedKey_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 48 'load' 'expandedKey_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %expandedKey_0_load, i8 %expandedKey_1_load, i1 %trunc_ln442" [Downloads/aes_axis.cpp:442]   --->   Operation 49 'mux' 'tmp_s' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln442_1 = zext i4 %add_ln442_1" [Downloads/aes_axis.cpp:442]   --->   Operation 50 'zext' 'zext_ln442_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 %zext_ln442_1" [Downloads/aes_axis.cpp:442]   --->   Operation 51 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %tmp_s, i4 %roundKey_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 52 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln440 = br void %for.inc.i39" [Downloads/aes_axis.cpp:440]   --->   Operation 53 'br' 'br_ln440' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nbrRounds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expandedKey_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ expandedKey_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ roundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i_3                   (alloca           ) [ 010]
indvar_flatten6       (alloca           ) [ 010]
nbrRounds_read        (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten6_load  (load             ) [ 000]
icmp_ln436            (icmp             ) [ 010]
add_ln436             (add              ) [ 000]
br_ln436              (br               ) [ 000]
j_load                (load             ) [ 000]
i_3_load              (load             ) [ 000]
icmp_ln440            (icmp             ) [ 000]
select_ln436          (select           ) [ 000]
add_ln436_1           (add              ) [ 000]
select_ln436_1        (select           ) [ 000]
zext_ln436            (zext             ) [ 000]
trunc_ln436           (trunc            ) [ 000]
zext_ln440_1_mid2_v   (bitconcatenate   ) [ 000]
zext_ln436_1          (zext             ) [ 000]
trunc_ln442           (trunc            ) [ 011]
tmp1                  (bitconcatenate   ) [ 000]
add_ln442             (add              ) [ 000]
lshr_ln442_1          (partselect       ) [ 000]
zext_ln442            (zext             ) [ 000]
expandedKey_0_addr    (getelementptr    ) [ 011]
expandedKey_1_addr    (getelementptr    ) [ 011]
trunc_ln442_1         (trunc            ) [ 000]
shl_ln442_3           (bitconcatenate   ) [ 000]
add_ln442_1           (add              ) [ 011]
add_ln440             (add              ) [ 000]
store_ln440           (store            ) [ 000]
store_ln440           (store            ) [ 000]
store_ln440           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln441    (specpipeline     ) [ 000]
specloopname_ln433    (specloopname     ) [ 000]
expandedKey_0_load    (load             ) [ 000]
expandedKey_1_load    (load             ) [ 000]
tmp_s                 (mux              ) [ 000]
zext_ln442_1          (zext             ) [ 000]
roundKey_addr         (getelementptr    ) [ 000]
store_ln442           (store            ) [ 000]
br_ln440              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nbrRounds">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbrRounds"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expandedKey_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="expandedKey_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="roundKey">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="createRoundKeyLoop1_createRoundKeyLoop2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i8.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten6_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="nbrRounds_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nbrRounds_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="expandedKey_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_0_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="expandedKey_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expandedKey_0_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expandedKey_1_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="roundKey_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln442_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln442/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten6_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln436_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln436/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln436_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln436/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_3_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln440_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln440/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln436_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln436/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln436_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln436_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln436_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln436_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln436_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln436/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln436_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln436/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln440_1_mid2_v_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln440_1_mid2_v/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln436_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln436_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln442_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln442/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="3" slack="0"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln442_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln442/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="lshr_ln442_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="4" slack="0"/>
<pin id="224" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln442_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln442_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln442/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln442_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln442_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln442_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln442_3/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln442_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln442_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln440_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln440/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln440_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln440_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln440_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="1" slack="1"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln442_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln442_1/2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="j_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_3_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="indvar_flatten6_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln442_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln442 "/>
</bind>
</comp>

<comp id="317" class="1005" name="expandedKey_0_addr_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="1"/>
<pin id="319" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_0_addr "/>
</bind>
</comp>

<comp id="322" class="1005" name="expandedKey_1_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="1"/>
<pin id="324" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_1_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="add_ln442_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln442_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="145" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="148" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="151" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="148" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="171" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="157" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="70" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="157" pin="3"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="195" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="238"><net_src comp="157" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="179" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="157" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="139" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="171" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="253" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="90" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="96" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="274" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="291"><net_src comp="58" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="298"><net_src comp="62" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="305"><net_src comp="66" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="315"><net_src comp="199" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="320"><net_src comp="76" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="325"><net_src comp="83" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="330"><net_src comp="247" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="284" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: expandedKey_0 | {}
	Port: expandedKey_1 | {}
	Port: roundKey | {2 }
 - Input state : 
	Port: aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 : nbrRounds | {1 }
	Port: aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 : expandedKey_0 | {1 2 }
	Port: aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 : expandedKey_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln436 : 2
		add_ln436 : 2
		br_ln436 : 3
		j_load : 1
		i_3_load : 1
		icmp_ln440 : 2
		select_ln436 : 3
		add_ln436_1 : 2
		select_ln436_1 : 3
		zext_ln436 : 4
		trunc_ln436 : 4
		zext_ln440_1_mid2_v : 5
		zext_ln436_1 : 6
		trunc_ln442 : 4
		tmp1 : 4
		add_ln442 : 7
		lshr_ln442_1 : 8
		zext_ln442 : 9
		expandedKey_0_addr : 10
		expandedKey_1_addr : 10
		expandedKey_0_load : 11
		expandedKey_1_load : 11
		trunc_ln442_1 : 4
		shl_ln442_3 : 5
		add_ln442_1 : 6
		add_ln440 : 4
		store_ln440 : 3
		store_ln440 : 4
		store_ln440 : 5
	State 2
		tmp_s : 1
		roundKey_addr : 1
		store_ln442 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln436_fu_139      |    0    |    13   |
|          |     add_ln436_1_fu_165     |    0    |    11   |
|    add   |      add_ln442_fu_213      |    0    |    15   |
|          |     add_ln442_1_fu_247     |    0    |    13   |
|          |      add_ln440_fu_253      |    0    |    11   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln436_fu_133     |    0    |    9    |
|          |      icmp_ln440_fu_151     |    0    |    8    |
|----------|----------------------------|---------|---------|
|    mux   |        tmp_s_fu_274        |    0    |    9    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln436_fu_157    |    0    |    3    |
|          |    select_ln436_1_fu_171   |    0    |    3    |
|----------|----------------------------|---------|---------|
|   read   |  nbrRounds_read_read_fu_70 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln436_fu_179     |    0    |    0    |
|   zext   |     zext_ln436_1_fu_195    |    0    |    0    |
|          |      zext_ln442_fu_229     |    0    |    0    |
|          |     zext_ln442_1_fu_284    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln436_fu_183     |    0    |    0    |
|   trunc  |     trunc_ln442_fu_199     |    0    |    0    |
|          |    trunc_ln442_1_fu_235    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          | zext_ln440_1_mid2_v_fu_187 |    0    |    0    |
|bitconcatenate|         tmp1_fu_203        |    0    |    0    |
|          |     shl_ln442_3_fu_239     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     lshr_ln442_1_fu_219    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    95   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln442_1_reg_327   |    4   |
|expandedKey_0_addr_reg_317|    7   |
|expandedKey_1_addr_reg_322|    7   |
|        i_3_reg_295       |    3   |
|  indvar_flatten6_reg_302 |    5   |
|         j_reg_288        |    3   |
|    trunc_ln442_reg_312   |    1   |
+--------------------------+--------+
|           Total          |   30   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   30   |   113  |
+-----------+--------+--------+--------+
