// Seed: 3034697799
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  always @* begin
    if (id_2) begin
      @(posedge id_2 !== id_2);
    end
  end
endmodule
