Synthesis report
Wed Mar  9 23:57:59 2022
Quartus Prime Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Parallel Compilation
  4. Synthesis Source Files Read
  5. Synthesis Partition Summary
  6. Partition "root_partition" Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. General Register Statistics for Partition "root_partition"
  9. Post-Synthesis Netlist Statistics for Partition "root_partition"
 10. Synthesis Resource Usage Summary for Partition "root_partition"
 11. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Wed Mar  9 23:57:59 2022 ;
; Revision Name         ; Lab5                                  ;
; Top-level Entity Name ; Lab7Extension                         ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX220YF780I5G    ;                    ;
; Top-level entity name                                                           ; Lab7Extension      ; Lab5               ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 15                 ; 15                 ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 8      ;
; Maximum used               ; 8      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                       ;
+----------------------------------+------------------------------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; File Type                          ; File Name with Absolute Path                    ; Library ;
+----------------------------------+------------------------------------+-------------------------------------------------+---------+
; Lab5.bdf                         ; User Block Diagram/Schematic File  ; /home/gvi2/ece120/lab5records/Lab5.bdf          ;         ;
; Lab5DMG.bdf                      ; User Block Diagram/Schematic File  ; /home/gvi2/ece120/lab5records/Lab5DMG.bdf       ;         ;
; Waveform2.vwf                    ; User University Program VWF        ; /home/gvi2/ece120/lab5records/Waveform2.vwf     ;         ;
; Waveform3.vwf                    ; User University Program VWF        ; /home/gvi2/ece120/lab5records/Waveform3.vwf     ;         ;
; Lab7Extension.bdf                ; User Block Diagram/Schematic File  ; /home/gvi2/ece120/lab5records/Lab7Extension.bdf ;         ;
; Lab7ExtWav.vwf                   ; User University Program VWF        ; /home/gvi2/ece120/lab5records/Lab7ExtWav.vwf    ;         ;
+----------------------------------+------------------------------------+-------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                      ;
+----------------+----------------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+--------------+-------+-------------------------+
; root_partition ; |              ;              ;       ;                         ;
+----------------+----------------+--------------+-------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+---------------+--------------+
; |                          ; 12 (12)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                   ; Lab7Extension ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; inst2~1                                            ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 3           ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 3           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 9                                       ;
; twentynm_ff            ; 3                                       ;
;     CLR                ; 3                                       ;
; twentynm_lcell_comb    ; 12                                      ;
;     normal             ; 12                                      ;
;         2 data inputs  ; 6                                       ;
;         3 data inputs  ; 3                                       ;
;         4 data inputs  ; 3                                       ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 3.00                                    ;
; Average LUT depth      ; 2.35                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 6                 ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 12                ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 0                 ;
;     -- 5 input functions                    ; 0                 ;
;     -- 4 input functions                    ; 3                 ;
;     -- <=3 input functions                  ; 9                 ;
;                                             ;                   ;
; Dedicated logic registers                   ; 3                 ;
;                                             ;                   ;
; I/O pins                                    ; 9                 ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; inst2~1           ;
; Maximum fan-out                             ; 7                 ;
; Total fan-out                               ; 47                ;
; Average fan-out                             ; 1.96              ;
+---------------------------------------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition
    Info: Processing started: Wed Mar  9 23:57:57 2022
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "Lab5"
Info: Revision = "Lab5"
Info: Analyzing source files
Info: Elaborating from top-level entity "Lab7Extension"
Info: Found 3 design entities
Info: There are 1 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "inst2" is converted into an equivalent circuit using register "inst2~_emulated" and latch "inst2~1"
    Warning (13310): Register "inst1" is converted into an equivalent circuit using register "inst1~_emulated" and latch "inst2~1"
    Warning (13310): Register "inst" is converted into an equivalent circuit using register "inst~_emulated" and latch "inst2~1"
Info (286030): Timing-Driven Synthesis is running
Info (21057): Implemented 21 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 12 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1330 megabytes
    Info: Processing ended: Wed Mar  9 23:57:59 2022
    Info: Elapsed time: 00:00:02


