sdatta	10.1109/TVLSI.2014.2386331	<http://dx.doi.org/10.1109/tvlsi.2014.2386331>; rel="canonical", <http://xplorestaging.ieee.org/ielx7/92/7333028/07050261.pdf?arnumber=7050261>; version="vor"; rel="item"	<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:j.0="http://purl.org/dc/terms/" xmlns:j.1="http://prismstandard.org/namespaces/basic/2.1/" xmlns:owl="http://www.w3.org/2002/07/owl#" xmlns:j.2="http://purl.org/ontology/bibo/" xmlns:j.3="http://xmlns.com/foaf/0.1/"><rdf:Description rdf:about="http://dx.doi.org/10.1109/TVLSI.2014.2386331"><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/yung-chih-chen-vuznk2b6t4og"><j.3:name>Yung-Chih Chen</j.3:name><j.3:familyName>Chen</j.3:familyName><j.3:givenName>Yung-Chih</j.3:givenName></j.3:Person></j.0:creator><j.1:volume>23</j.1:volume><owl:sameAs rdf:resource="info:doi/10.1109/tvlsi.2014.2386331"/><j.1:doi>10.1109/tvlsi.2014.2386331</j.1:doi><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/suman-datta-vuznk2b6t4og"><j.3:name>Suman Datta</j.3:name><j.3:familyName>Datta</j.3:familyName><j.3:givenName>Suman</j.3:givenName></j.3:Person></j.0:creator><j.0:title>Synthesis for Width Minimization in the Single-Electron Transistor Array</j.0:title><j.0:isPartOf><j.2:Journal rdf:about="http://id.crossref.org/issn/1063-8210"><owl:sameAs>urn:issn:1063-8210</owl:sameAs><j.1:issn>1557-9999</j.1:issn><j.2:issn>1557-9999</j.2:issn><owl:sameAs>urn:issn:1557-9999</owl:sameAs><j.0:title>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</j.0:title><j.1:issn>1063-8210</j.1:issn><j.2:issn>1063-8210</j.2:issn></j.2:Journal></j.0:isPartOf><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/ching-yi-huang-vuznk2b6t4og"><j.3:name>Ching-Yi Huang</j.3:name><j.3:familyName>Huang</j.3:familyName><j.3:givenName>Ching-Yi</j.3:givenName></j.3:Person></j.0:creator><j.0:date rdf:datatype="http://www.w3.org/2001/XMLSchema#gYearMonth" >2015-12</j.0:date><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/chun-yao-wang-vuznk2b6t4og"><j.3:name>Chun-Yao Wang</j.3:name><j.3:familyName>Wang</j.3:familyName><j.3:givenName>Chun-Yao</j.3:givenName></j.3:Person></j.0:creator><owl:sameAs rdf:resource="http://dx.doi.org/10.1109/tvlsi.2014.2386331"/><j.2:pageStart>2862</j.2:pageStart><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/vijaykrishnan-narayanan-vuznk2b6t4og"><j.3:name>Vijaykrishnan Narayanan</j.3:name><j.3:familyName>Narayanan</j.3:familyName><j.3:givenName>Vijaykrishnan</j.3:givenName></j.3:Person></j.0:creator><owl:sameAs rdf:resource="doi:10.1109/tvlsi.2014.2386331"/><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/chian-wei-liu-vuznk2b6t4og"><j.3:name>Chian-Wei Liu</j.3:name><j.3:familyName>Liu</j.3:familyName><j.3:givenName>Chian-Wei</j.3:givenName></j.3:Person></j.0:creator><j.2:pageEnd>2875</j.2:pageEnd><j.0:identifier>10.1109/tvlsi.2014.2386331</j.0:identifier><j.2:volume>23</j.2:volume><j.2:doi>10.1109/tvlsi.2014.2386331</j.2:doi><j.1:endingPage>2875</j.1:endingPage><j.1:startingPage>2862</j.1:startingPage><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/chang-en-chiang-vuznk2b6t4og"><j.3:name>Chang-En Chiang</j.3:name><j.3:familyName>Chiang</j.3:familyName><j.3:givenName>Chang-En</j.3:givenName></j.3:Person></j.0:creator><j.0:publisher>Institute of Electrical and Electronics Engineers (IEEE)</j.0:publisher></rdf:Description></rdf:RDF>
