# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 16:39:35  October 25, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TEST_PROJECT_1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY TEST_PROJECT_1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:39:35  OCTOBER 25, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE EDGE_CODER.v
set_global_assignment -name VERILOG_FILE register.v
set_global_assignment -name VERILOG_FILE RLE_CODER.v
set_global_assignment -name VERILOG_FILE RLE_CODER_CODER.v
set_global_assignment -name VERILOG_FILE delayer.v
set_global_assignment -name VERILOG_FILE priority_encoder.v
set_global_assignment -name VERILOG_FILE LZ77_CODER.v
set_global_assignment -name VERILOG_FILE cutter.v
set_global_assignment -name QIP_FILE FIFO_ARCHIVAOR.qip
set_global_assignment -name BDF_FILE ARCHIVATOR.bdf
set_global_assignment -name VERILOG_FILE usart_tx.v
set_global_assignment -name VERILOG_FILE usart_rx.v
set_global_assignment -name VERILOG_FILE usart.v
set_global_assignment -name VERILOG_FILE mult_8.v
set_global_assignment -name VERILOG_FILE mult_2.v
set_global_assignment -name BDF_FILE TEST_PROJECT_1.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Archivator.vwf
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/simulation/qsim/" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name QIP_FILE PLL_50MHz.qip
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_25 -to nreset_button
set_location_assignment PIN_23 -to clk_50MHz
set_location_assignment PIN_142 -to rx
set_location_assignment PIN_143 -to tx
set_location_assignment PIN_88 -to start_button
set_location_assignment PIN_87 -to led_0
set_location_assignment PIN_85 -to led_2
set_location_assignment PIN_44 -to in_word[15]
set_location_assignment PIN_46 -to in_word[14]
set_location_assignment PIN_49 -to in_word[13]
set_location_assignment PIN_50 -to in_word[12]
set_location_assignment PIN_51 -to in_word[11]
set_location_assignment PIN_52 -to in_word[10]
set_location_assignment PIN_53 -to in_word[9]
set_location_assignment PIN_54 -to in_word[8]
set_location_assignment PIN_39 -to in_word[7]
set_location_assignment PIN_38 -to in_word[6]
set_location_assignment PIN_34 -to in_word[5]
set_location_assignment PIN_33 -to in_word[4]
set_location_assignment PIN_32 -to in_word[3]
set_location_assignment PIN_31 -to in_word[2]
set_location_assignment PIN_30 -to in_word[1]
set_location_assignment PIN_28 -to in_word[0]
set_location_assignment PIN_86 -to led_1
set_global_assignment -name VERILOG_FILE CBUF.v
set_global_assignment -name BDF_FILE ARCHIVATOR_testbench.bdf
set_location_assignment PIN_84 -to led_3
set_global_assignment -name VERILOG_FILE output_files/valider.v
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/valider.vwf
set_global_assignment -name VERILOG_FILE output_files/divider.v
set_location_assignment PIN_66 -to clk_div2
set_location_assignment PIN_65 -to out_0
set_location_assignment PIN_64 -to out_1
set_global_assignment -name VERILOG_FILE output_files/sender_counter.v
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/sender_counter.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/ARCHIVATOR_testbench.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/EDGE_CODER.vwf
set_global_assignment -name VERILOG_FILE output_files/counter_locked.v
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name VECTOR_WAVEFORM_FILE Archivator_real.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/counter_locked.vwf
set_global_assignment -name VERILOG_FILE output_files/parallelizer.v
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/parallelizer.vwf
set_global_assignment -name BDF_FILE COTROL_CIRCUIT.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE COTROL_CIRCUIT.vwf
set_global_assignment -name QIP_FILE FIFO_ARCHIVATOR_2.qip
set_global_assignment -name CDF_FILE output_files/Chain7.cdf
set_global_assignment -name VERILOG_FILE output_files/modulator.v
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/modulator.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to in_word[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rx
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to tx
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk_div2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to out_1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to out_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top