#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  2 15:42:33 2016
# Process ID: 18390
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1
# Command line: vivado test_pound_fironly_v1.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_fironly_v1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
delete_bd_objs [get_bd_nets mixer_sin_0_data_i_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_en_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_clk_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_rst_o]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in]
delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {31}] [get_bd_cells shifterReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {32}] [get_bd_cells shifterReal_0]
endgroup
delete_bd_objs [get_bd_intf_nets shifterReal_1_data_out]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  {test_pound_fironly_v1_data16_multi_to_ram_0_1 test_pound_fironly_v1_data16_multi_to_ram_1_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_fironly_v1_data16_multi_to_ram_0_1 test_pound_fironly_v1_data16_multi_to_ram_1_0}] -log ip_upgrade.log
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd]
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {28}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {28}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.NB_FIR {130} CONFIG.DECIMATE_FACTOR {1}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DECIMATE_FACTOR {10}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.NB_FIR {13} CONFIG.DATA_OUT_SIZE {31}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {30}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
