date_time,file,committer_name
Mon May 24 13:21:18 2021,.gitignore,Greg Martin
Mon May 24 13:21:18 2021,Makefile,Greg Martin
Mon May 24 13:21:18 2021,README.md,Greg Martin
Mon May 24 13:21:18 2021,core-v-mcu-config.h,Greg Martin
Mon May 24 13:21:18 2021,core-v-mcu-emul.core,Greg Martin
Mon May 24 13:21:18 2021,Nexys-A7-100T-Master.xdc,Greg Martin
Mon May 24 13:21:18 2021,core-v-mcu-timing.xdc,Greg Martin
Mon May 24 13:21:18 2021,xilinx_core_v_mcu.v,Greg Martin
Mon May 24 13:21:18 2021,common.tcl,Greg Martin
Mon May 24 13:21:18 2021,download_bitstream.tcl,Greg Martin
Mon May 24 13:21:18 2021,xilinx_clk_mngr.tcl,Greg Martin
Mon May 24 13:21:18 2021,xilinx_interleaved_ram.tcl,Greg Martin
Mon May 24 13:21:18 2021,xilinx_private_ram.tcl,Greg Martin
Mon May 24 13:21:18 2021,xilinx_slow_clk_mngr.tcl,Greg Martin
Mon May 24 13:21:18 2021,cv32e40p_clock_gate.sv,Greg Martin
Mon May 24 13:21:18 2021,fpga_bootrom.sv,Greg Martin
Mon May 24 13:21:18 2021,fpga_clk_gen.sv,Greg Martin
Mon May 24 13:21:18 2021,fpga_interleaved_ram.sv,Greg Martin
Mon May 24 13:21:18 2021,fpga_private_ram.sv,Greg Martin
Mon May 24 13:21:18 2021,fpga_slow_clk_gen.sv,Greg Martin
Mon May 24 13:21:18 2021,pad_functional_xilinx.sv,Greg Martin
Mon May 24 13:21:18 2021,pulp_clock_gating_xilinx.sv,Greg Martin
Mon May 24 13:21:18 2021,xilinx_core_v_mcu.v,Greg Martin
Mon May 24 13:21:18 2021,make.mak,Greg Martin
Mon May 24 13:21:18 2021,perdef.json,Greg Martin
Mon May 24 13:21:18 2021,pin-table.csv,Greg Martin
Mon May 24 13:21:18 2021,apb_gpio.sv,Greg Martin
Mon May 24 13:21:18 2021,gpiov2.sv,Greg Martin
Mon May 24 13:21:18 2021,timer_unit.sv,Greg Martin
Mon May 24 13:21:18 2021,A2_fifo_ctl.sv,Greg Martin
Mon May 24 13:21:18 2021,efpga_subsystem.sv,Greg Martin
Mon May 24 13:21:18 2021,tcdm_interface.sv,Greg Martin
Mon May 24 13:21:18 2021,fpga_bootrom.sv,Greg Martin
Mon May 24 13:21:18 2021,soc_peripherals.sv,Greg Martin
Mon May 24 13:21:18 2021,core_v_mcu.sv,Greg Martin
Mon May 24 13:21:18 2021,pad_control.sv,Greg Martin
Mon May 24 13:21:18 2021,pad_frame.sv,Greg Martin
Mon May 24 13:21:18 2021,A2_design.sv,Greg Martin
Mon May 24 13:21:18 2021,top.sv,Greg Martin
Mon May 24 13:21:18 2021,eFPGA_wrapper.sv,Greg Martin
Mon May 24 13:21:18 2021,fcb.sv,Greg Martin
Mon May 24 13:21:18 2021,mac_4bit.v,Greg Martin
Mon May 24 13:21:18 2021,math_block.v,Greg Martin
Mon May 24 13:21:18 2021,top.sv,Greg Martin
Mon May 24 13:21:18 2021,top1_wrapper.sv,Greg Martin
Mon May 24 13:21:18 2021,pulp_peripheral_defines.svh,Greg Martin
Mon May 24 13:21:18 2021,udma_rx_channels.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_stream_unit.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_i2c_bus_ctrl.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_i2c_control.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_i2c_reg_if.sv,Greg Martin
Mon May 24 13:21:18 2021,i2s_clkws_gen.sv,Greg Martin
Mon May 24 13:21:18 2021,i2s_tx_channel.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_i2s_reg_if.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_i2s_top.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_spim_defines.sv,Greg Martin
Mon May 24 13:21:18 2021,udma_uart_reg_if.sv,Greg Martin
Mon May 24 13:21:18 2021,Makefile,Greg Martin
Mon May 24 13:21:18 2021,.gitignore,Greg Martin
Mon May 24 13:21:18 2021,Makefile,Greg Martin
Mon May 24 13:21:18 2021,README.md,Greg Martin
Mon May 24 13:21:18 2021,openhw-landscape.svg,Greg Martin
Mon May 24 13:21:18 2021,conf.py,Greg Martin
Mon May 24 13:21:18 2021,efpga-multiplier.md,Greg Martin
Mon May 24 13:21:18 2021,efpga-ram.md,Greg Martin
Mon May 24 13:21:18 2021,overview.md,Greg Martin
Mon May 24 13:21:18 2021,udma-i2cm0.md,Greg Martin
Mon May 24 13:21:18 2021,udma-i2cm1.md,Greg Martin
Mon May 24 13:21:18 2021,udma-uart1.md,Greg Martin
Mon May 24 13:21:18 2021,github.md,Greg Martin
Mon May 24 13:21:18 2021,index.rst,Greg Martin
Mon May 24 13:21:18 2021,make-sphinx.mk,Greg Martin
Mon May 24 13:21:18 2021,make.bat,Greg Martin
Mon May 24 13:21:18 2021,requirements.txt,Greg Martin
Mon May 24 13:21:18 2021,ioscript.py,Greg Martin
Mon May 24 19:50:53 2021,xilinx_core_v_mcu.v,Greg Martin
Mon May 24 19:50:53 2021,apb_soc_ctrl.sv,Greg Martin
Mon May 24 19:50:53 2021,core-v-mcu.core,Greg Martin
Mon May 24 19:50:53 2021,efpga_subsystem.sv,Greg Martin
Mon May 24 19:50:53 2021,soc_clk_rst_gen.sv,Greg Martin
Mon May 24 19:50:53 2021,soc_peripherals.sv,Greg Martin
Mon May 24 19:50:53 2021,A2_design.sv,Greg Martin
Mon May 24 19:50:53 2021,eFPGA_wrapper.sv,Greg Martin
Mon May 24 19:50:53 2021,pulp_peripheral_defines.svh,Greg Martin
Mon May 24 19:50:53 2021,Makefile,Greg Martin
Mon May 24 19:50:53 2021,core-v-mcu-sim.core,Greg Martin
Mon May 24 19:50:53 2021,core_v_mcu_tb.sv,Greg Martin
Mon May 24 19:50:53 2021,sim_clk_gen.sv,Greg Martin
Mon May 24 19:50:53 2021,apb-adv-timer.md,Greg Martin
Mon May 24 19:50:53 2021,efpga-tcdm.md,Greg Martin
Mon May 24 19:50:53 2021,udma-i2cm1.md,Greg Martin
Mon May 24 19:50:53 2021,ioscript.py,Greg Martin
