# SystemVerilog-UART
Implementation of UART Testbench in SystemVerilog
