

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Thu Feb 22 13:13:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu4ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.75 ns|  8.930 ns|     3.71 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        1|  4296409066|  13.750 ns|  59.076 sec|    1|  4296409066|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       20|    65555|  0.275 us|  0.901 ms|   20|  65555|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_518_1  |        0|  4296409065|  24 ~ 65559|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    445|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       13|   13|    4194|   4986|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    211|    -|
|Register         |        -|    -|     557|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       13|   13|    4751|   5642|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      256|  728|  175680|  87840|   48|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    1|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       13|  13|  4194|  4986|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       13|  13|  4194|  4986|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_778_p2                    |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_808_p2                    |         +|   0|  0|  21|          14|           4|
    |add_i_fu_830_p2                     |         +|   0|  0|  21|          14|           3|
    |add_ln1404_fu_872_p2                |         +|   0|  0|  24|          17|           2|
    |add_ln1488_fu_1181_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln518_fu_1071_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln705_fu_1110_p2                |         +|   0|  0|  15|           8|           8|
    |barWidthMinSamples_fu_794_p2        |         +|   0|  0|  17|          10|           2|
    |sub40_i_fu_866_p2                   |         +|   0|  0|  24|          17|           2|
    |sub_i_i_i_fu_860_p2                 |         +|   0|  0|  18|          11|           2|
    |cmp126_i_fu_884_p2                  |      icmp|   0|  0|  11|           8|           1|
    |cmp12_i_fu_1154_p2                  |      icmp|   0|  0|  13|          16|           1|
    |cmp141_i_fu_890_p2                  |      icmp|   0|  0|  11|           8|           1|
    |cmp2_i381_fu_702_p2                 |      icmp|   0|  0|  11|           8|           1|
    |cmp59_i_fu_878_p2                   |      icmp|   0|  0|  11|           8|           1|
    |cmp8_fu_696_p2                      |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_824_p2                      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln1217_fu_988_p2               |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1404_1_fu_1100_p2            |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_1175_p2              |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1592_1_fu_1192_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1592_2_fu_1205_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1592_fu_1186_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln518_fu_1066_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln691_fu_1091_p2               |      icmp|   0|  0|  13|          16|          16|
    |ult_fu_1086_p2                      |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |or_ln1592_1_fu_1211_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1592_2_fu_1218_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1592_fu_1198_p2                |        or|   0|  0|   2|           1|           1|
    |outpix_val_V_2_fu_722_p3            |    select|   0|  0|   8|           1|           1|
    |outpix_val_V_3_fu_746_p3            |    select|   0|  0|   7|           1|           2|
    |outpix_val_V_fu_708_p3              |    select|   0|  0|   7|           1|           2|
    |pix_val_V_14_fu_762_p3              |    select|   0|  0|   8|           1|           2|
    |pix_val_V_fu_754_p3                 |    select|   0|  0|   8|           1|           1|
    |select_ln214_fu_972_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln507_1_cast_cast_fu_738_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln507_fu_730_p3              |    select|   0|  0|   5|           1|           1|
    |outpix_val_V_1_fu_716_p2            |       xor|   0|  0|   2|           1|           2|
    |rev357_fu_1148_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln691_fu_1169_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 445|         302|         143|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |bckgndYUV_write              |   9|          2|    1|          2|
    |hBarSel_3_loc_0_fu_308       |   9|          2|    8|         16|
    |hBarSel_4_loc_0_fu_336       |   9|          2|    8|         16|
    |hBarSel_5_loc_0_fu_292       |   9|          2|    8|         16|
    |hBarSel_loc_0_fu_324         |   9|          2|    8|         16|
    |hdata_flag_0_reg_472         |   9|          2|    1|          2|
    |hdata_loc_0_fu_316           |   9|          2|   16|         32|
    |rampVal_2_flag_0_reg_484     |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_300       |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_460     |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_344       |   9|          2|   16|         32|
    |rampVal_loc_0_fu_340         |   9|          2|   16|         32|
    |real_start                   |   9|          2|    1|          2|
    |srcYUV_read                  |   9|          2|    1|          2|
    |vBarSel_2_loc_0_fu_312       |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_296       |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_328         |   9|          2|    8|         16|
    |y_fu_276                     |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_332  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 211|         46|  160|        324|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1404_reg_1518                                              |  17|   0|   17|          0|
    |add_ln1488_reg_1626                                              |   8|   0|    8|          0|
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1492                                      |  10|   0|   10|          0|
    |barWidth_reg_1502                                                |  11|   0|   11|          0|
    |cmp126_i_reg_1528                                                |   1|   0|    1|          0|
    |cmp12_i_reg_1611                                                 |   1|   0|    1|          0|
    |cmp141_i_reg_1533                                                |   1|   0|    1|          0|
    |cmp2_i381_reg_1447                                               |   1|   0|    1|          0|
    |cmp59_i_reg_1523                                                 |   1|   0|    1|          0|
    |cmp8_reg_1397                                                    |   1|   0|    1|          0|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel                                                          |   3|   0|    3|          0|
    |hBarSel_1                                                        |   3|   0|    3|          0|
    |hBarSel_2                                                        |   8|   0|    8|          0|
    |hBarSel_3                                                        |   3|   0|    3|          0|
    |hBarSel_3_loc_0_fu_308                                           |   8|   0|    8|          0|
    |hBarSel_4_loc_0_fu_336                                           |   8|   0|    8|          0|
    |hBarSel_5_loc_0_fu_292                                           |   8|   0|    8|          0|
    |hBarSel_loc_0_fu_324                                             |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_472                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_316                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_320                                               |  16|   0|   16|          0|
    |icmp_ln1217_reg_1555                                             |   1|   0|    1|          0|
    |icmp_ln1404_1_reg_1601                                           |   1|   0|    1|          0|
    |icmp_ln1404_reg_1621                                             |   1|   0|    1|          0|
    |icmp_ln691_reg_1596                                              |   1|   0|    1|          0|
    |icmp_reg_1497                                                    |   1|   0|    1|          0|
    |or_ln1592_1_reg_1636                                             |   1|   0|    1|          0|
    |or_ln1592_2_reg_1641                                             |   1|   0|    1|          0|
    |or_ln1592_reg_1631                                               |   1|   0|    1|          0|
    |outpix_val_V_1_reg_1457                                          |   1|   0|    1|          0|
    |outpix_val_V_2_reg_1462                                          |   4|   0|    8|          4|
    |outpix_val_V_3_reg_1477                                          |   3|   0|    8|          5|
    |outpix_val_V_6_fu_280                                            |   8|   0|    8|          0|
    |outpix_val_V_6_load_reg_1576                                     |   8|   0|    8|          0|
    |outpix_val_V_7_fu_284                                            |   8|   0|    8|          0|
    |outpix_val_V_7_load_reg_1581                                     |   8|   0|    8|          0|
    |outpix_val_V_8_fu_288                                            |   8|   0|    8|          0|
    |outpix_val_V_8_load_reg_1586                                     |   8|   0|    8|          0|
    |outpix_val_V_reg_1452                                            |   5|   0|    8|          3|
    |p_0_0_0_0_0129360_lcssa367_fu_264                                |   8|   0|    8|          0|
    |p_0_1_0_0_0131362_lcssa370_fu_268                                |   8|   0|    8|          0|
    |p_0_2_0_0_0133364_lcssa373_fu_272                                |   8|   0|    8|          0|
    |pix_val_V_14_reg_1487                                            |   7|   0|    8|          1|
    |pix_val_V_reg_1482                                               |   1|   0|    8|          7|
    |rampStart                                                        |   8|   0|    8|          0|
    |rampStart_load_reg_1538                                          |   8|   0|    8|          0|
    |rampVal                                                          |   8|   0|    8|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_484                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_300                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_304                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_460                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_344                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_348                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_340                                             |  16|   0|   16|          0|
    |rev357_reg_1606                                                  |   1|   0|    1|          0|
    |select_ln214_reg_1545                                            |   8|   0|    8|          0|
    |select_ln507_1_cast_cast_reg_1472                                |   2|   0|    3|          1|
    |select_ln507_reg_1467                                            |   3|   0|    5|          2|
    |shl_ln_reg_1550                                                  |   8|   0|   16|          8|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |sub40_i_reg_1513                                                 |  17|   0|   17|          0|
    |sub_i_i_i_reg_1508                                               |  11|   0|   11|          0|
    |trunc_ln518_reg_1568                                             |   8|   0|    8|          0|
    |ult_reg_1591                                                     |   1|   0|    1|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_312                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_296                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_328                                             |   8|   0|    8|          0|
    |xor_ln691_reg_1616                                               |   1|   0|    1|          0|
    |y_3_reg_1560                                                     |  16|   0|   16|          0|
    |y_fu_276                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_332                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 557|   0|  588|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|srcYUV_dout               |   in|   24|     ap_fifo|              srcYUV|       pointer|
|srcYUV_num_data_valid     |   in|    6|     ap_fifo|              srcYUV|       pointer|
|srcYUV_fifo_cap           |   in|    6|     ap_fifo|              srcYUV|       pointer|
|srcYUV_empty_n            |   in|    1|     ap_fifo|              srcYUV|       pointer|
|srcYUV_read               |  out|    1|     ap_fifo|              srcYUV|       pointer|
|height                    |   in|   16|   ap_stable|              height|       pointer|
|width                     |   in|   16|   ap_stable|               width|       pointer|
|passthruStartX            |   in|   16|   ap_stable|      passthruStartX|       pointer|
|passthruStartY            |   in|   16|   ap_stable|      passthruStartY|       pointer|
|passthruEndX              |   in|   16|   ap_stable|        passthruEndX|       pointer|
|passthruEndY              |   in|   16|   ap_stable|        passthruEndY|       pointer|
|enableInput               |   in|    8|   ap_stable|         enableInput|       pointer|
|bckgndId                  |   in|    8|   ap_stable|            bckgndId|       pointer|
|ZplateHorContStart        |   in|   16|   ap_stable|  ZplateHorContStart|       pointer|
|ZplateHorContDelta        |   in|   16|   ap_stable|  ZplateHorContDelta|       pointer|
|ZplateVerContStart        |   in|   16|   ap_stable|  ZplateVerContStart|       pointer|
|ZplateVerContDelta        |   in|   16|   ap_stable|  ZplateVerContDelta|       pointer|
|dpDynamicRange            |   in|    8|   ap_stable|      dpDynamicRange|       pointer|
|dpYUVCoef                 |   in|    8|   ap_stable|           dpYUVCoef|       pointer|
|motionSpeed               |   in|    8|   ap_stable|         motionSpeed|       pointer|
|colorFormat               |   in|    8|   ap_stable|         colorFormat|       pointer|
|bckgndYUV_din             |  out|   24|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_num_data_valid  |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_fifo_cap        |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_full_n          |   in|    1|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_write           |  out|    1|     ap_fifo|           bckgndYUV|       pointer|
|s                         |   in|   32|     ap_none|                   s|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

