$comment
	File created using the following command:
		vcd file ex_1_logica.msim.vcd -direction
$end
$date
	Wed Mar 14 15:38:10 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ex_1_logica_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var wire 1 $ AND_OUT $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , AND_OUT~output_o $end
$var wire 1 - a~input_o $end
$var wire 1 . c~input_o $end
$var wire 1 / b~input_o $end
$var wire 1 0 AND_OUT~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
$end
#20000
1!
1-
0%
#60000
1"
1/
1%
#120000
1#
1.
0%
10
1,
1$
#180000
0!
0-
1%
00
0,
0$
#200000
0"
0/
0%
#260000
0#
0.
1%
#1000000
