/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Enum Values                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace SP {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    LIFETIME_START	= 15,
    LIFETIME_END	= 16,
    ADDCCri	= 17,
    ADDCCrr	= 18,
    ADDXri	= 19,
    ADDXrr	= 20,
    ADDri	= 21,
    ADDrr	= 22,
    ADJCALLSTACKDOWN	= 23,
    ADJCALLSTACKUP	= 24,
    ANDNri	= 25,
    ANDNrr	= 26,
    ANDri	= 27,
    ANDrr	= 28,
    BA	= 29,
    BCOND	= 30,
    BINDri	= 31,
    BINDrr	= 32,
    BPXCC	= 33,
    CALL	= 34,
    CMPri	= 35,
    CMPrr	= 36,
    FABSD	= 37,
    FABSS	= 38,
    FADDD	= 39,
    FADDS	= 40,
    FBCOND	= 41,
    FCMPD	= 42,
    FCMPS	= 43,
    FDIVD	= 44,
    FDIVS	= 45,
    FDTOI	= 46,
    FDTOS	= 47,
    FITOD	= 48,
    FITOS	= 49,
    FLUSHW	= 50,
    FMOVD	= 51,
    FMOVD_FCC	= 52,
    FMOVD_ICC	= 53,
    FMOVD_XCC	= 54,
    FMOVS	= 55,
    FMOVS_FCC	= 56,
    FMOVS_ICC	= 57,
    FMOVS_XCC	= 58,
    FMULD	= 59,
    FMULS	= 60,
    FNEGD	= 61,
    FNEGS	= 62,
    FSMULD	= 63,
    FSQRTD	= 64,
    FSQRTS	= 65,
    FSTOD	= 66,
    FSTOI	= 67,
    FSUBD	= 68,
    FSUBS	= 69,
    GETPCX	= 70,
    JMPLri	= 71,
    JMPLrr	= 72,
    LDDFri	= 73,
    LDDFrr	= 74,
    LDFri	= 75,
    LDFrr	= 76,
    LDSBri	= 77,
    LDSBrr	= 78,
    LDSHri	= 79,
    LDSHrr	= 80,
    LDSWri	= 81,
    LDSWrr	= 82,
    LDUBri	= 83,
    LDUBrr	= 84,
    LDUHri	= 85,
    LDUHrr	= 86,
    LDXri	= 87,
    LDXrr	= 88,
    LDri	= 89,
    LDrr	= 90,
    LEA_ADDri	= 91,
    MOVFCCri	= 92,
    MOVFCCrr	= 93,
    MOVICCri	= 94,
    MOVICCrr	= 95,
    MOVXCCri	= 96,
    MOVXCCrr	= 97,
    MULXri	= 98,
    MULXrr	= 99,
    NOP	= 100,
    ORNri	= 101,
    ORNrr	= 102,
    ORri	= 103,
    ORrr	= 104,
    POPCrr	= 105,
    RDY	= 106,
    RESTOREri	= 107,
    RESTORErr	= 108,
    RET	= 109,
    RETL	= 110,
    SAVEri	= 111,
    SAVErr	= 112,
    SDIVXri	= 113,
    SDIVXrr	= 114,
    SDIVri	= 115,
    SDIVrr	= 116,
    SELECT_CC_DFP_FCC	= 117,
    SELECT_CC_DFP_ICC	= 118,
    SELECT_CC_FP_FCC	= 119,
    SELECT_CC_FP_ICC	= 120,
    SELECT_CC_Int_FCC	= 121,
    SELECT_CC_Int_ICC	= 122,
    SETHIi	= 123,
    SLLXri	= 124,
    SLLXrr	= 125,
    SLLri	= 126,
    SLLrr	= 127,
    SMULri	= 128,
    SMULrr	= 129,
    SRAXri	= 130,
    SRAXrr	= 131,
    SRAri	= 132,
    SRArr	= 133,
    SRLXri	= 134,
    SRLXrr	= 135,
    SRLri	= 136,
    SRLrr	= 137,
    STBri	= 138,
    STBrr	= 139,
    STDFri	= 140,
    STDFrr	= 141,
    STFri	= 142,
    STFrr	= 143,
    STHri	= 144,
    STHrr	= 145,
    STXri	= 146,
    STXrr	= 147,
    STri	= 148,
    STrr	= 149,
    SUBCCri	= 150,
    SUBCCrr	= 151,
    SUBXCCrr	= 152,
    SUBXri	= 153,
    SUBXrr	= 154,
    SUBri	= 155,
    SUBrr	= 156,
    TA3	= 157,
    UDIVXri	= 158,
    UDIVXrr	= 159,
    UDIVri	= 160,
    UDIVrr	= 161,
    UMULri	= 162,
    UMULrr	= 163,
    UNIMP	= 164,
    WRYri	= 165,
    WRYrr	= 166,
    XNORri	= 167,
    XNORrr	= 168,
    XORri	= 169,
    XORrr	= 170,
    INSTRUCTION_LIST_END = 171
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Descriptors                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const uint16_t ImplicitList1[] = { SP::ICC, 0 };
static const uint16_t ImplicitList2[] = { SP::O6, 0 };
static const uint16_t ImplicitList3[] = { SP::O0, SP::O1, SP::O2, SP::O3, SP::O4, SP::O5, SP::O7, SP::G1, SP::G2, SP::G3, SP::G4, SP::G5, SP::G6, SP::G7, SP::D0, SP::D1, SP::D2, SP::D3, SP::D4, SP::D5, SP::D6, SP::D7, SP::D8, SP::D9, SP::D10, SP::D11, SP::D12, SP::D13, SP::D14, SP::D15, SP::ICC, SP::FCC, SP::Y, 0 };
static const uint16_t ImplicitList4[] = { SP::FCC, 0 };
static const uint16_t ImplicitList5[] = { SP::O7, 0 };
static const uint16_t ImplicitList6[] = { SP::Y, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo30[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo31[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo33[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo34[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo38[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo39[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo40[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo41[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo42[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo43[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo44[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo45[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo46[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo47[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo48[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc SparcInsts[] = {
  { 0,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #14 = BUNDLE
  { 15,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #15 = LIFETIME_START
  { 16,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #16 = LIFETIME_END
  { 17,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #17 = ADDCCri
  { 18,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #18 = ADDCCrr
  { 19,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #19 = ADDXri
  { 20,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #20 = ADDXrr
  { 21,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #21 = ADDri
  { 22,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #22 = ADDrr
  { 23,	1,	0,	0,	0,	0, 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo2 },  // Inst #23 = ADJCALLSTACKDOWN
  { 24,	2,	0,	0,	0,	0, 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo10 },  // Inst #24 = ADJCALLSTACKUP
  { 25,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #25 = ANDNri
  { 26,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #26 = ANDNrr
  { 27,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #27 = ANDri
  { 28,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #28 = ANDrr
  { 29,	1,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #29 = BA
  { 30,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #30 = BCOND
  { 31,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #31 = BINDri
  { 32,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #32 = BINDrr
  { 33,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #33 = BPXCC
  { 34,	1,	0,	0,	0,	0|(1<<MCID::DelaySlot)|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo5 },  // Inst #34 = CALL
  { 35,	2,	0,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #35 = CMPri
  { 36,	2,	0,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #36 = CMPrr
  { 37,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #37 = FABSD
  { 38,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #38 = FABSS
  { 39,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #39 = FADDD
  { 40,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #40 = FADDS
  { 41,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, ImplicitList4, NULL, OperandInfo7 },  // Inst #41 = FBCOND
  { 42,	2,	0,	0,	0,	0, 0x0ULL, NULL, ImplicitList4, OperandInfo15 },  // Inst #42 = FCMPD
  { 43,	2,	0,	0,	0,	0, 0x0ULL, NULL, ImplicitList4, OperandInfo16 },  // Inst #43 = FCMPS
  { 44,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #44 = FDIVD
  { 45,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #45 = FDIVS
  { 46,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #46 = FDTOI
  { 47,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #47 = FDTOS
  { 48,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #48 = FITOD
  { 49,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #49 = FITOS
  { 50,	0,	0,	0,	0,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #50 = FLUSHW
  { 51,	2,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #51 = FMOVD
  { 52,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo21 },  // Inst #52 = FMOVD_FCC
  { 53,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo21 },  // Inst #53 = FMOVD_ICC
  { 54,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo21 },  // Inst #54 = FMOVD_XCC
  { 55,	2,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #55 = FMOVS
  { 56,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo22 },  // Inst #56 = FMOVS_FCC
  { 57,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #57 = FMOVS_ICC
  { 58,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #58 = FMOVS_XCC
  { 59,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #59 = FMULD
  { 60,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #60 = FMULS
  { 61,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #61 = FNEGD
  { 62,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #62 = FNEGS
  { 63,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #63 = FSMULD
  { 64,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #64 = FSQRTD
  { 65,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #65 = FSQRTS
  { 66,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #66 = FSTOD
  { 67,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #67 = FSTOI
  { 68,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #68 = FSUBD
  { 69,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #69 = FSUBS
  { 70,	1,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList5, OperandInfo5 },  // Inst #70 = GETPCX
  { 71,	2,	0,	0,	0,	0|(1<<MCID::DelaySlot)|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo11 },  // Inst #71 = JMPLri
  { 72,	2,	0,	0,	0,	0|(1<<MCID::DelaySlot)|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo12 },  // Inst #72 = JMPLrr
  { 73,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #73 = LDDFri
  { 74,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #74 = LDDFrr
  { 75,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #75 = LDFri
  { 76,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #76 = LDFrr
  { 77,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #77 = LDSBri
  { 78,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #78 = LDSBrr
  { 79,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #79 = LDSHri
  { 80,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #80 = LDSHrr
  { 81,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo30 },  // Inst #81 = LDSWri
  { 82,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #82 = LDSWrr
  { 83,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #83 = LDUBri
  { 84,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #84 = LDUBrr
  { 85,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #85 = LDUHri
  { 86,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #86 = LDUHrr
  { 87,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo30 },  // Inst #87 = LDXri
  { 88,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #88 = LDXrr
  { 89,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #89 = LDri
  { 90,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #90 = LDrr
  { 91,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #91 = LEA_ADDri
  { 92,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo32 },  // Inst #92 = MOVFCCri
  { 93,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo33 },  // Inst #93 = MOVFCCrr
  { 94,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo32 },  // Inst #94 = MOVICCri
  { 95,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo33 },  // Inst #95 = MOVICCrr
  { 96,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo32 },  // Inst #96 = MOVXCCri
  { 97,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo33 },  // Inst #97 = MOVXCCrr
  { 98,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #98 = MULXri
  { 99,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #99 = MULXrr
  { 100,	0,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #100 = NOP
  { 101,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #101 = ORNri
  { 102,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #102 = ORNrr
  { 103,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #103 = ORri
  { 104,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #104 = ORrr
  { 105,	2,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #105 = POPCrr
  { 106,	1,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, NULL, OperandInfo35 },  // Inst #106 = RDY
  { 107,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #107 = RESTOREri
  { 108,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #108 = RESTORErr
  { 109,	1,	0,	0,	0,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #109 = RET
  { 110,	1,	0,	0,	0,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #110 = RETL
  { 111,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #111 = SAVEri
  { 112,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #112 = SAVErr
  { 113,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #113 = SDIVXri
  { 114,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #114 = SDIVXrr
  { 115,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #115 = SDIVri
  { 116,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #116 = SDIVrr
  { 117,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList4, NULL, OperandInfo36 },  // Inst #117 = SELECT_CC_DFP_FCC
  { 118,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #118 = SELECT_CC_DFP_ICC
  { 119,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList4, NULL, OperandInfo37 },  // Inst #119 = SELECT_CC_FP_FCC
  { 120,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo37 },  // Inst #120 = SELECT_CC_FP_ICC
  { 121,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList4, NULL, OperandInfo38 },  // Inst #121 = SELECT_CC_Int_FCC
  { 122,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #122 = SELECT_CC_Int_ICC
  { 123,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #123 = SETHIi
  { 124,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo39 },  // Inst #124 = SLLXri
  { 125,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #125 = SLLXrr
  { 126,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #126 = SLLri
  { 127,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #127 = SLLrr
  { 128,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #128 = SMULri
  { 129,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #129 = SMULrr
  { 130,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo39 },  // Inst #130 = SRAXri
  { 131,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #131 = SRAXrr
  { 132,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #132 = SRAri
  { 133,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #133 = SRArr
  { 134,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo39 },  // Inst #134 = SRLXri
  { 135,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #135 = SRLXrr
  { 136,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #136 = SRLri
  { 137,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #137 = SRLrr
  { 138,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #138 = STBri
  { 139,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #139 = STBrr
  { 140,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo43 },  // Inst #140 = STDFri
  { 141,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo44 },  // Inst #141 = STDFrr
  { 142,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #142 = STFri
  { 143,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #143 = STFrr
  { 144,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #144 = STHri
  { 145,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #145 = STHrr
  { 146,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #146 = STXri
  { 147,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #147 = STXrr
  { 148,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #148 = STri
  { 149,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #149 = STrr
  { 150,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #150 = SUBCCri
  { 151,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #151 = SUBCCrr
  { 152,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #152 = SUBXCCrr
  { 153,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #153 = SUBXri
  { 154,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #154 = SUBXrr
  { 155,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #155 = SUBri
  { 156,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #156 = SUBrr
  { 157,	0,	0,	0,	0,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #157 = TA3
  { 158,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #158 = UDIVXri
  { 159,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #159 = UDIVXrr
  { 160,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #160 = UDIVri
  { 161,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #161 = UDIVrr
  { 162,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #162 = UMULri
  { 163,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #163 = UMULrr
  { 164,	1,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #164 = UNIMP
  { 165,	2,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo13 },  // Inst #165 = WRYri
  { 166,	2,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo14 },  // Inst #166 = WRYrr
  { 167,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #167 = XNORri
  { 168,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #168 = XNORrr
  { 169,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #169 = XORri
  { 170,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #170 = XORrr
};

extern const char SparcInstrNameData[] = {
  /* 0 */ 'T', 'A', '3', 0,
  /* 4 */ 'B', 'A', 0,
  /* 7 */ 'F', 'M', 'O', 'V', 'D', '_', 'F', 'C', 'C', 0,
  /* 17 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'D', 'F', 'P', '_', 'F', 'C', 'C', 0,
  /* 35 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'F', 'P', '_', 'F', 'C', 'C', 0,
  /* 52 */ 'F', 'M', 'O', 'V', 'S', '_', 'F', 'C', 'C', 0,
  /* 62 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'I', 'n', 't', '_', 'F', 'C', 'C', 0,
  /* 80 */ 'F', 'M', 'O', 'V', 'D', '_', 'I', 'C', 'C', 0,
  /* 90 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'D', 'F', 'P', '_', 'I', 'C', 'C', 0,
  /* 108 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'F', 'P', '_', 'I', 'C', 'C', 0,
  /* 125 */ 'F', 'M', 'O', 'V', 'S', '_', 'I', 'C', 'C', 0,
  /* 135 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'I', 'n', 't', '_', 'I', 'C', 'C', 0,
  /* 153 */ 'B', 'P', 'X', 'C', 'C', 0,
  /* 159 */ 'F', 'M', 'O', 'V', 'D', '_', 'X', 'C', 'C', 0,
  /* 169 */ 'F', 'M', 'O', 'V', 'S', '_', 'X', 'C', 'C', 0,
  /* 179 */ 'F', 'S', 'U', 'B', 'D', 0,
  /* 185 */ 'F', 'A', 'D', 'D', 'D', 0,
  /* 191 */ 'F', 'N', 'E', 'G', 'D', 0,
  /* 197 */ 'F', 'M', 'U', 'L', 'D', 0,
  /* 203 */ 'F', 'S', 'M', 'U', 'L', 'D', 0,
  /* 210 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 223 */ 'F', 'B', 'C', 'O', 'N', 'D', 0,
  /* 230 */ 'F', 'I', 'T', 'O', 'D', 0,
  /* 236 */ 'F', 'S', 'T', 'O', 'D', 0,
  /* 242 */ 'F', 'C', 'M', 'P', 'D', 0,
  /* 248 */ 'F', 'A', 'B', 'S', 'D', 0,
  /* 254 */ 'F', 'S', 'Q', 'R', 'T', 'D', 0,
  /* 261 */ 'F', 'D', 'I', 'V', 'D', 0,
  /* 267 */ 'F', 'M', 'O', 'V', 'D', 0,
  /* 273 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 286 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 293 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 303 */ 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 316 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 331 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 345 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 359 */ 'P', 'H', 'I', 0,
  /* 363 */ 'F', 'D', 'T', 'O', 'I', 0,
  /* 369 */ 'F', 'S', 'T', 'O', 'I', 0,
  /* 375 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 384 */ 'P', 'R', 'O', 'L', 'O', 'G', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 397 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 406 */ 'C', 'A', 'L', 'L', 0,
  /* 411 */ 'K', 'I', 'L', 'L', 0,
  /* 416 */ 'R', 'E', 'T', 'L', 0,
  /* 421 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 431 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 448 */ 'U', 'N', 'I', 'M', 'P', 0,
  /* 454 */ 'N', 'O', 'P', 0,
  /* 458 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 473 */ 'F', 'S', 'U', 'B', 'S', 0,
  /* 479 */ 'F', 'A', 'D', 'D', 'S', 0,
  /* 485 */ 'F', 'N', 'E', 'G', 'S', 0,
  /* 491 */ 'F', 'M', 'U', 'L', 'S', 0,
  /* 497 */ 'F', 'D', 'T', 'O', 'S', 0,
  /* 503 */ 'F', 'I', 'T', 'O', 'S', 0,
  /* 509 */ 'F', 'C', 'M', 'P', 'S', 0,
  /* 515 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 532 */ 'F', 'A', 'B', 'S', 'S', 0,
  /* 538 */ 'F', 'S', 'Q', 'R', 'T', 'S', 0,
  /* 545 */ 'F', 'D', 'I', 'V', 'S', 0,
  /* 551 */ 'F', 'M', 'O', 'V', 'S', 0,
  /* 557 */ 'R', 'E', 'T', 0,
  /* 561 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 576 */ 'F', 'L', 'U', 'S', 'H', 'W', 0,
  /* 583 */ 'G', 'E', 'T', 'P', 'C', 'X', 0,
  /* 590 */ 'R', 'D', 'Y', 0,
  /* 594 */ 'C', 'O', 'P', 'Y', 0,
  /* 599 */ 'S', 'E', 'T', 'H', 'I', 'i', 0,
  /* 606 */ 'S', 'R', 'A', 'r', 'i', 0,
  /* 612 */ 'L', 'D', 'S', 'B', 'r', 'i', 0,
  /* 619 */ 'S', 'T', 'B', 'r', 'i', 0,
  /* 625 */ 'L', 'D', 'U', 'B', 'r', 'i', 0,
  /* 632 */ 'S', 'U', 'B', 'r', 'i', 0,
  /* 638 */ 'S', 'U', 'B', 'C', 'C', 'r', 'i', 0,
  /* 646 */ 'A', 'D', 'D', 'C', 'C', 'r', 'i', 0,
  /* 654 */ 'M', 'O', 'V', 'F', 'C', 'C', 'r', 'i', 0,
  /* 663 */ 'M', 'O', 'V', 'I', 'C', 'C', 'r', 'i', 0,
  /* 672 */ 'M', 'O', 'V', 'X', 'C', 'C', 'r', 'i', 0,
  /* 681 */ 'L', 'E', 'A', '_', 'A', 'D', 'D', 'r', 'i', 0,
  /* 691 */ 'L', 'D', 'r', 'i', 0,
  /* 696 */ 'A', 'N', 'D', 'r', 'i', 0,
  /* 702 */ 'B', 'I', 'N', 'D', 'r', 'i', 0,
  /* 709 */ 'R', 'E', 'S', 'T', 'O', 'R', 'E', 'r', 'i', 0,
  /* 719 */ 'S', 'A', 'V', 'E', 'r', 'i', 0,
  /* 726 */ 'L', 'D', 'D', 'F', 'r', 'i', 0,
  /* 733 */ 'L', 'D', 'F', 'r', 'i', 0,
  /* 739 */ 'S', 'T', 'D', 'F', 'r', 'i', 0,
  /* 746 */ 'S', 'T', 'F', 'r', 'i', 0,
  /* 752 */ 'L', 'D', 'S', 'H', 'r', 'i', 0,
  /* 759 */ 'S', 'T', 'H', 'r', 'i', 0,
  /* 765 */ 'L', 'D', 'U', 'H', 'r', 'i', 0,
  /* 772 */ 'S', 'L', 'L', 'r', 'i', 0,
  /* 778 */ 'J', 'M', 'P', 'L', 'r', 'i', 0,
  /* 785 */ 'S', 'R', 'L', 'r', 'i', 0,
  /* 791 */ 'S', 'M', 'U', 'L', 'r', 'i', 0,
  /* 798 */ 'U', 'M', 'U', 'L', 'r', 'i', 0,
  /* 805 */ 'A', 'N', 'D', 'N', 'r', 'i', 0,
  /* 812 */ 'O', 'R', 'N', 'r', 'i', 0,
  /* 818 */ 'C', 'M', 'P', 'r', 'i', 0,
  /* 824 */ 'X', 'N', 'O', 'R', 'r', 'i', 0,
  /* 831 */ 'X', 'O', 'R', 'r', 'i', 0,
  /* 837 */ 'S', 'T', 'r', 'i', 0,
  /* 842 */ 'S', 'D', 'I', 'V', 'r', 'i', 0,
  /* 849 */ 'U', 'D', 'I', 'V', 'r', 'i', 0,
  /* 856 */ 'L', 'D', 'S', 'W', 'r', 'i', 0,
  /* 863 */ 'S', 'R', 'A', 'X', 'r', 'i', 0,
  /* 870 */ 'S', 'U', 'B', 'X', 'r', 'i', 0,
  /* 877 */ 'A', 'D', 'D', 'X', 'r', 'i', 0,
  /* 884 */ 'L', 'D', 'X', 'r', 'i', 0,
  /* 890 */ 'S', 'L', 'L', 'X', 'r', 'i', 0,
  /* 897 */ 'S', 'R', 'L', 'X', 'r', 'i', 0,
  /* 904 */ 'M', 'U', 'L', 'X', 'r', 'i', 0,
  /* 911 */ 'S', 'T', 'X', 'r', 'i', 0,
  /* 917 */ 'S', 'D', 'I', 'V', 'X', 'r', 'i', 0,
  /* 925 */ 'U', 'D', 'I', 'V', 'X', 'r', 'i', 0,
  /* 933 */ 'W', 'R', 'Y', 'r', 'i', 0,
  /* 939 */ 'S', 'R', 'A', 'r', 'r', 0,
  /* 945 */ 'L', 'D', 'S', 'B', 'r', 'r', 0,
  /* 952 */ 'S', 'T', 'B', 'r', 'r', 0,
  /* 958 */ 'L', 'D', 'U', 'B', 'r', 'r', 0,
  /* 965 */ 'S', 'U', 'B', 'r', 'r', 0,
  /* 971 */ 'S', 'U', 'B', 'C', 'C', 'r', 'r', 0,
  /* 979 */ 'A', 'D', 'D', 'C', 'C', 'r', 'r', 0,
  /* 987 */ 'M', 'O', 'V', 'F', 'C', 'C', 'r', 'r', 0,
  /* 996 */ 'M', 'O', 'V', 'I', 'C', 'C', 'r', 'r', 0,
  /* 1005 */ 'S', 'U', 'B', 'X', 'C', 'C', 'r', 'r', 0,
  /* 1014 */ 'M', 'O', 'V', 'X', 'C', 'C', 'r', 'r', 0,
  /* 1023 */ 'P', 'O', 'P', 'C', 'r', 'r', 0,
  /* 1030 */ 'A', 'D', 'D', 'r', 'r', 0,
  /* 1036 */ 'L', 'D', 'r', 'r', 0,
  /* 1041 */ 'A', 'N', 'D', 'r', 'r', 0,
  /* 1047 */ 'B', 'I', 'N', 'D', 'r', 'r', 0,
  /* 1054 */ 'R', 'E', 'S', 'T', 'O', 'R', 'E', 'r', 'r', 0,
  /* 1064 */ 'S', 'A', 'V', 'E', 'r', 'r', 0,
  /* 1071 */ 'L', 'D', 'D', 'F', 'r', 'r', 0,
  /* 1078 */ 'L', 'D', 'F', 'r', 'r', 0,
  /* 1084 */ 'S', 'T', 'D', 'F', 'r', 'r', 0,
  /* 1091 */ 'S', 'T', 'F', 'r', 'r', 0,
  /* 1097 */ 'L', 'D', 'S', 'H', 'r', 'r', 0,
  /* 1104 */ 'S', 'T', 'H', 'r', 'r', 0,
  /* 1110 */ 'L', 'D', 'U', 'H', 'r', 'r', 0,
  /* 1117 */ 'S', 'L', 'L', 'r', 'r', 0,
  /* 1123 */ 'J', 'M', 'P', 'L', 'r', 'r', 0,
  /* 1130 */ 'S', 'R', 'L', 'r', 'r', 0,
  /* 1136 */ 'S', 'M', 'U', 'L', 'r', 'r', 0,
  /* 1143 */ 'U', 'M', 'U', 'L', 'r', 'r', 0,
  /* 1150 */ 'A', 'N', 'D', 'N', 'r', 'r', 0,
  /* 1157 */ 'O', 'R', 'N', 'r', 'r', 0,
  /* 1163 */ 'C', 'M', 'P', 'r', 'r', 0,
  /* 1169 */ 'X', 'N', 'O', 'R', 'r', 'r', 0,
  /* 1176 */ 'X', 'O', 'R', 'r', 'r', 0,
  /* 1182 */ 'S', 'T', 'r', 'r', 0,
  /* 1187 */ 'S', 'D', 'I', 'V', 'r', 'r', 0,
  /* 1194 */ 'U', 'D', 'I', 'V', 'r', 'r', 0,
  /* 1201 */ 'L', 'D', 'S', 'W', 'r', 'r', 0,
  /* 1208 */ 'S', 'R', 'A', 'X', 'r', 'r', 0,
  /* 1215 */ 'S', 'U', 'B', 'X', 'r', 'r', 0,
  /* 1222 */ 'A', 'D', 'D', 'X', 'r', 'r', 0,
  /* 1229 */ 'L', 'D', 'X', 'r', 'r', 0,
  /* 1235 */ 'S', 'L', 'L', 'X', 'r', 'r', 0,
  /* 1242 */ 'S', 'R', 'L', 'X', 'r', 'r', 0,
  /* 1249 */ 'M', 'U', 'L', 'X', 'r', 'r', 0,
  /* 1256 */ 'S', 'T', 'X', 'r', 'r', 0,
  /* 1262 */ 'S', 'D', 'I', 'V', 'X', 'r', 'r', 0,
  /* 1270 */ 'U', 'D', 'I', 'V', 'X', 'r', 'r', 0,
  /* 1278 */ 'W', 'R', 'Y', 'r', 'r', 0,
};

extern const unsigned SparcInstrNameIndices[] = {
    359U, 421U, 384U, 397U, 375U, 411U, 316U, 331U, 
    303U, 345U, 515U, 293U, 273U, 594U, 286U, 561U, 
    210U, 646U, 979U, 877U, 1222U, 685U, 1030U, 431U, 
    458U, 805U, 1150U, 696U, 1041U, 4U, 224U, 702U, 
    1047U, 153U, 406U, 818U, 1163U, 248U, 532U, 185U, 
    479U, 223U, 242U, 509U, 261U, 545U, 363U, 497U, 
    230U, 503U, 576U, 267U, 7U, 80U, 159U, 551U, 
    52U, 125U, 169U, 197U, 491U, 191U, 485U, 203U, 
    254U, 538U, 236U, 369U, 179U, 473U, 583U, 778U, 
    1123U, 726U, 1071U, 733U, 1078U, 612U, 945U, 752U, 
    1097U, 856U, 1201U, 625U, 958U, 765U, 1110U, 884U, 
    1229U, 691U, 1036U, 681U, 654U, 987U, 663U, 996U, 
    672U, 1014U, 904U, 1249U, 454U, 812U, 1157U, 826U, 
    1171U, 1023U, 590U, 709U, 1054U, 557U, 416U, 719U, 
    1064U, 917U, 1262U, 842U, 1187U, 17U, 90U, 35U, 
    108U, 62U, 135U, 599U, 890U, 1235U, 772U, 1117U, 
    791U, 1136U, 863U, 1208U, 606U, 939U, 897U, 1242U, 
    785U, 1130U, 619U, 952U, 739U, 1084U, 746U, 1091U, 
    759U, 1104U, 911U, 1256U, 837U, 1182U, 638U, 971U, 
    1005U, 870U, 1215U, 632U, 965U, 0U, 925U, 1270U, 
    849U, 1194U, 798U, 1143U, 448U, 933U, 1278U, 824U, 
    1169U, 831U, 1176U, 
};

static inline void InitSparcMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(SparcInsts, SparcInstrNameIndices, SparcInstrNameData, 171);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct SparcGenInstrInfo : public TargetInstrInfo {
  explicit SparcGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern const MCInstrDesc SparcInsts[];
extern const unsigned SparcInstrNameIndices[];
extern const char SparcInstrNameData[];
SparcGenInstrInfo::SparcGenInstrInfo(int SO, int DO)
  : TargetInstrInfo(SO, DO) {
  InitMCInstrInfo(SparcInsts, SparcInstrNameIndices, SparcInstrNameData, 171);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {namespace SP {
namespace OpName { 
enum {
OPERAND_LAST
};
} // End namespace OpName
} // End namespace SP
} // End namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM
#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {namespace SP {
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // End namespace SP
} // End namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS
