/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [13:0] _03_;
  wire [11:0] _04_;
  wire [20:0] _05_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [23:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [14:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[176] : in_data[178];
  assign celloutsig_1_5z = celloutsig_1_4z ? in_data[155] : in_data[137];
  assign celloutsig_0_11z = in_data[13] ? celloutsig_0_2z : celloutsig_0_4z;
  assign celloutsig_0_4z = ~((in_data[80] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_25z = celloutsig_0_1z | ~(celloutsig_0_18z[1]);
  assign celloutsig_0_0z = in_data[62] | in_data[33];
  assign celloutsig_0_7z = celloutsig_0_3z[3] | celloutsig_0_4z;
  assign celloutsig_0_16z = celloutsig_0_15z[1] | celloutsig_0_11z;
  assign celloutsig_0_17z = celloutsig_0_4z | celloutsig_0_7z;
  assign celloutsig_0_22z = in_data[87] | celloutsig_0_17z;
  assign celloutsig_0_26z = celloutsig_0_13z[3] | _02_;
  assign celloutsig_0_81z = celloutsig_0_35z ^ celloutsig_0_20z[0];
  assign celloutsig_1_4z = in_data[130] ^ celloutsig_1_0z;
  reg [11:0] _19_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 12'h000;
    else _19_ <= { celloutsig_0_42z[12], celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_3z };
  assign { _04_[11:3], _01_, _04_[1:0] } = _19_;
  reg [2:0] _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _00_, _03_[1:0] } = _20_;
  reg [20:0] _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 21'h000000;
    else _21_ <= in_data[56:36];
  assign { _05_[20:7], _02_, _05_[5:0] } = _21_;
  assign celloutsig_0_12z = celloutsig_0_10z[3:1] & { _00_, _03_[1], celloutsig_0_11z };
  assign celloutsig_1_7z = { in_data[149:134], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, in_data[130:113] };
  assign celloutsig_0_1z = in_data[52:49] > { in_data[21:19], celloutsig_0_0z };
  assign celloutsig_0_27z = { in_data[32:9], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_20z } > { celloutsig_0_9z[3:1], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z } <= { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[48:38], celloutsig_0_0z, celloutsig_0_1z } <= { in_data[56:49], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_12z[2:1], celloutsig_0_22z, celloutsig_0_1z } || { celloutsig_0_23z[17:16], celloutsig_0_5z, celloutsig_0_27z };
  assign celloutsig_0_5z = { in_data[62:60], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } < { in_data[19:14], celloutsig_0_4z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z } < { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_17z = celloutsig_1_6z[8] & ~(celloutsig_1_9z);
  assign celloutsig_1_6z[11:2] = celloutsig_1_1z ? { in_data[184:176], celloutsig_1_5z } : { celloutsig_1_5z, celloutsig_1_3z, 1'h0, celloutsig_1_0z, 1'h0, celloutsig_1_0z, 1'h0, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_41z = celloutsig_0_20z[4:2] != celloutsig_0_19z[5:3];
  assign celloutsig_0_42z = - { celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_41z };
  assign celloutsig_0_23z = { celloutsig_0_9z[9:0], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_20z } | { _05_[20:7], _02_, _05_[5:0], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_24z = { _05_[11:7], _02_, _05_[5], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_19z } | celloutsig_0_23z[17:2];
  assign celloutsig_0_34z = | { celloutsig_0_13z[3:1], celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_1_0z = | in_data[166:151];
  assign celloutsig_1_8z = | in_data[157:152];
  assign celloutsig_1_10z = | in_data[187:180];
  assign celloutsig_0_9z = { in_data[89:84], celloutsig_0_2z, _00_, _03_[1:0], celloutsig_0_5z } >> { _05_[18:10], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_9z[9:4] >> { celloutsig_0_3z[5:2], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = { _03_[1:0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z } >> { _05_[7], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_15z = { _03_[1:0], celloutsig_0_0z, celloutsig_0_4z } >> { _05_[7], _02_, _05_[5], celloutsig_0_14z };
  assign celloutsig_0_19z = { celloutsig_0_9z[7:2], celloutsig_0_16z } >> { celloutsig_0_18z[2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_20z = { _05_[10:7], _02_, celloutsig_0_1z, celloutsig_0_4z } >> { celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_48z = { celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_0z } <<< in_data[93:91];
  assign celloutsig_0_3z = in_data[60:55] ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_80z = { celloutsig_0_3z[2:0], celloutsig_0_27z, celloutsig_0_48z } ^ { _04_[7:3], _01_, _04_[1] };
  assign celloutsig_0_18z = { _05_[14:13], celloutsig_0_2z, celloutsig_0_5z } ^ { celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_1z = ~((in_data[162] & in_data[182]) | in_data[137]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[7] & celloutsig_1_7z[5]) | celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_6z[11]) | celloutsig_1_3z);
  assign celloutsig_0_14z = ~((in_data[84] & celloutsig_0_10z[1]) | _05_[14]);
  assign celloutsig_0_38z = ~((celloutsig_0_34z & celloutsig_0_9z[6]) | (celloutsig_0_3z[4] & celloutsig_0_22z));
  assign celloutsig_1_15z = ~((celloutsig_1_9z & celloutsig_1_11z) | (celloutsig_1_0z & in_data[136]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_5z) | (celloutsig_1_14z & celloutsig_1_0z));
  assign celloutsig_0_29z = ~((celloutsig_0_24z[15] & celloutsig_0_26z) | (celloutsig_0_24z[2] & celloutsig_0_24z[1]));
  assign { _03_[6], _03_[4:2] } = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, _00_ };
  assign _04_[2] = _01_;
  assign _05_[6] = _02_;
  assign celloutsig_1_6z[1:0] = { celloutsig_1_5z, celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
