WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1276723 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1276723 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 11 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21157209 heartbeat IPC: 0.4727 cumulative IPC: 0.2515 (Simulation time: 00 hr 01 min 36 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 19880487 cumulative IPC: 0.2515 (Simulation time: 00 hr 01 min 36 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 19880487 cumulative IPC: 0.2515 (Simulation time: 00 hr 01 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2515 instructions: 5000000 cycles: 19880487
CPU 0 Branch Prediction Accuracy: 95.58% MPKI: 9.504 Average ROB Occupancy at Mispredict: 52.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.112
BRANCH_INDIRECT: 0.001
BRANCH_CONDITIONAL: 9.38
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0.0024
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     325297 HIT:     155415 MISS:     169882
LLC LOAD         ACCESS:     195006 HIT:      52277 MISS:     142729
LLC RFO          ACCESS:      45786 HIT:      19690 MISS:      26096
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      83204 HIT:      83201 MISS:          3
LLC TRANSLATION  ACCESS:       1301 HIT:        247 MISS:       1054
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 780.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1090451 HIT:    1036131 MISS:      54320
cpu0_DTLB LOAD         ACCESS:    1090451 HIT:    1036131 MISS:      54320
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.03 cycles
cpu0_ITLB TOTAL        ACCESS:        529 HIT:        512 MISS:         17
cpu0_ITLB LOAD         ACCESS:        529 HIT:        512 MISS:         17
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 209.9 cycles
cpu0_L1D TOTAL        ACCESS:    1248845 HIT:     556887 MISS:     691958
cpu0_L1D LOAD         ACCESS:     941315 HIT:     384376 MISS:     556939
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     303253 HIT:     170677 MISS:     132576
cpu0_L1D TRANSLATION  ACCESS:       4277 HIT:       1834 MISS:       2443
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.5 cycles
cpu0_L1I TOTAL        ACCESS:        610 HIT:        472 MISS:        138
cpu0_L1I LOAD         ACCESS:        610 HIT:        472 MISS:        138
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 271.8 cycles
cpu0_L2C TOTAL        ACCESS:     403228 HIT:     161128 MISS:     242100
cpu0_L2C LOAD         ACCESS:     244792 HIT:      49785 MISS:     195007
cpu0_L2C RFO          ACCESS:      51415 HIT:       5628 MISS:      45787
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104679 HIT:     104674 MISS:          5
cpu0_L2C TRANSLATION  ACCESS:       2342 HIT:       1041 MISS:       1301
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 568.2 cycles
cpu0_STLB TOTAL        ACCESS:      34814 HIT:      30526 MISS:       4288
cpu0_STLB LOAD         ACCESS:      34814 HIT:      30526 MISS:       4288
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 459.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      45715
  ROW_BUFFER_MISS:     124098
 AVG DBUS CONGESTED CYCLE: 3.943
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3526
  FULL:      56216
