// Seed: 2328836439
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output wor id_2
);
  type_7(
      id_1, id_0
  );
  assign id_2[1'b0] = 1 == 1;
  logic id_3 = 1;
  logic id_4;
  logic id_5;
endmodule
