INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/new/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/imports/new/hadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hadder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sim_1/new/tb_adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder4
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sim_1/new/tb_adder4.v:25]
