`timescale 1ns / 1ps

/* Python300Test

    */
module Python300Test;

    // reg CLK = 0;
    // always #5 CLK <= ~CLK;

    // Python300Sim (

    // );

endmodule