
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
T'001110011010011111001000011110010010000010000101001110011101 1'
T'101010111110101111110010101001110110100010000110110001100101 1'
T'001111101001010011011110010001010111011010100001001001001110 0'
T'110010010000111110010101110111000001000010001010100001011011 1'
T'101111110111011101110000111001110101001001111111101010100101 1'
T'010100011110100101001000100100111001001001100110000001000110 0'
T'111111000011101011110000100010010000100111000100001001110100 1'
T'010001110110100101001001101010110101010101101101100000101111 1'
T'100110011110100111000101110011111011111110110111101100000100 0'
T'010010110010101111011001011000100001011001111011010001100100 0'
T'101011111110111000110100100111101110101101111110010011110000 1'
T'101001001101001110001001001101110000001100011101000101001110 1'
T'110110101110111111111101101000100111111101111010100100000000 0'
T'010101111010110110110000010100001111011111010010111110000001 1'
T'111110010000010101111100001111111010010101001110001101001010 1'
T'011110010110100110000110101001101111011100011101001100101000 1'
T'110100111100001111011011111000000011101001011101001010100110 1'
T'110101011100111001001111010110100101111010110111000000001101 1'
T'111100101100010001111100010010100101010011100101101100011111 0'
T'111101111110010101100000000101110101011010101001001111010001 1'
T'101111001111110110000100001011110010101110101111001111001101 0'
T'000111101100100110101011111100000111000000101000011001001001 1'
T'011101101001000011001111010111011001111001011101010010000100 1'
T'000010100000011010101100100010111000110111101100001101101000 0'
T'110011001111001100000110010000100010110110000110001111010100 1'
T'001111010100101100110100011100001011000000011011110110000110 1'
T'111110011010100011011100100111100011001110101111000101010101 0'
T'110010101011011000111101100001010101110110001100000101011010 0'
T'001101100100100111010101001101110001100000001110100000110100 1'
T'101111011001011011001100001101110100000110110100110111100100 1'
T'000111100111100101100110010010001000101011101001001100000001 0'
T'111101010011101110011001000000100011101101010001110011110011 1'
T'111110011101110111011010001110010100010100010101101010100000 1'
T'111110001111101010000010000100000101101100000111001011010100 1'
T'111110110100101001011010100001111001001000111000101100011101 1'
T'111101011111001101001110001000110010001001111011000110111001 1'
T'111110001111110101100000101000100101011001010110100010000001 0'
T'111011101010010101101011001000000011000100001000000100000111 1'
T'011110010110111101001100100100000011010010001100001010101001 1'
T'110111101110010110011100000101100011010010011110000111101011 1'
T'101110010111101100101000100101100100100000011110010011011110 1'
T'101100110100100010000101000000100100101111010111100100001000 1'
T'110111110011101000100010011101001000001001010100001010100111 0'
T'010111111110101100010101110100000010111000010011001010111001 1'
T'011100011111111001111001011000110110111011011010100111100001 1'
T'110100111110000110110011100011100111011011010001001111001001 1'
T'001101010011110101000000100010110100011110101111100110010100 1'
T'100011101011110111001010101110011011100101110100010000101101 0'
T'001100010110111000100111111010101100001110111110000000111100 0'
T'101110010010111100010111110001110000011111000110010010001010 1'
T'110100000100110101100101000111001011001110101111011110011010 0'
T'110111100110101000011011010001011111101001110101100001101101 1'
T'000101111110011010110001000010000100001011011111000110110001 1'
T'111111010110100010000110000000011001110100110000110010011101 1'
T'101110011011100110101011100110001000110011010010101111000100 0'
T'101110011111101111001100000111110010001111010011001110101110 1'
T'001111010110110010000111110001010010111110111101000100011001 1'
T'111011101110001101001110000110110001111100011000111111011111 0'
T'111111100101110111100100100110010010111110110010000001100001 0'
T'110100000100101001111001100000001101001110010101110000001010 1'
T'110111001111111110001010011010100011100010000111111010010111 0'
T'111010000100111001010101000000101110101111100111001100101101 1'
T'010101110100110100110101110100011111100011111111000001011010 1'
T'110101000001000111011101001011111000001101001111000100110000 0'
T'101100010011010011110001011100101101000011110111001101110001 0'
T'100110010111001100011000011011000010100011010110111110111011 1'
T'001001010011010000110000111101001010111101001101000101010100 0'
T'101000010110111110010101001011111111000110010010010001010000 1'

#number of aborted faults = 316

#number of redundant faults = 1228

#number of calling podem1 = 2002

#total number of backtracks = 65988
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 1.6s 1.6s
