Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 99e6457fc1034ddab791dc45c3a810e5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_CPU_behav xil_defaultlib.test_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Mux_2_1
Compiling module xil_defaultlib.Mux_3_1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataDelay
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MoveL
Compiling module xil_defaultlib.PCJump
Compiling module xil_defaultlib.Mux_4_1
Compiling module xil_defaultlib.Mul_Cycle_CPU
Compiling module xil_defaultlib.test_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU_behav
