Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Dec 29 07:48:51 2025
| Host         : ssh-proxy running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file /home/user/work/vivado/gauss/Vivado_OutDir/impl_1_synth_0_timing_summary.rpt
| Design       : top_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.076        0.000                      0                  608        0.099        0.000                      0                  608        2.100        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_i                 {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.076        0.000                      0                  608        0.099        0.000                      0                  608        2.100        0.000                       0                   265  
  clkfbout_clk_wiz_0                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y1  clk_mgmt1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_mgmt1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_mgmt1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_mgmt1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 flt_inst/mem_gen[2].data_buf/mem_r_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flt_inst/v_mult_reg[2]/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.886ns (52.871%)  route 1.681ns (47.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 3.423 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG29                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mgmt1/inst/clk_in1
    AG29                 IBUF (Prop_ibuf_I_O)         0.796     0.796 r  clk_mgmt1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.877    clk_mgmt1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.922 r  clk_mgmt1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.779    clk_mgmt1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.686 r  clk_mgmt1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -2.194    flt_inst/mem_gen[2].data_buf/clk_out1
    RAMB18_X0Y47         RAMB18E1                                     r  flt_inst/mem_gen[2].data_buf/mem_r_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y47         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      1.800    -0.394 r  flt_inst/mem_gen[2].data_buf/mem_r_reg/DOBDO[6]
                         net (fo=5, routed)           0.910     0.516    flt_inst/mem_gen[3].data_buf/DOBDO[6]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.043     0.559 r  flt_inst/mem_gen[3].data_buf/v_mult_reg[2]_i_10/O
                         net (fo=1, routed)           0.281     0.840    flt_inst/mem_gen[5].data_buf/v_mult_reg[2]_1
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.043     0.883 r  flt_inst/mem_gen[5].data_buf/v_mult_reg[2]_i_2/O
                         net (fo=1, routed)           0.490     1.374    flt_inst/mem_gen[5].data_buf_n_25
    DSP48_X1Y45          DSP48E1                                      r  flt_inst/v_mult_reg[2]/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG29                                              0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_mgmt1/inst/clk_in1
    AG29                 IBUF (Prop_ibuf_I_O)         0.720     5.720 r  clk_mgmt1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.706    clk_mgmt1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    -0.065 r  clk_mgmt1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     1.952    clk_mgmt1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.035 r  clk_mgmt1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.388     3.423    flt_inst/clk_out1
    DSP48_X1Y45          DSP48E1                                      r  flt_inst/v_mult_reg[2]/CLK
                         clock pessimism             -0.634     2.789    
                         clock uncertainty           -0.079     2.710    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.261     2.449    flt_inst/v_mult_reg[2]
  -------------------------------------------------------------------
                         required time                          2.449    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  1.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 flt_inst/addrr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flt_inst/mem_gen[0].data_buf/mem_r_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.169%)  route 0.201ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG29                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mgmt1/inst/clk_in1
    AG29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_mgmt1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.640    clk_mgmt1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -2.408 r  clk_mgmt1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.460    clk_mgmt1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.434 r  clk_mgmt1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.639    -0.795    flt_inst/clk_out1
    SLICE_X9Y114         FDRE                                         r  flt_inst/addrr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.091    -0.704 r  flt_inst/addrr_reg[9]/Q
                         net (fo=9, routed)           0.201    -0.503    flt_inst/mem_gen[0].data_buf/mem_r_reg_0
    RAMB18_X0Y45         RAMB18E1                                     r  flt_inst/mem_gen[0].data_buf/mem_r_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG29                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mgmt1/inst/clk_in1
    AG29                 IBUF (Prop_ibuf_I_O)         0.386     0.386 r  clk_mgmt1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.939    clk_mgmt1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.562 r  clk_mgmt1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.547    clk_mgmt1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.517 r  clk_mgmt1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.892    -0.626    flt_inst/mem_gen[0].data_buf/clk_out1
    RAMB18_X0Y45         RAMB18E1                                     r  flt_inst/mem_gen[0].data_buf/mem_r_reg/CLKBWRCLK
                         clock pessimism             -0.123    -0.749    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.147    -0.602    flt_inst/mem_gen[0].data_buf/mem_r_reg
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mgmt1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         5.000       2.228      DSP48_X0Y50      flt_inst/mult_reg[0]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  clk_mgmt1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X14Y120    sys_rstn_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X13Y120    sys_rstn_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_mgmt1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1    clk_mgmt1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_mgmt1/inst/mmcm_adv_inst/CLKFBIN



