$date
	Sat Sep 23 23:00:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module IC_7400_tb $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module ic $end
$var wire 1 $ A0 $end
$var wire 1 % A1 $end
$var wire 1 & A2 $end
$var wire 1 ' A3 $end
$var wire 1 ( B0 $end
$var wire 1 ) B1 $end
$var wire 1 * B2 $end
$var wire 1 + B3 $end
$var wire 1 , Y0 $end
$var wire 1 - Y1 $end
$var wire 1 . Y2 $end
$var wire 1 / Y3 $end
$var wire 1 0 _Y0 $end
$var wire 1 1 _Y1 $end
$var wire 1 2 _Y2 $end
$var wire 1 3 _Y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
13
12
11
10
x/
x.
x-
x,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
b0 "
bx !
$end
#6
1,
1-
1.
b1111 !
1/
#10
00
1(
1*
1$
1%
b101 #
b11 "
#16
b1110 !
0,
#20
