#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug  8 16:48:01 2018
# Process ID: 26090
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1
# Command line: vivado -log kernel_seidel_2d_my_version.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_seidel_2d_my_version.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_seidel_2d_my_version.vds
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source kernel_seidel_2d_my_version.tcl -notrace
Command: synth_design -top kernel_seidel_2d_my_version -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.816 ; gain = 82.895 ; free physical = 1600 ; free virtual = 10358
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_my_version' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:217]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:253]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:272]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:291]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:321]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:327]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:345]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3491] module 'int_57_div9' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:12' bound to instance 'grp_int_57_div9_fu_202' of component 'int_57_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:435]
INFO: [Synth 8-638] synthesizing module 'int_57_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:131]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:203]
INFO: [Synth 8-3491] module 'lut_div9_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:12' bound to instance 'grp_lut_div9_chunk_fu_130' of component 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:13' bound to instance 'kernel_seidel_2d_bkb_U1' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_bkb' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:13' bound to instance 'kernel_seidel_2d_bkb_U2' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:319]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:13' bound to instance 'kernel_seidel_2d_bkb_U3' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:457]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:13' bound to instance 'kernel_seidel_2d_bkb_U4' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:595]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:13' bound to instance 'kernel_seidel_2d_bkb_U5' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:733]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:13' bound to instance 'kernel_seidel_2d_bkb_U6' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:871]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:22]
INFO: [Synth 8-3491] module 'lut_div9_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:12' bound to instance 'grp_lut_div9_chunk_fu_137' of component 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'int_57_div9' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_cud.vhd:11' bound to instance 'kernel_seidel_2d_cud_U16' of component 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:446]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64.vhd:59' bound to instance 'kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u' of component 'kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_cud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64' (30#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_cud' (31#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:32' bound to instance 'kernel_seidel_2d_dEe_U17' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:461]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:6' bound to instance 'kernel_seidel_2d_dEe_DSP48_0_U' of component 'kernel_seidel_2d_dEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:56]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_dEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_dEe_DSP48_0' (32#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_dEe' (33#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:32' bound to instance 'kernel_seidel_2d_dEe_U18' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:473]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:32' bound to instance 'kernel_seidel_2d_dEe_U19' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_my_version' (34#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:33]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized8 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[14]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[13]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[12]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[11]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port CARRYS_OUT[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.441 ; gain = 186.520 ; free physical = 1560 ; free virtual = 10325
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1396.441 ; gain = 186.520 ; free physical = 1564 ; free virtual = 10329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1396.441 ; gain = 186.520 ; free physical = 1564 ; free virtual = 10329
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1646.762 ; gain = 0.000 ; free physical = 1285 ; free virtual = 10076
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1646.762 ; gain = 436.840 ; free physical = 1386 ; free virtual = 10159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1646.762 ; gain = 436.840 ; free physical = 1386 ; free virtual = 10159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1646.762 ; gain = 436.840 ; free physical = 1387 ; free virtual = 10160
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:816]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:834]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_780_reg' and it is trimmed from '64' to '63' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:622]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_235_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_265_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_411_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp3_fu_483_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_i_fu_464_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1654.770 ; gain = 444.848 ; free physical = 1374 ; free virtual = 10149
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'kernel_seidel_2d_cud_U16/kernel_seidel_2d_my_version_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_265_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_235_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_483_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_i_fu_464_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_664_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:608]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_657_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_my_version.vhd:610]
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[61]' (FDE) to 'new_exp_V_reg_790_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[62]' (FDE) to 'new_exp_V_reg_790_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[60]' (FDE) to 'new_exp_V_reg_790_reg[8]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[59]' (FDE) to 'new_exp_V_reg_790_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[58]' (FDE) to 'new_exp_V_reg_790_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[57]' (FDE) to 'new_exp_V_reg_790_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[56]' (FDE) to 'new_exp_V_reg_790_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[55]' (FDE) to 'new_exp_V_reg_790_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[54]' (FDE) to 'new_exp_V_reg_790_reg[2]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[53]' (FDE) to 'new_exp_V_reg_790_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[0]' (FDE) to 'new_mant_V_reg_801_reg[0]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[1]' (FDE) to 'new_mant_V_reg_801_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[2]' (FDE) to 'new_mant_V_reg_801_reg[2]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[3]' (FDE) to 'new_mant_V_reg_801_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[4]' (FDE) to 'new_mant_V_reg_801_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[5]' (FDE) to 'new_mant_V_reg_801_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[6]' (FDE) to 'new_mant_V_reg_801_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[7]' (FDE) to 'new_mant_V_reg_801_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[8]' (FDE) to 'new_mant_V_reg_801_reg[8]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[9]' (FDE) to 'new_mant_V_reg_801_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[10]' (FDE) to 'new_mant_V_reg_801_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[11]' (FDE) to 'new_mant_V_reg_801_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[12]' (FDE) to 'new_mant_V_reg_801_reg[12]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[13]' (FDE) to 'new_mant_V_reg_801_reg[13]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[14]' (FDE) to 'new_mant_V_reg_801_reg[14]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[15]' (FDE) to 'new_mant_V_reg_801_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[16]' (FDE) to 'new_mant_V_reg_801_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[17]' (FDE) to 'new_mant_V_reg_801_reg[17]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[18]' (FDE) to 'new_mant_V_reg_801_reg[18]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[19]' (FDE) to 'new_mant_V_reg_801_reg[19]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[20]' (FDE) to 'new_mant_V_reg_801_reg[20]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[21]' (FDE) to 'new_mant_V_reg_801_reg[21]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[22]' (FDE) to 'new_mant_V_reg_801_reg[22]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[23]' (FDE) to 'new_mant_V_reg_801_reg[23]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[24]' (FDE) to 'new_mant_V_reg_801_reg[24]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[25]' (FDE) to 'new_mant_V_reg_801_reg[25]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[26]' (FDE) to 'new_mant_V_reg_801_reg[26]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[27]' (FDE) to 'new_mant_V_reg_801_reg[27]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[28]' (FDE) to 'new_mant_V_reg_801_reg[28]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[29]' (FDE) to 'new_mant_V_reg_801_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[30]' (FDE) to 'new_mant_V_reg_801_reg[30]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[31]' (FDE) to 'new_mant_V_reg_801_reg[31]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[32]' (FDE) to 'new_mant_V_reg_801_reg[32]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[33]' (FDE) to 'new_mant_V_reg_801_reg[33]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[34]' (FDE) to 'new_mant_V_reg_801_reg[34]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[35]' (FDE) to 'new_mant_V_reg_801_reg[35]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[36]' (FDE) to 'new_mant_V_reg_801_reg[36]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[37]' (FDE) to 'new_mant_V_reg_801_reg[37]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[38]' (FDE) to 'new_mant_V_reg_801_reg[38]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[39]' (FDE) to 'new_mant_V_reg_801_reg[39]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[40]' (FDE) to 'new_mant_V_reg_801_reg[40]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[41]' (FDE) to 'new_mant_V_reg_801_reg[41]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[42]' (FDE) to 'new_mant_V_reg_801_reg[42]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[43]' (FDE) to 'new_mant_V_reg_801_reg[43]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[44]' (FDE) to 'new_mant_V_reg_801_reg[44]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[45]' (FDE) to 'new_mant_V_reg_801_reg[45]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[46]' (FDE) to 'new_mant_V_reg_801_reg[46]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[47]' (FDE) to 'new_mant_V_reg_801_reg[47]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[48]' (FDE) to 'new_mant_V_reg_801_reg[48]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[49]' (FDE) to 'new_mant_V_reg_801_reg[49]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[50]' (FDE) to 'new_mant_V_reg_801_reg[50]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[51]' (FDE) to 'new_mant_V_reg_801_reg[51]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_seidel_2d_cud_U16/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[0]' (FDE) to 'tmp_1_cast_reg_718_reg[0]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[1]' (FDE) to 'tmp_1_cast_reg_718_reg[1]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[2]' (FDE) to 'tmp_1_cast_reg_718_reg[2]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[3]' (FDE) to 'tmp_1_cast_reg_718_reg[3]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[4]' (FDE) to 'tmp_1_cast_reg_718_reg[4]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[5]' (FDE) to 'tmp_1_cast_reg_718_reg[5]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[6]' (FDE) to 'tmp_1_cast_reg_718_reg[6]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[7]' (FDE) to 'tmp_1_cast_reg_718_reg[7]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[8]' (FDE) to 'tmp_1_cast_reg_718_reg[8]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_713_reg[9]' (FDE) to 'tmp_1_cast_reg_718_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_Val2_s_reg_780_reg[52]' (FDE) to 'new_exp_V_reg_790_reg[0]'
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_202/q_chunk_V_ret2_1_reg_646_reg[1]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_202/q_chunk_V_ret2_1_reg_646_reg[0]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_202/q_chunk_V_ret2_reg_641_reg[1]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_202/q_chunk_V_ret2_reg_641_reg[0]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_202/tmp_26_reg_496_reg[0]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/ce_r_reg) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[63]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[62]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[61]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[60]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[59]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[58]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[57]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[56]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[55]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[54]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[53]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[52]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[51]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[50]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[49]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[48]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[47]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[46]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[45]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[44]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[43]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[42]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[41]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[40]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[39]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[38]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[37]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[36]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[35]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[34]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[33]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[32]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[31]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[30]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[29]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[28]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[27]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[26]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[25]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[24]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[23]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[22]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[21]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[20]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[19]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[18]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[17]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[16]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[15]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[14]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[13]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[12]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[11]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[10]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[9]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[8]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[7]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[6]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[5]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[4]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[3]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[2]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[1]) is unused and will be removed from module kernel_seidel_2d_my_version.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U16/dout_r_reg[0]) is unused and will be removed from module kernel_seidel_2d_my_version.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1678.785 ; gain = 468.863 ; free physical = 1294 ; free virtual = 10084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 1714.785 ; gain = 504.863 ; free physical = 1127 ; free virtual = 9917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1099 ; free virtual = 9889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    64|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     2|
|7     |LUT1      |    16|
|8     |LUT2      |   199|
|9     |LUT3      |   253|
|10    |LUT4      |   277|
|11    |LUT5      |   364|
|12    |LUT6      |   730|
|13    |MUXCY     |   131|
|14    |MUXF7     |    12|
|15    |MUXF8     |     1|
|16    |XORCY     |    44|
|17    |FDE       |     5|
|18    |FDRE      |  1103|
|19    |FDSE      |    15|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1816.621 ; gain = 606.699 ; free physical = 1088 ; free virtual = 9878
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 263 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1816.621 ; gain = 356.379 ; free physical = 1152 ; free virtual = 9941
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1816.629 ; gain = 606.699 ; free physical = 1152 ; free virtual = 9941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances
  FDE => FDRE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
262 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1816.629 ; gain = 618.266 ; free physical = 1204 ; free virtual = 9995
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_seidel_2d_my_version.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_seidel_2d_my_version_utilization_synth.rpt -pb kernel_seidel_2d_my_version_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1840.633 ; gain = 0.000 ; free physical = 1206 ; free virtual = 9997
INFO: [Common 17-206] Exiting Vivado at Wed Aug  8 16:49:28 2018...
