Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,19
design__inferred_latch__count,0
design__instance__count,24901
design__instance__area,142166
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,27
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1083
design__max_cap_violation__count__corner:nom_tt_025C_1v80,21
power__internal__total,0.00083282554987818
power__switching__total,0.0004244097217451781
power__leakage__total,1.3585164992946375E-7
power__total,0.0012573711574077606
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.39176404895683997
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3919446822480551
timing__hold__ws__corner:nom_tt_025C_1v80,0.3266541574134201
timing__setup__ws__corner:nom_tt_025C_1v80,76.32074743768845
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.326654
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,85.064659
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,606
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1083
design__max_cap_violation__count__corner:nom_ss_100C_1v60,23
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4971112551193773
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.49729066716523085
timing__hold__ws__corner:nom_ss_100C_1v60,0.8956287076592845
timing__setup__ws__corner:nom_ss_100C_1v60,64.83420561708473
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.895629
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,64.834206
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1083
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,22
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.35058221207280976
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.35076517683244257
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1260825923797176
timing__setup__ws__corner:nom_ff_n40C_1v95,77.58881046149862
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.126083
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.581741
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,708
design__max_fanout_violation__count,1083
design__max_cap_violation__count,44
clock__skew__worst_hold,-0.34364626006375565
clock__skew__worst_setup,0.3437868698138012
timing__hold__ws,0.11752410488543663
timing__setup__ws,64.00755306949475
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117524
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,64.007553
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 900.0 300.0
design__core__bbox,5.52 10.88 894.24 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,270000
design__core__area,246566
design__instance__count__stdcell,24901
design__instance__area__stdcell,142166
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.576584
design__instance__utilization__stdcell,0.576584
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,19949903
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,486613
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1268
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,9403
route__net__special,2
route__drc_errors__iter:1,13503
route__wirelength__iter:1,625070
route__drc_errors__iter:2,5663
route__wirelength__iter:2,620703
route__drc_errors__iter:3,5197
route__wirelength__iter:3,618846
route__drc_errors__iter:4,666
route__wirelength__iter:4,618207
route__drc_errors__iter:5,40
route__wirelength__iter:5,618161
route__drc_errors__iter:6,2
route__wirelength__iter:6,618137
route__drc_errors__iter:7,2
route__wirelength__iter:7,618137
route__drc_errors__iter:8,0
route__wirelength__iter:8,618139
route__drc_errors,0
route__wirelength,618139
route__vias,105699
route__vias__singlecut,105699
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,1221.6
timing__unannotated_net__count__corner:nom_tt_025C_1v80,101
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,101
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,101
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1083
design__max_cap_violation__count__corner:min_tt_025C_1v80,5
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.38370516183777
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.38384393971977304
timing__hold__ws__corner:min_tt_025C_1v80,0.3135379822295477
timing__setup__ws__corner:min_tt_025C_1v80,76.51375927188907
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313538
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,85.514801
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,101
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,496
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1083
design__max_cap_violation__count__corner:min_ss_100C_1v60,5
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4784848208638446
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4786224885227916
timing__hold__ws__corner:min_ss_100C_1v60,0.8716008161915819
timing__setup__ws__corner:min_ss_100C_1v60,65.79438335935511
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.871601
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,65.794380
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,101
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1083
design__max_cap_violation__count__corner:min_ff_n40C_1v95,6
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.34364626006375565
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3437868698138012
timing__hold__ws__corner:min_ff_n40C_1v95,0.11752410488543663
timing__setup__ws__corner:min_ff_n40C_1v95,77.7213622126035
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.117524
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.914482
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,101
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,33
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1083
design__max_cap_violation__count__corner:max_tt_025C_1v80,42
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3974658215056645
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.39771662089402043
timing__hold__ws__corner:max_tt_025C_1v80,0.338021731284054
timing__setup__ws__corner:max_tt_025C_1v80,76.15866552965022
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.338022
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,84.638763
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,101
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,708
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1083
design__max_cap_violation__count__corner:max_ss_100C_1v60,44
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5139990800691758
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5142484361675589
timing__hold__ws__corner:max_ss_100C_1v60,0.9160175099939504
timing__setup__ws__corner:max_ss_100C_1v60,64.00755306949475
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.916018
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,64.007553
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,101
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1083
design__max_cap_violation__count__corner:max_ff_n40C_1v95,40
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3645529814540569
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3645529814540569
timing__hold__ws__corner:max_ff_n40C_1v95,0.12919987667642294
timing__setup__ws__corner:max_ff_n40C_1v95,77.47545757565699
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.129200
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.246902
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,101
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,101
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000723944
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000818541
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000110276
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000818541
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001099999999999999971398746689832393030883395113050937652587890625
ir__drop__worst,0.00007239999999999999799431271707561563744093291461467742919921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
