{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709875148858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709875148858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 10:49:08 2024 " "Processing started: Fri Mar 08 10:49:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709875148858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709875148858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gate -c hadder " "Command: quartus_map --read_settings_files=on --write_settings_files=off gate -c hadder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709875148858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709875149245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 2 2 " "Found 2 design units, including 2 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "E:/bb/verilog codes/gate level/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149308 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA_tb " "Found entity 2: FA_tb" {  } { { "fa.v" "" { Text "E:/bb/verilog codes/gate level/fa.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 2 2 " "Found 2 design units, including 2 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/gate level/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149315 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_tb " "Found entity 2: demux_tb" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/gate level/demux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadder.v 2 2 " "Found 2 design units, including 2 entities, in source file hadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hadder " "Found entity 1: hadder" {  } { { "hadder.v" "" { Text "E:/bb/verilog codes/gate level/hadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149319 ""} { "Info" "ISGN_ENTITY_NAME" "2 hadder_tb " "Found entity 2: hadder_tb" {  } { { "hadder.v" "" { Text "E:/bb/verilog codes/gate level/hadder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149319 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "E:/bb/verilog codes/gate level/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1709875149329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 2 2 " "Found 2 design units, including 2 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "E:/bb/verilog codes/gate level/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149329 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_tb " "Found entity 2: mux_tb" {  } { { "mux.v" "" { Text "E:/bb/verilog codes/gate level/mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/bb/verilog codes/gate level/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149343 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_tb " "Found entity 2: decoder_tb" {  } { { "decoder.v" "" { Text "E:/bb/verilog codes/gate level/decoder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 2 2 " "Found 2 design units, including 2 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.v" "" { Text "E:/bb/verilog codes/gate level/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149349 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_tb " "Found entity 2: comp_tb" {  } { { "comp.v" "" { Text "E:/bb/verilog codes/gate level/comp.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl.v 2 2 " "Found 2 design units, including 2 entities, in source file dl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dl " "Found entity 1: dl" {  } { { "dl.v" "" { Text "E:/bb/verilog codes/gate level/dl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149356 ""} { "Info" "ISGN_ENTITY_NAME" "2 dl_tb " "Found entity 2: dl_tb" {  } { { "dl.v" "" { Text "E:/bb/verilog codes/gate level/dl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith.v 2 2 " "Found 2 design units, including 2 entities, in source file arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith " "Found entity 1: arith" {  } { { "arith.v" "" { Text "E:/bb/verilog codes/gate level/arith.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149362 ""} { "Info" "ISGN_ENTITY_NAME" "2 arith_tb " "Found entity 2: arith_tb" {  } { { "arith.v" "" { Text "E:/bb/verilog codes/gate level/arith.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr.v 2 2 " "Found 2 design units, including 2 entities, in source file sr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr " "Found entity 1: sr" {  } { { "sr.v" "" { Text "E:/bb/verilog codes/gate level/sr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149364 ""} { "Info" "ISGN_ENTITY_NAME" "2 sr_tb " "Found entity 2: sr_tb" {  } { { "sr.v" "" { Text "E:/bb/verilog codes/gate level/sr.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149364 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(17) " "Verilog HDL warning at AND.v(17): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(19) " "Verilog HDL warning at AND.v(19): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(25) " "Verilog HDL warning at AND.v(25): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(27) " "Verilog HDL warning at AND.v(27): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(29) " "Verilog HDL warning at AND.v(29): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(31) " "Verilog HDL warning at AND.v(31): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(33) " "Verilog HDL warning at AND.v(33): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(35) " "Verilog HDL warning at AND.v(35): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(37) " "Verilog HDL warning at AND.v(37): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(39) " "Verilog HDL warning at AND.v(39): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(41) " "Verilog HDL warning at AND.v(41): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AND.v(43) " "Verilog HDL warning at AND.v(43): extended using \"x\" or \"z\"" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A AND.v(9) " "Verilog HDL Declaration information at AND.v(9): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709875149372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 2 2 " "Found 2 design units, including 2 entities, in source file and.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_AND " "Found entity 1: my_AND" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149373 ""} { "Info" "ISGN_ENTITY_NAME" "2 ANDtb " "Found entity 2: ANDtb" {  } { { "AND.v" "" { Text "E:/bb/verilog codes/gate level/AND.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(17) " "Verilog HDL warning at my_OR.v(17): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(19) " "Verilog HDL warning at my_OR.v(19): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(25) " "Verilog HDL warning at my_OR.v(25): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(27) " "Verilog HDL warning at my_OR.v(27): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(29) " "Verilog HDL warning at my_OR.v(29): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(31) " "Verilog HDL warning at my_OR.v(31): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(33) " "Verilog HDL warning at my_OR.v(33): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(35) " "Verilog HDL warning at my_OR.v(35): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(37) " "Verilog HDL warning at my_OR.v(37): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(39) " "Verilog HDL warning at my_OR.v(39): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(41) " "Verilog HDL warning at my_OR.v(41): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_OR.v(43) " "Verilog HDL warning at my_OR.v(43): extended using \"x\" or \"z\"" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A my_OR.v(9) " "Verilog HDL Declaration information at my_OR.v(9): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709875149379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 2 2 " "Found 2 design units, including 2 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_OR " "Found entity 1: my_OR" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149380 ""} { "Info" "ISGN_ENTITY_NAME" "2 ORtb " "Found entity 2: ORtb" {  } { { "my_OR.v" "" { Text "E:/bb/verilog codes/gate level/my_OR.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709875149380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709875149380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a demux.v(7) " "Verilog HDL Implicit Net warning at demux.v(7): created implicit net for \"a\"" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/gate level/demux.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709875149380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b demux.v(8) " "Verilog HDL Implicit Net warning at demux.v(8): created implicit net for \"b\"" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/gate level/demux.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709875149380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c demux.v(9) " "Verilog HDL Implicit Net warning at demux.v(9): created implicit net for \"c\"" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/gate level/demux.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709875149380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d demux.v(10) " "Verilog HDL Implicit Net warning at demux.v(10): created implicit net for \"d\"" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/gate level/demux.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709875149380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sr " "Elaborating entity \"sr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709875149416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709875149698 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709875149698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709875149698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709875149698 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/bb/verilog codes/gate level/output_files/hadder.map.smsg " "Generated suppressed messages file E:/bb/verilog codes/gate level/output_files/hadder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1709875149781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709875149826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 10:49:09 2024 " "Processing ended: Fri Mar 08 10:49:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709875149826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709875149826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709875149826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709875149826 ""}
