{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686425061159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686425061159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 22:54:20 2023 " "Processing started: Sat Jun 10 22:54:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686425061159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686425061159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686425061159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686425062098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_testbench " "Found entity 1: aftab_testbench" {  } { { "../MCU/aftab_project/aftab_testbench.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_testbench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_segment " "Found entity 1: aftab_memory_segment" {  } { { "../MCU/aftab_project/aftab_memory_segment.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_memory_segment.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_model " "Found entity 1: aftab_memory_model" {  } { { "../MCU/aftab_project/aftab_memory_model.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_memory_model.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_datapath " "Found entity 1: aftab_datapath" {  } { { "../MCU/aftab_project/aftab_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_core " "Found entity 1: aftab_core" {  } { { "../MCU/aftab_project/aftab_core.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_core.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_controller " "Found entity 1: aftab_controller" {  } { { "../MCU/aftab_project/aftab_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_controller.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready.v 1 1 " "Found 1 design units, including 1 entities, in source file ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready " "Found entity 1: ready" {  } { { "ready.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mcu_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_schematic " "Found entity 1: MCU_schematic" {  } { { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../MCU/UART/uart_tx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../MCU/UART/uart_rx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_reg " "Found entity 1: UART_reg" {  } { { "../MCU/UART/UART_reg.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initCnf initCNF UART_interface.v(19) " "Verilog HDL Declaration information at UART_interface.v(19): object \"initCnf\" differs only in case from object \"initCNF\" in the same scope" {  } { { "../MCU/UART/UART_interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686425062286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_interface " "Found entity 1: UART_interface" {  } { { "../MCU/UART/UART_interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conf " "Found entity 1: UART_Conf" {  } { { "../MCU/UART/UART_Conf.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_Conf.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../MCU/UART/uart.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timerIO " "Found entity 1: timerIO" {  } { { "../MCU/Timer/timer.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/registerio.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/registerio.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNFregister " "Found entity 1: CNFregister" {  } { { "../MCU/Timer/registerIO.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/registerIO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/interleavedregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/interleavedregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 interleavedRegister " "Found entity 1: interleavedRegister" {  } { { "../MCU/Timer/interleavedRegister.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/interleavedRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/counterio.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/counterio.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterIO " "Found entity 1: counterIO" {  } { { "../MCU/Timer/counterIO.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/counterIO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/sram_address_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/sram_address_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_address_Register " "Found entity 1: SRAM_address_Register" {  } { { "../MCU/SPI/SRAM_address_Register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SRAM_address_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/spicontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/spicontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIController " "Found entity 1: SPIController" {  } { { "../MCU/SPI/SPIController.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SPIController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/spi_adress_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/spi_adress_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_address_Register " "Found entity 1: SPI_address_Register" {  } { { "../MCU/SPI/SPI_adress_Register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SPI_adress_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/sectorscontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/sectorscontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SectorsController " "Found entity 1: SectorsController" {  } { { "../MCU/SPI/SectorsController.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SectorsController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062321 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FLASH_Controller.v(260) " "Verilog HDL warning at FLASH_Controller.v(260): extended using \"x\" or \"z\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/flash_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLASH_Controller " "Found entity 1: FLASH_Controller" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/flash_cms.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/flash_cms.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_cms " "Found entity 1: flash_cms" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../MCU/SPI/counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/bytescounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/bytescounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BytesCounter " "Found entity 1: BytesCounter" {  } { { "../MCU/SPI/BytesCounter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/BytesCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(60) " "Verilog HDL warning at internalBus.v(60): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(63) " "Verilog HDL warning at internalBus.v(63): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(65) " "Verilog HDL warning at internalBus.v(65): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(66) " "Verilog HDL warning at internalBus.v(66): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(67) " "Verilog HDL warning at internalBus.v(67): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(69) " "Verilog HDL warning at internalBus.v(69): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(70) " "Verilog HDL warning at internalBus.v(70): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(72) " "Verilog HDL warning at internalBus.v(72): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(73) " "Verilog HDL warning at internalBus.v(73): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(75) " "Verilog HDL warning at internalBus.v(75): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(76) " "Verilog HDL warning at internalBus.v(76): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/communicaion/internalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/communicaion/internalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 internalBus " "Found entity 1: internalBus" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "externalBus.v(77) " "Verilog HDL warning at externalBus.v(77): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062345 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "externalBus.v(79) " "Verilog HDL warning at externalBus.v(79): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/communicaion/externalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/communicaion/externalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 externalBus " "Found entity 1: externalBus" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/communicaion/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/communicaion/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../MCU/Communicaion/arbiter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/arbiter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_sulu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_sulu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_sulu " "Found entity 1: aftab_sulu" {  } { { "../MCU/aftab_project/datapath/aftab_sulu.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_sulu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_registerFile " "Found entity 1: aftab_registerFile" {  } { { "../MCU/aftab_project/datapath/aftab_registerFile.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_llu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_llu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_LLU " "Found entity 1: aftab_LLU" {  } { { "../MCU/aftab_project/datapath/aftab_LLU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_LLU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_immselsignext.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_immselsignext.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_immSelSignExt " "Found entity 1: aftab_immSelSignExt" {  } { { "../MCU/aftab_project/datapath/aftab_immSelSignExt.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_immSelSignExt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_comparator " "Found entity 1: aftab_comparator" {  } { { "../MCU/aftab_project/datapath/aftab_comparator.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_comparator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU_TB " "Found entity 1: aftab_BSU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_BSU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu.v 2 2 " "Found 2 design units, including 2 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU " "Found entity 1: aftab_BSU" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062376 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder_subtractor " "Found entity 1: aftab_adder_subtractor" {  } { { "../MCU/aftab_project/datapath/aftab_adder_subtractor.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_adder_subtractor.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register_bank " "Found entity 1: aftab_register_bank" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_onebitreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_onebitreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_oneBitReg " "Found entity 1: aftab_oneBitReg" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_isagu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_isagu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_isagu " "Found entity 1: aftab_isagu" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_isagu.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_isagu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_iccd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_iccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_ICCD " "Found entity 1: aftab_ICCD" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csrisl.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csrisl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSRISL " "Found entity 1: aftab_CSRISL" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSRISL.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSRISL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_registers " "Found entity 1: aftab_CSR_registers" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_counter " "Found entity 1: aftab_CSR_counter" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_addressing_decoder " "Found entity 1: aftab_CSR_addressing_decoder" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_logic " "Found entity 1: aftab_CSR_address_logic" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_logic.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_logic.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_ctrl " "Found entity 1: aftab_CSR_address_ctrl" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_check_non_existing " "Found entity 1: aftab_check_non_existing" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_mem_dawu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_mem_dawu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DAWU " "Found entity 1: aftab_MEM_DAWU" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_TB " "Found entity 1: aftab_DAWU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_errorDetector " "Found entity 1: aftab_DAWU_errorDetector" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(138) " "Verilog HDL warning at aftab_DAWU_datapath.v(138): extended using \"x\" or \"z\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062430 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(140) " "Verilog HDL warning at aftab_DAWU_datapath.v(140): extended using \"x\" or \"z\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_datapath " "Found entity 1: aftab_DAWU_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_controller " "Found entity 1: aftab_DAWU_controller" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_mem_daru.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_mem_daru.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DARU " "Found entity 1: aftab_MEM_DARU" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_TB " "Found entity 1: aftab_DARU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_errorDetector " "Found entity 1: aftab_DARU_errorDetector" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_errorDetector.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_datapath " "Found entity 1: aftab_DARU_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_controller " "Found entity 1: aftab_DARU_controller" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_AAU_TB " "Found entity 1: aftab_AAU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_AAU " "Found entity 1: aftab_AAU" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_signed_divider " "Found entity 1: aftab_signed_divider" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_sgn_divider_TB " "Found entity 1: aftab_sgn_divider_TB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_TB " "Found entity 1: aftab_divider_TB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub SUB aftab_divider_datapath.v(40) " "Verilog HDL Declaration information at aftab_divider_datapath.v(40): object \"sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686425062472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_datapath " "Found entity 1: aftab_divider_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_controller " "Found entity 1: aftab_divider_controller" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider " "Found entity 1: aftab_divider" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_boothTB " "Found entity 1: aftab_boothTB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothTB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothTB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_multiplier " "Found entity 1: aftab_booth_multiplier" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_datapath " "Found entity 1: aftab_booth_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_controller " "Found entity 1: aftab_booth_controller" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_tcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_tcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_TCL " "Found entity 1: aftab_TCL" {  } { { "../MCU/aftab_project/baseModules/aftab_TCL.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_TCL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_right_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_right_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_right_register " "Found entity 1: aftab_shift_right_register" {  } { { "../MCU/aftab_project/baseModules/aftab_shift_right_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_shift_right_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_left_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_left_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_left_register " "Found entity 1: aftab_shift_left_register" {  } { { "../MCU/aftab_project/baseModules/aftab_shift_left_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_shift_left_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rreg RREG aftab_register.v(27) " "Verilog HDL Declaration information at aftab_register.v(27): object \"Rreg\" differs only in case from object \"RREG\" in the same scope" {  } { { "../MCU/aftab_project/baseModules/aftab_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_register.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686425062514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register " "Found entity 1: aftab_register" {  } { { "../MCU/aftab_project/baseModules/aftab_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_opt_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_opt_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_opt_adder " "Found entity 1: aftab_opt_adder" {  } { { "../MCU/aftab_project/baseModules/aftab_opt_adder.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_opt_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux4to1 " "Found entity 1: aftab_mux4to1" {  } { { "../MCU/aftab_project/baseModules/aftab_mux4to1.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_mux4to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1_2sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1_2sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1_2sel " "Found entity 1: aftab_mux2to1_2sel" {  } { { "../MCU/aftab_project/baseModules/aftab_mux2to1_2sel.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_mux2to1_2sel.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1 " "Found entity 1: aftab_mux2to1" {  } { { "../MCU/aftab_project/baseModules/aftab_mux2to1.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_mux2to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_decoder2to4 " "Found entity 1: aftab_decoder2to4" {  } { { "../MCU/aftab_project/baseModules/aftab_decoder2to4.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_decoder2to4.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_counter " "Found entity 1: aftab_counter" {  } { { "../MCU/aftab_project/baseModules/aftab_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder " "Found entity 1: aftab_adder" {  } { { "../MCU/aftab_project/baseModules/aftab_adder.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/mcu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/mcu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_TB " "Found entity 1: MCU_TB" {  } { { "../MCU/MCU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCU.v(253) " "Verilog HDL warning at MCU.v(253): extended using \"x\" or \"z\"" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCU.v(254) " "Verilog HDL warning at MCU.v(254): extended using \"x\" or \"z\"" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 254 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425062551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425062553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425062553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU " "Elaborating entity \"MCU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686425062858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH_Controller FLASH_Controller:FLASH " "Elaborating entity \"FLASH_Controller\" for hierarchy \"FLASH_Controller:FLASH\"" {  } { { "../MCU/MCU.v" "FLASH" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425062944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res1 FLASH_Controller.v(135) " "Verilog HDL or VHDL warning at FLASH_Controller.v(135): object \"res1\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425062947 "|MCU|FLASH_Controller:FLASH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res2 FLASH_Controller.v(136) " "Verilog HDL or VHDL warning at FLASH_Controller.v(136): object \"res2\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425062947 "|MCU|FLASH_Controller:FLASH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res3 FLASH_Controller.v(137) " "Verilog HDL or VHDL warning at FLASH_Controller.v(137): object \"res3\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425062947 "|MCU|FLASH_Controller:FLASH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res4 FLASH_Controller.v(137) " "Verilog HDL or VHDL warning at FLASH_Controller.v(137): object \"res4\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425062948 "|MCU|FLASH_Controller:FLASH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper FLASH_Controller:FLASH\|wrapper:wrapper_inst " "Elaborating entity \"wrapper\" for hierarchy \"FLASH_Controller:FLASH\|wrapper:wrapper_inst\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "wrapper_inst" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425062955 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status_reg wrapper.v(149) " "Verilog HDL Always Construct warning at wrapper.v(149): variable \"status_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062963 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag wrapper.v(149) " "Verilog HDL Always Construct warning at wrapper.v(149): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062964 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status_reg wrapper.v(150) " "Verilog HDL Always Construct warning at wrapper.v(150): variable \"status_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062964 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag wrapper.v(150) " "Verilog HDL Always Construct warning at wrapper.v(150): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062964 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full_numByte wrapper.v(160) " "Verilog HDL Always Construct warning at wrapper.v(160): variable \"full_numByte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062964 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full_numByte wrapper.v(161) " "Verilog HDL Always Construct warning at wrapper.v(161): variable \"full_numByte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062964 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 wrapper.v(324) " "Verilog HDL assignment warning at wrapper.v(324): truncated value with size 32 to match size of target (24)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062965 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wrapper.v(335) " "Verilog HDL assignment warning at wrapper.v(335): truncated value with size 32 to match size of target (8)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062965 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wrapper.v(345) " "Verilog HDL assignment warning at wrapper.v(345): truncated value with size 32 to match size of target (8)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062965 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 wrapper.v(375) " "Verilog HDL assignment warning at wrapper.v(375): truncated value with size 32 to match size of target (28)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062965 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo FLASH_Controller:FLASH\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"FLASH_Controller:FLASH\|fifo:fifo_inst\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "fifo_inst" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425062972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(62) " "Verilog HDL assignment warning at fifo.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062976 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(65) " "Verilog HDL assignment warning at fifo.v(65): truncated value with size 32 to match size of target (5)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062976 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(105) " "Verilog HDL assignment warning at fifo.v(105): truncated value with size 32 to match size of target (4)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062976 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(110) " "Verilog HDL assignment warning at fifo.v(110): truncated value with size 32 to match size of target (4)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425062976 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_cms FLASH_Controller:FLASH\|flash_cms:flash_cms_inst " "Elaborating entity \"flash_cms\" for hierarchy \"FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "flash_cms_inst" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425062979 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(133) " "Verilog HDL Always Construct warning at flash_cms.v(133): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062981 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(134) " "Verilog HDL Always Construct warning at flash_cms.v(134): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062981 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(135) " "Verilog HDL Always Construct warning at flash_cms.v(135): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062981 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(136) " "Verilog HDL Always Construct warning at flash_cms.v(136): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(137) " "Verilog HDL Always Construct warning at flash_cms.v(137): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(138) " "Verilog HDL Always Construct warning at flash_cms.v(138): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(140) " "Verilog HDL Always Construct warning at flash_cms.v(140): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numByte_read_reg flash_cms.v(141) " "Verilog HDL Always Construct warning at flash_cms.v(141): variable \"numByte_read_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(141) " "Verilog HDL Always Construct warning at flash_cms.v(141): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "last_in_reg flash_cms.v(143) " "Verilog HDL Always Construct warning at flash_cms.v(143): variable \"last_in_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(143) " "Verilog HDL Always Construct warning at flash_cms.v(143): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "last_in_reg flash_cms.v(144) " "Verilog HDL Always Construct warning at flash_cms.v(144): variable \"last_in_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(144) " "Verilog HDL Always Construct warning at flash_cms.v(144): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(145) " "Verilog HDL Always Construct warning at flash_cms.v(145): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(147) " "Verilog HDL Always Construct warning at flash_cms.v(147): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062982 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(148) " "Verilog HDL Always Construct warning at flash_cms.v(148): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062983 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(149) " "Verilog HDL Always Construct warning at flash_cms.v(149): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425062983 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:bitCounter " "Elaborating entity \"counter\" for hierarchy \"FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:bitCounter\"" {  } { { "../MCU/SPI/flash_cms.v" "bitCounter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425062985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:sckcounter " "Elaborating entity \"counter\" for hierarchy \"FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:sckcounter\"" {  } { { "../MCU/SPI/flash_cms.v" "sckcounter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425062989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_core aftab_core:CORE " "Elaborating entity \"aftab_core\" for hierarchy \"aftab_core:CORE\"" {  } { { "../MCU/MCU.v" "CORE" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425062992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_datapath aftab_core:CORE\|aftab_datapath:datapath " "Elaborating entity \"aftab_datapath\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\"" {  } { { "../MCU/aftab_project/aftab_core.v" "datapath" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_core.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_ctrl aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl " "Elaborating entity \"aftab_CSR_address_ctrl\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSR_address_ctrl" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_registerFile aftab_core:CORE\|aftab_datapath:datapath\|aftab_registerFile:registerFile " "Elaborating entity \"aftab_registerFile\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_registerFile:registerFile\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "registerFile" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063112 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_registerFile.v(38) " "Verilog HDL Always Construct warning at aftab_registerFile.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../MCU/aftab_project/datapath/aftab_registerFile.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_registerFile.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686425063138 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_registerFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regIR " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regIR\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "regIR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_immSelSignExt aftab_core:CORE\|aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx " "Elaborating entity \"aftab_immSelSignExt\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "immSelSignEx" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder:adder " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder:adder\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "adder" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "mux2" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_LLU aftab_core:CORE\|aftab_datapath:datapath\|aftab_LLU:LLU " "Elaborating entity \"aftab_LLU\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_LLU:LLU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "LLU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_BSU aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU " "Elaborating entity \"aftab_BSU\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "BSU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063469 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d aftab_BSU.v(37) " "Verilog HDL Always Construct warning at aftab_BSU.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425063471 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_BSU:BSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD " "Elaborating entity \"decoder\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD\"" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "DCD" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_comparator aftab_core:CORE\|aftab_datapath:datapath\|aftab_comparator:comparator " "Elaborating entity \"aftab_comparator\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_comparator:comparator\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "comparator" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder_subtractor:addSub\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "addSub" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_AAU aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU " "Elaborating entity \"aftab_AAU\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "AAU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_multiplier aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT " "Elaborating entity \"aftab_booth_multiplier\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" "MULT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_datapath aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP " "Elaborating entity \"aftab_booth_datapath\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "mReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_right_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg " "Elaborating entity \"aftab_shift_right_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "MrReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "addSub" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub\"" {  } { { "../MCU/aftab_project/datapath/aftab_adder_subtractor.v" "adder_sub" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_adder_subtractor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_controller aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU " "Elaborating entity \"aftab_booth_controller\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_rst aftab_booth_controller.v(45) " "Verilog HDL or VHDL warning at aftab_booth_controller.v(45): object \"cnt_rst\" assigned a value but never read" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425063712 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter " "Elaborating entity \"aftab_counter\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "counter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (6)" {  } { { "../MCU/aftab_project/baseModules/aftab_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425063726 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU|aftab_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_signed_divider aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV " "Elaborating entity \"aftab_signed_divider\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" "SGN_DIV" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_TCL aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend " "Elaborating entity \"aftab_TCL\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "TCLdividend" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv " "Elaborating entity \"aftab_divider\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "unsignedDiv" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_datapath aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP " "Elaborating entity \"aftab_divider_datapath\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegQ" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "MuxAR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_controller aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU " "Elaborating entity \"aftab_divider_controller\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DAWU aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU " "Elaborating entity \"aftab_MEM_DAWU\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "DAWU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_datapath aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP " "Elaborating entity \"aftab_DAWU_datapath\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orOut aftab_DAWU_datapath.v(46) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(46): object \"orOut\" assigned a value but never read" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425063945 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "par_co aftab_DAWU_datapath.v(130) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(130): object \"par_co\" assigned a value but never read" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425063945 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0 " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUdataReg0" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425063975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUnumBytesReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes " "Elaborating entity \"aftab_counter\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUcntrNumBytes" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (2)" {  } { { "../MCU/aftab_project/baseModules/aftab_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425064014 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP|aftab_counter:DAWUcntrNumBytes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux4to1 aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux " "Elaborating entity \"aftab_mux4to1\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUmux" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_errorDetector aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT " "Elaborating entity \"aftab_DAWU_errorDetector\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWU_ERROR_UNIT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_controller aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU " "Elaborating entity \"aftab_DAWU_controller\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DARU aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU " "Elaborating entity \"aftab_MEM_DARU\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "DARU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_datapath aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP " "Elaborating entity \"aftab_DARU_datapath\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_decoder2to4 aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr " "Elaborating entity \"aftab_decoder2to4\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "dcdr" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_opt_adder aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder " "Elaborating entity \"aftab_opt_adder\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "Adder" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1 " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1\"" {  } { { "../MCU/aftab_project/baseModules/aftab_opt_adder.v" "full_adder1" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_opt_adder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_errorDetector aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT " "Elaborating entity \"aftab_DARU_errorDetector\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "ERROR_UNIT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_controller aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU " "Elaborating entity \"aftab_DARU_controller\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_sulu aftab_core:CORE\|aftab_datapath:datapath\|aftab_sulu:sulu " "Elaborating entity \"aftab_sulu\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_sulu:sulu\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "sulu" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSRISL aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSRISL:CSRISL " "Elaborating entity \"aftab_CSRISL\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSRISL:CSRISL\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSRISL" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register_bank aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank " "Elaborating entity \"aftab_register_bank\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "register_bank" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_registers aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers " "Elaborating entity \"aftab_CSR_registers\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\"" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_registers" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064378 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_CSR_registers.v(33) " "Verilog HDL Always Construct warning at aftab_CSR_registers.v(33): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686425064411 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_logic aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic " "Elaborating entity \"aftab_CSR_address_logic\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic\"" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_address_logic" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_oneBitReg aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister " "Elaborating entity \"aftab_oneBitReg\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister\"" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "mieFieldCCregister" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_counter aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter " "Elaborating entity \"aftab_CSR_counter\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSRCounter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(46) " "Verilog HDL assignment warning at aftab_CSR_counter.v(46): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425064581 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(48) " "Verilog HDL assignment warning at aftab_CSR_counter.v(48): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425064581 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_addressing_decoder aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder " "Elaborating entity \"aftab_CSR_addressing_decoder\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSRAddressingDecoder" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "mux8" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_ICCD aftab_core:CORE\|aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection " "Elaborating entity \"aftab_ICCD\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "interrCheckCauseDetection" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regExceptionFlags " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regExceptionFlags\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "regExceptionFlags" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_isagu aftab_core:CORE\|aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator " "Elaborating entity \"aftab_isagu\" for hierarchy \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "interruptStartAddressGenerator" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_controller aftab_core:CORE\|aftab_controller:CU " "Elaborating entity \"aftab_controller\" for hierarchy \"aftab_core:CORE\|aftab_controller:CU\"" {  } { { "../MCU/aftab_project/aftab_core.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_core.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func5 aftab_controller.v(235) " "Verilog HDL or VHDL warning at aftab_controller.v(235): object \"func5\" assigned a value but never read" {  } { { "../MCU/aftab_project/aftab_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425064664 "|MCU|aftab_core:CORE|aftab_controller:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_interface UART_interface:URT " "Elaborating entity \"UART_interface\" for hierarchy \"UART_interface:URT\"" {  } { { "../MCU/MCU.v" "URT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interleavedRegister UART_interface:URT\|interleavedRegister:BRreg " "Elaborating entity \"interleavedRegister\" for hierarchy \"UART_interface:URT\|interleavedRegister:BRreg\"" {  } { { "../MCU/UART/UART_interface.v" "BRreg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_reg UART_interface:URT\|UART_reg:TXreg " "Elaborating entity \"UART_reg\" for hierarchy \"UART_interface:URT\|UART_reg:TXreg\"" {  } { { "../MCU/UART/UART_interface.v" "TXreg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart UART_interface:URT\|uart:UART " "Elaborating entity \"uart\" for hierarchy \"UART_interface:URT\|uart:UART\"" {  } { { "../MCU/UART/UART_interface.v" "UART" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART_interface:URT\|uart:UART\|uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"UART_interface:URT\|uart:UART\|uart_tx:UART_TX_INST\"" {  } { { "../MCU/UART/uart.v" "UART_TX_INST" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(103) " "Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/UART/uart_tx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425064732 "|MCU|UART_interface:URT|uart:UART|uart_tx:UART_TX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART_interface:URT\|uart:UART\|uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"UART_interface:URT\|uart:UART\|uart_rx:UART_RX_INST\"" {  } { { "../MCU/UART/uart.v" "UART_RX_INST" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(117) " "Verilog HDL assignment warning at uart_rx.v(117): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/UART/uart_rx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_rx.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425064737 "|MCU|UART_interface:URT|uart:UART|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Conf UART_interface:URT\|UART_Conf:CNFreg " "Elaborating entity \"UART_Conf\" for hierarchy \"UART_interface:URT\|UART_Conf:CNFreg\"" {  } { { "../MCU/UART/UART_interface.v" "CNFreg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerIO timerIO:TMR " "Elaborating entity \"timerIO\" for hierarchy \"timerIO:TMR\"" {  } { { "../MCU/MCU.v" "TMR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterIO timerIO:TMR\|counterIO:countr " "Elaborating entity \"counterIO\" for hierarchy \"timerIO:TMR\|counterIO:countr\"" {  } { { "../MCU/Timer/timer.v" "countr" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/timer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNFregister timerIO:TMR\|CNFregister:ConfReg " "Elaborating entity \"CNFregister\" for hierarchy \"timerIO:TMR\|CNFregister:ConfReg\"" {  } { { "../MCU/Timer/timer.v" "ConfReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/timer.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internalBus internalBus:INTERNAL_BUS " "Elaborating entity \"internalBus\" for hierarchy \"internalBus:INTERNAL_BUS\"" {  } { { "../MCU/MCU.v" "INTERNAL_BUS" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter internalBus:INTERNAL_BUS\|arbiter:ARBITER " "Elaborating entity \"arbiter\" for hierarchy \"internalBus:INTERNAL_BUS\|arbiter:ARBITER\"" {  } { { "../MCU/Communicaion/internalBus.v" "ARBITER" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064769 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M1 arbiter.v(39) " "Verilog HDL Always Construct warning at arbiter.v(39): variable \"M1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/Communicaion/arbiter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/arbiter.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425064770 "|MCU|internalBus:INTERNAL_BUS|arbiter:ARBITER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M2 arbiter.v(39) " "Verilog HDL Always Construct warning at arbiter.v(39): variable \"M2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/Communicaion/arbiter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/arbiter.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425064770 "|MCU|internalBus:INTERNAL_BUS|arbiter:ARBITER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M1 arbiter.v(40) " "Verilog HDL Always Construct warning at arbiter.v(40): variable \"M1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/Communicaion/arbiter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/arbiter.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425064770 "|MCU|internalBus:INTERNAL_BUS|arbiter:ARBITER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M2 arbiter.v(41) " "Verilog HDL Always Construct warning at arbiter.v(41): variable \"M2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/Communicaion/arbiter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/arbiter.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425064770 "|MCU|internalBus:INTERNAL_BUS|arbiter:ARBITER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M1 arbiter.v(41) " "Verilog HDL Always Construct warning at arbiter.v(41): variable \"M1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/Communicaion/arbiter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/arbiter.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425064770 "|MCU|internalBus:INTERNAL_BUS|arbiter:ARBITER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "externalBus externalBus:EXTERNAL_BUS " "Elaborating entity \"externalBus\" for hierarchy \"externalBus:EXTERNAL_BUS\"" {  } { { "../MCU/MCU.v" "EXTERNAL_BUS" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425064774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb24 " "Found entity 1: altsyncram_mb24" {  } { { "db/altsyncram_mb24.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_mb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425072885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425072885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/mux_n0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425073217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425073217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425073360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425073360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5pi " "Found entity 1: cntr_5pi" {  } { { "db/cntr_5pi.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_5pi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425073633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425073633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2mc " "Found entity 1: cmpr_2mc" {  } { { "db/cmpr_2mc.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cmpr_2mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425073800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425073800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdj " "Found entity 1: cntr_gdj" {  } { { "db/cntr_gdj.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_gdj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425073921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425073921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_aki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425074070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425074070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425074145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425074145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425074254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425074254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425074328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425074328 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425075472 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[31\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[31\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[30\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[30\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[29\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[29\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[28\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[28\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[27\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[27\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[26\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[26\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[25\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[25\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[24\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[24\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[23\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[23\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[22\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[22\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[21\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[21\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[20\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[20\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[19\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[19\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[18\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[18\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[17\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[17\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[16\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[16\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[15\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[15\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[14\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[14\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[13\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[13\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[12\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[12\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[11\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[11\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[10\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[10\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[9\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[9\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[8\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[8\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[7\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[7\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[6\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[6\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[5\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[5\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[4\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[4\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[3\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[3\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[2\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[2\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[1\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[1\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aftab_core:CORE\|memAddr\[0\]\" " "Converted tri-state node \"aftab_core:CORE\|memAddr\[0\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[7\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[7\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[6\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[6\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[5\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[5\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[4\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[4\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[3\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[3\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[2\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[2\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[1\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[1\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FLASH_Controller:FLASH\|buf_to_flash_data\[0\] " "Converted tri-state buffer \"FLASH_Controller:FLASH\|buf_to_flash_data\[0\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425080185 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1686425080185 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\] Equal22 " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\]\" to the node \"Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[0\] externalBus:EXTERNAL_BUS\|EXT_AD\[0\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[0\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[1\] externalBus:EXTERNAL_BUS\|EXT_AD\[1\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[1\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[1\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[2\] externalBus:EXTERNAL_BUS\|EXT_AD\[2\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[2\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[2\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[3\] externalBus:EXTERNAL_BUS\|EXT_AD\[3\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[3\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[3\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[4\] externalBus:EXTERNAL_BUS\|EXT_AD\[4\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[4\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[4\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[5\] externalBus:EXTERNAL_BUS\|EXT_AD\[5\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[5\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[5\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[6\] externalBus:EXTERNAL_BUS\|EXT_AD\[6\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[6\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[6\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORE_memData1\[7\] externalBus:EXTERNAL_BUS\|EXT_AD\[7\] " "Converted the fan-out from the tri-state buffer \"CORE_memData1\[7\]\" to the node \"externalBus:EXTERNAL_BUS\|EXT_AD\[7\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[0\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[0\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[0\] chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[0\]\" to the node \"chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[1\] chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[1\]\" to the node \"chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[2\] chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[2\]\" to the node \"chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[3\] chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[3\]\" to the node \"chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[4\] chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[4\]\" to the node \"chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[5\] chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[5\]\" to the node \"chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[6\] InternalIO " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[6\]\" to the node \"InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[7\] InternalIO " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[7\]\" to the node \"InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[8\] InternalIO " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[8\]\" to the node \"InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[9\] InternalIO " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[9\]\" to the node \"InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[10\] InternalIO " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[10\]\" to the node \"InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_ADD\[11\] InternalIO " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[11\]\" to the node \"InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\] onChipVal\[24\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\]\" to the node \"onChipVal\[24\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\] onChipVal\[25\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\]\" to the node \"onChipVal\[25\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\] onChipVal\[26\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\]\" to the node \"onChipVal\[26\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\] onChipVal\[27\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\]\" to the node \"onChipVal\[27\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\] onChipVal\[28\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\]\" to the node \"onChipVal\[28\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\] onChipVal\[29\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\]\" to the node \"onChipVal\[29\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\] onChipVal\[30\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\]\" to the node \"onChipVal\[30\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\] onChipVal\[31\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\]\" to the node \"onChipVal\[31\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[17\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[17\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[18\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[18\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[19\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[19\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[20\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[20\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[21\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[21\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[22\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[22\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[23\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[23\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[24\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[24\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[25\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[25\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[26\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[26\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[27\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[27\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[28\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[28\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[29\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[29\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[30\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[30\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[31\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[31\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[12\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[12\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[13\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[13\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[14\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[14\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[15\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[15\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|ADD_BUS\[16\] internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|ADD_BUS\[16\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\] CORE_memData1\[0\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\]\" to the node \"CORE_memData1\[0\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\] CORE_memData1\[1\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\]\" to the node \"CORE_memData1\[1\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\] CORE_memData1\[2\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\]\" to the node \"CORE_memData1\[2\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\] CORE_memData1\[3\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\]\" to the node \"CORE_memData1\[3\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\] CORE_memData1\[4\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\]\" to the node \"CORE_memData1\[4\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\] CORE_memData1\[5\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\]\" to the node \"CORE_memData1\[5\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\] CORE_memData1\[6\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\]\" to the node \"CORE_memData1\[6\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\] CORE_memData1\[7\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\]\" to the node \"CORE_memData1\[7\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\] aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\] " "Converted the fan-out from the tri-state buffer \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\]\" to the node \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\] internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\] " "Converted the fan-out from the tri-state buffer \"aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\]\" to the node \"internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425110929 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1686425110929 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[5\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[5\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[4\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[4\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[0\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[0\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[7\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[7\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[6\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[6\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[3\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[3\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[1\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[1\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_memDataOUT\[2\] internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\] " "Converted the fan-out from the tri-state buffer \"MEM_memDataOUT\[2\]\" to the node \"internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425111053 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1686425111053 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../MCU/UART/uart_tx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_tx.v" 11 -1 0 } } { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" 70 -1 0 } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 305 -1 0 } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 265 -1 0 } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 282 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686425111226 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686425111226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425117691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686425127684 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686425127998 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686425127998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686425128064 "|MCU|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686425128064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425128441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.map.smsg " "Generated suppressed messages file D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1686425129388 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 9 2737 0 0 2728 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 9 of its 2737 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2728 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1686425133270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686425134323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425134323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28176 " "Implemented 28176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686425139382 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686425139382 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1686425139382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26744 " "Implemented 26744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686425139382 ""} { "Info" "ICUT_CUT_TM_RAMS" "1368 " "Implemented 1368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1686425139382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686425139382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 207 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686425139598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 22:55:39 2023 " "Processing ended: Sat Jun 10 22:55:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686425139598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686425139598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686425139598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686425139598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686425141800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686425141801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 22:55:40 2023 " "Processing started: Sat Jun 10 22:55:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686425141801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686425141801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU -c MCU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686425141801 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686425142016 ""}
{ "Info" "0" "" "Project  = MCU" {  } {  } 0 0 "Project  = MCU" 0 0 "Fitter" 0 0 1686425142042 ""}
{ "Info" "0" "" "Revision = MCU" {  } {  } 0 0 "Revision = MCU" 0 0 "Fitter" 0 0 1686425142043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1686425143234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"MCU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686425143672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686425143774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686425143774 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686425146900 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686425147157 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425149053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425149053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425149053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425149053 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686425149053 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 83653 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425149274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 83655 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425149274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 83657 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425149274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 83659 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425149274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 83661 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425149274 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686425149274 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686425149323 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1686425149860 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 59 " "No exact pin location assignment(s) for 54 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TX " "Pin UART_TX not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_TX } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 7 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_READ " "Pin EXT_READ not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_READ } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 10 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_WRITE " "Pin EXT_WRITE not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_WRITE } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 11 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AE " "Pin AE not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AE } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AE" } } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 12 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[0\] " "Pin SRAM_address\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[0] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[1\] " "Pin SRAM_address\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[1] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[2\] " "Pin SRAM_address\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[2] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[3\] " "Pin SRAM_address\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[3] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[4\] " "Pin SRAM_address\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[4] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[5\] " "Pin SRAM_address\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[5] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[6\] " "Pin SRAM_address\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[6] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[7\] " "Pin SRAM_address\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[7] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[8\] " "Pin SRAM_address\[8\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[8] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[9\] " "Pin SRAM_address\[9\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[9] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[10\] " "Pin SRAM_address\[10\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[10] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[11\] " "Pin SRAM_address\[11\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_address[11] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[0\] " "Pin SRAM_In\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[0] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[1\] " "Pin SRAM_In\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[1] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[2\] " "Pin SRAM_In\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[2] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[3\] " "Pin SRAM_In\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[3] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[4\] " "Pin SRAM_In\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[4] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[5\] " "Pin SRAM_In\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[5] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[6\] " "Pin SRAM_In\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[6] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_In\[7\] " "Pin SRAM_In\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_In[7] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_In[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Read " "Pin SRAM_Read not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Read } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 18 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Write " "Pin SRAM_Write not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Write } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 19 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SCK " "Pin SPI_SCK not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 24 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[0\] " "Pin EXT_AD\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[0] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[1\] " "Pin EXT_AD\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[1] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[2\] " "Pin EXT_AD\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[2] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[3\] " "Pin EXT_AD\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[3] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[4\] " "Pin EXT_AD\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[4] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[5\] " "Pin EXT_AD\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[5] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[6\] " "Pin EXT_AD\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[6] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[7\] " "Pin EXT_AD\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[7] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[8\] " "Pin EXT_AD\[8\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[8] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[9\] " "Pin EXT_AD\[9\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[9] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[10\] " "Pin EXT_AD\[10\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[10] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[11\] " "Pin EXT_AD\[11\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[11] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[12\] " "Pin EXT_AD\[12\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[12] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[13\] " "Pin EXT_AD\[13\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[13] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[14\] " "Pin EXT_AD\[14\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[14] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_AD\[15\] " "Pin EXT_AD\[15\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_AD[15] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_AD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_READY " "Pin EXT_READY not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_READY } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 14 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_READY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORE_machineExternalInterrupt " "Pin CORE_machineExternalInterrupt not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CORE_machineExternalInterrupt } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 8 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CORE_machineExternalInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[7\] " "Pin SRAM_Out\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[7] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[2\] " "Pin SRAM_Out\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[2] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[0\] " "Pin SRAM_Out\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[0] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[3\] " "Pin SRAM_Out\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[3] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[1\] " "Pin SRAM_Out\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[1] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[5\] " "Pin SRAM_Out\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[5] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[6\] " "Pin SRAM_Out\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[6] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_Out\[4\] " "Pin SRAM_Out\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_Out[4] } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RX " "Pin UART_RX not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 6 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425153792 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1686425153792 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686425157578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686425157578 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1686425157578 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1686425157578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU.sdc " "Synopsys Design Constraints File file not found: 'MCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686425157794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686425157890 "|MCU|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1686425158168 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686425158169 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686425158260 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686425158260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686425158260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686425158260 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686425158260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425160372 ""}  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 3 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 83629 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425160372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425160372 ""}  } { { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 13597 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425160372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425160373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 41094 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425160373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 15467 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425160373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1686425160373 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 28058 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425160373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686425164890 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686425164963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686425164966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686425165044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686425165151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686425165220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686425165221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686425165293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686425168780 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686425168852 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686425168852 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 2.5V 11 27 16 " "Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 11 input, 27 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1686425168939 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1686425168939 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1686425168939 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 81 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 77 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425168943 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1686425168943 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1686425168943 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[0\] " "Node \"LEDs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[1\] " "Node \"LEDs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[2\] " "Node \"LEDs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[3\] " "Node \"LEDs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX " "Node \"RX\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_CSK " "Node \"SPI_CSK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_CSK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_RESET " "Node \"SPI_RESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_WP " "Node \"SPI_WP\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_WP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX " "Node \"TX\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "interrupt " "Node \"interrupt\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "interrupt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1686425170156 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686425170156 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425170157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686425179984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425190570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686425191481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686425206029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425206030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686425210738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X59_Y46 X69_Y56 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56" {  } { { "loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56"} { { 11 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56"} 59 46 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686425230827 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686425230827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425237004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686425237015 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1686425237015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686425237015 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.77 " "Total time spent on timing analysis during the Fitter is 8.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686425238458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686425238597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686425242586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686425242695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686425246692 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425253841 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686425257334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.fit.smsg " "Generated suppressed messages file D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686425261158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5616 " "Peak virtual memory: 5616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686425268975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 22:57:48 2023 " "Processing ended: Sat Jun 10 22:57:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686425268975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686425268975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686425268975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686425268975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686425272058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686425272059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 22:57:51 2023 " "Processing started: Sat Jun 10 22:57:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686425272059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686425272059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU -c MCU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686425272059 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686425282406 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686425282628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686425285473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 22:58:05 2023 " "Processing ended: Sat Jun 10 22:58:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686425285473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686425285473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686425285473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686425285473 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686425286472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686425287618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686425287619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 22:58:06 2023 " "Processing started: Sat Jun 10 22:58:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686425287619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686425287619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCU -c MCU " "Command: quartus_sta MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686425287619 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1686425287793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686425289425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686425289506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686425289507 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686425292131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686425292131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1686425292131 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1686425292131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU.sdc " "Synopsys Design Constraints File file not found: 'MCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1686425292353 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686425292442 "|MCU|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1686425293093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293093 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1686425293166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1686425293202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.062 " "Worst-case setup slack is 43.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.062         0.000 altera_reserved_tck  " "   43.062         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425293522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 altera_reserved_tck  " "    0.392         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425293580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.120 " "Worst-case recovery slack is 48.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.120         0.000 altera_reserved_tck  " "   48.120         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425293610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.982 " "Worst-case removal slack is 0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982         0.000 altera_reserved_tck  " "    0.982         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425293648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.717 " "Worst-case minimum pulse width slack is 49.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.717         0.000 altera_reserved_tck  " "   49.717         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425293660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425293660 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686425294486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1686425294642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1686425298769 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686425300182 "|MCU|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.598 " "Worst-case setup slack is 43.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.598         0.000 altera_reserved_tck  " "   43.598         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425300437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 altera_reserved_tck  " "    0.345         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425300497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.300 " "Worst-case recovery slack is 48.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.300         0.000 altera_reserved_tck  " "   48.300         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425300528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.887 " "Worst-case removal slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887         0.000 altera_reserved_tck  " "    0.887         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425300562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.713 " "Worst-case minimum pulse width slack is 49.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.713         0.000 altera_reserved_tck  " "   49.713         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425300583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425300583 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686425301449 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686425302605 "|MCU|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.818 " "Worst-case setup slack is 46.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.818         0.000 altera_reserved_tck  " "   46.818         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425302767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 altera_reserved_tck  " "    0.175         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425302827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.386 " "Worst-case recovery slack is 49.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.386         0.000 altera_reserved_tck  " "   49.386         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425302865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.480 " "Worst-case removal slack is 0.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480         0.000 altera_reserved_tck  " "    0.480         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425302896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.414 " "Worst-case minimum pulse width slack is 49.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414         0.000 altera_reserved_tck  " "   49.414         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686425302967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686425302967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686425304191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686425304202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686425304986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 22:58:24 2023 " "Processing ended: Sat Jun 10 22:58:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686425304986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686425304986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686425304986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686425304986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 229 s " "Quartus II Full Compilation was successful. 0 errors, 229 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686425306144 ""}
