// Seed: 1917349963
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  module_2(
      id_2, id_1, id_1
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri1 id_5
);
  assign id_4 = 1;
  wire id_7;
  module_0(
      id_7, id_7
  );
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
