#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec 26 11:46:04 2025
# Process ID: 24616
# Current directory: C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4888 C:\Users\ainar\OneDrive\Escritorio\trabajo_fpga\FPGA-project\Ascensor_FPGA.xpr
# Log file: C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/vivado.log
# Journal file: C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project\vivado.jou
# Running On        :PortatilAinara
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :2592 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17023 MB
# Swap memory       :5637 MB
# Total Virtual     :22660 MB
# Available Virtual :11156 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.xpr
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sources_1/new/FSM.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decodertb_.vhd w ]
add_files -fileset sim_1 C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decodertb_.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decodertb_.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decodertb_.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decoder_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decoder_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Piso_Decoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cfg_piso_decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source cfg_piso_decoder_tb.tcl
close_sim
launch_simulation
source cfg_piso_decoder_tb.tcl
close_sim
launch_simulation
source cfg_piso_decoder_tb.tcl
close_sim
launch_simulation
source cfg_piso_decoder_tb.tcl
close_sim
launch_simulation
source cfg_piso_decoder_tb.tcl
add_bp {C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decoder_tb.vhd} 182
remove_bps -file {C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/Ascensor_FPGA.srcs/sim_1/new/piso_decoder_tb.vhd} -line 182
close_sim
launch_simulation
source cfg_piso_decoder_tb.tcl
close_sim
launch_simulation
source cfg_piso_decoder_tb.tcl
update_compile_order -fileset sources_1
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source cfg_piso_decoder_tb.tcl
close_sim
launch_simulation
source cfg_piso_decoder_tb.tcl
save_wave_config {C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/simulacion_piso_decoder.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/simulacion_piso_decoder.wcfg
set_property xsim.view C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/simulacion_piso_decoder.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/simulacion_piso_decoder.wcfg
source cfg_piso_decoder_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/ainar/OneDrive/Escritorio/trabajo_fpga/FPGA-project/simulacion_piso_decoder.wcfg
source cfg_piso_decoder_tb.tcl
close_sim
