;redcode
;assert 1
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	SPL 400, @-904
	SUB #0, 300
	SPL @-400, @-904
	SUB @121, 103
	MOV -120, 9
	SUB #0, 300
	SUB 92, 74
	SUB @121, 103
	SUB @121, 106
	SUB @127, @-6
	MOV 917, <-20
	JMZ @2, #40
	SUB <0, @2
	SUB @127, 100
	SUB @-127, 120
	SPL 0, <484
	DJN -1, @-20
	SUB @-7, <-120
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @158, 100
	SUB @158, 100
	ADD 220, 330
	SPL -100, -600
	SPL -100, -600
	ADD 210, 30
	SUB 0, @7
	MOV 717, <-20
	ADD #270, <91
	SPL 0, <484
	ADD 210, 30
	ADD 210, 30
	SUB -7, <-20
	SUB @121, 106
	CMP -207, <-120
	SUB <0, @2
	ADD 271, @60
	ADD 271, @60
	SPL 0, <484
	SPL 0, <484
	MOV -1, <-20
	MOV 717, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 400, @-904
