$date
	Sat Oct 22 19:14:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#623578
b100 &
b100 %
1$
b100 !
1"
#623579
0"
#623582
b10 &
b10 %
#623586
b1 &
b1 %
1#
#623590
b0 &
0#
b0 %
0$
#1624561
b1100 !
1"
#1624562
b1100 &
b1100 %
1$
#1624563
0"
#1624566
b110 &
b110 %
#1624570
b11 &
b11 %
#1624574
b1010 &
b1010 %
#1624578
b101 &
b101 %
#1624582
b10000 &
b10000 %
#1624586
b1000 &
b1000 %
#1624590
b100 &
b100 %
#1624594
b10 &
b10 %
#1624598
b1 &
1#
b1 %
#1624602
b0 &
b0 %
0#
0$
#2671023
b1101 !
1"
#2671026
b1101 &
b1101 %
1$
#2671027
0"
#2671030
b101000 &
b101000 %
#2671034
b10100 &
b10100 %
#2671038
b1010 &
b1010 %
#2671042
b101 &
b101 %
#2671046
b10000 &
b10000 %
#2671050
b1000 &
b1000 %
#2671054
b100 &
b100 %
#2671058
b10 &
b10 %
#2671062
b1 &
1#
b1 %
#2671066
b0 &
b0 %
0#
0$
#4500012
