// 参考代码，不全
module ExMemRegister(clk, memRead,memWrite, pc,aluResult,
                               exmemMemRead,exmemMemWrite,exmemPc,exmemAluResult);
    input clk, memRead,memWrite;
    output reg exmemMemRead,exmemMemWrite;
    input [31:0] pc,aluResult;
    output reg [31:0] exmemPc,exmemAluResult;
    initial begin
          {exmemMemRead,exmemMemWrite,exmemPc,exmemAluResult }<=0;
    end
    always @(posedge clk) begin 
       {exmemMemRead,exmemMemWrite,exmemPc,exmemAluResult } 
               <= { memRead,memWrite,pc,aluResult };
    end
end module
