
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/adder_subtractor_structure_generic.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/control_unit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/dff.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_dataflow_generic.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure_generic.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/invg.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_dataflow_generic.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux_32_1.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/n_bit_register.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_dataflow.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_structure.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/opcode_t.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/org2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/processor.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_array_t.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_alu.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_control_unit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/zero_extender.vhd"
