<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/memories/issue00335.v.html" target="file-frame">third_party/tools/yosys/tests/memories/issue00335.v</a>


module ram2 (
	clk,
	sel,
	we,
	adr,
	dat_i,
	dat_o
);
	input clk;
	input sel;
	input we;
	input [(SIZE - 1):0] adr;
	input [63:0] dat_i;
	output reg [63:0] dat_o;
	parameter SIZE = 5;
	reg [((0 >= ((1 << SIZE) - 1)) ? ((((0 >= ((1 << SIZE) - 1)) ? (2 - (1 << SIZE)) : (1 << SIZE)) * 64) + ((((1 << SIZE) - 1) * 64) - 1)) : ((((((1 << SIZE) - 1) >= 0) ? (1 << SIZE) : (2 - (1 << SIZE))) * 64) + -1)):((0 >= ((1 << SIZE) - 1)) ? (((1 << SIZE) - 1) * 64) : 0)] mem;
	integer i;
	initial begin
		for (i = 0; (i < ((1 << SIZE) - 1)); i = (i + 1))
			mem[(((0 >= ((1 << SIZE) - 1)) ? i : (((1 << SIZE) - 1) - i)) * 64)+:64] <= 0;
	end
	always @(posedge clk) if (sel) begin
		if ((~ we)) dat_o <= mem[(((0 >= ((1 << SIZE) - 1)) ? adr : (((1 << SIZE) - 1) - adr)) * 64)+:64];
		else mem[(((0 >= ((1 << SIZE) - 1)) ? adr : (((1 << SIZE) - 1) - adr)) * 64)+:64] <= dat_i;
	end
endmodule


</pre>