

================================================================
== Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2'
================================================================
* Date:           Mon Dec 20 18:44:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      174|  0.696 us|  0.696 us|  174|  174|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_397_1_VITIS_LOOP_398_2  |      172|      172|         3|          1|          1|   171|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dim_in = alloca i32 1"   --->   Operation 6 'alloca' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 7 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln397_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln397"   --->   Operation 9 'read' 'sext_ln397_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln397_cast = sext i62 %sext_ln397_read"   --->   Operation 10 'sext' 'sext_ln397_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 100000, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %nd"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %dim_in"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [GAT_compute.cpp:397]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln397 = icmp_eq  i8 %indvar_flatten_load, i8 171" [GAT_compute.cpp:397]   --->   Operation 26 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln397_1 = add i8 %indvar_flatten_load, i8 1" [GAT_compute.cpp:397]   --->   Operation 27 'add' 'add_ln397_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %icmp_ln397, void %.split5, void %.exitStub" [GAT_compute.cpp:397]   --->   Operation 28 'br' 'br_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln397 = store i8 %add_ln397_1, i8 %indvar_flatten" [GAT_compute.cpp:397]   --->   Operation 29 'store' 'store_ln397' <Predicate = (!icmp_ln397)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln397_cast" [GAT_compute.cpp:397]   --->   Operation 30 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.92ns)   --->   "%tmp = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GAT_compute.cpp:399]   --->   Operation 32 'read' 'tmp' <Predicate = (!icmp_ln397)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln740 = trunc i32 %tmp"   --->   Operation 33 'trunc' 'trunc_ln740' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln397)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%dim_in_load = load i4 %dim_in" [GAT_compute.cpp:398]   --->   Operation 34 'load' 'dim_in_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%nd_load = load i5 %nd" [GAT_compute.cpp:397]   --->   Operation 35 'load' 'nd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln397 = add i5 %nd_load, i5 1" [GAT_compute.cpp:397]   --->   Operation 36 'add' 'add_ln397' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_397_1_VITIS_LOOP_398_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 171, i64 171, i64 171"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln398 = icmp_eq  i4 %dim_in_load, i4 9" [GAT_compute.cpp:398]   --->   Operation 39 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.35ns)   --->   "%select_ln397 = select i1 %icmp_ln398, i4 0, i4 %dim_in_load" [GAT_compute.cpp:397]   --->   Operation 40 'select' 'select_ln397' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln397_1 = select i1 %icmp_ln398, i5 %add_ln397, i5 %nd_load" [GAT_compute.cpp:397]   --->   Operation 41 'select' 'select_ln397_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i5 %select_ln397_1" [GAT_compute.cpp:397]   --->   Operation 42 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GAT_compute.cpp:398]   --->   Operation 44 'specloopname' 'specloopname_ln398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i10.i18, i10 %trunc_ln740, i18 0"   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.63ns)   --->   "%switch_ln399 = switch i4 %select_ln397, void %branch8, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7" [GAT_compute.cpp:399]   --->   Operation 46 'switch' 'switch_ln399' <Predicate = true> <Delay = 0.63>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 47 'getelementptr' 'out_nodes_features_skip_concat_bias_V_7_addr' <Predicate = (select_ln397 == 7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_7_addr" [GAT_compute.cpp:399]   --->   Operation 48 'store' 'store_ln399' <Predicate = (select_ln397 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 49 'br' 'br_ln399' <Predicate = (select_ln397 == 7)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 50 'getelementptr' 'out_nodes_features_skip_concat_bias_V_6_addr' <Predicate = (select_ln397 == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_6_addr" [GAT_compute.cpp:399]   --->   Operation 51 'store' 'store_ln399' <Predicate = (select_ln397 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 52 'br' 'br_ln399' <Predicate = (select_ln397 == 6)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 53 'getelementptr' 'out_nodes_features_skip_concat_bias_V_5_addr' <Predicate = (select_ln397 == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_5_addr" [GAT_compute.cpp:399]   --->   Operation 54 'store' 'store_ln399' <Predicate = (select_ln397 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 55 'br' 'br_ln399' <Predicate = (select_ln397 == 5)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 56 'getelementptr' 'out_nodes_features_skip_concat_bias_V_4_addr' <Predicate = (select_ln397 == 4)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_4_addr" [GAT_compute.cpp:399]   --->   Operation 57 'store' 'store_ln399' <Predicate = (select_ln397 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 58 'br' 'br_ln399' <Predicate = (select_ln397 == 4)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 59 'getelementptr' 'out_nodes_features_skip_concat_bias_V_3_addr' <Predicate = (select_ln397 == 3)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_3_addr" [GAT_compute.cpp:399]   --->   Operation 60 'store' 'store_ln399' <Predicate = (select_ln397 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 61 'br' 'br_ln399' <Predicate = (select_ln397 == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 62 'getelementptr' 'out_nodes_features_skip_concat_bias_V_2_addr' <Predicate = (select_ln397 == 2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_2_addr" [GAT_compute.cpp:399]   --->   Operation 63 'store' 'store_ln399' <Predicate = (select_ln397 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 64 'br' 'br_ln399' <Predicate = (select_ln397 == 2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 65 'getelementptr' 'out_nodes_features_skip_concat_bias_V_1_addr' <Predicate = (select_ln397 == 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_1_addr" [GAT_compute.cpp:399]   --->   Operation 66 'store' 'store_ln399' <Predicate = (select_ln397 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 67 'br' 'br_ln399' <Predicate = (select_ln397 == 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 68 'getelementptr' 'out_nodes_features_skip_concat_bias_V_0_addr' <Predicate = (select_ln397 == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_0_addr" [GAT_compute.cpp:399]   --->   Operation 69 'store' 'store_ln399' <Predicate = (select_ln397 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 70 'br' 'br_ln399' <Predicate = (select_ln397 == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 71 'getelementptr' 'out_nodes_features_skip_concat_bias_V_8_addr' <Predicate = (select_ln397 != 0 & select_ln397 != 1 & select_ln397 != 2 & select_ln397 != 3 & select_ln397 != 4 & select_ln397 != 5 & select_ln397 != 6 & select_ln397 != 7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_8_addr" [GAT_compute.cpp:399]   --->   Operation 72 'store' 'store_ln399' <Predicate = (select_ln397 != 0 & select_ln397 != 1 & select_ln397 != 2 & select_ln397 != 3 & select_ln397 != 4 & select_ln397 != 5 & select_ln397 != 6 & select_ln397 != 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 73 'br' 'br_ln399' <Predicate = (select_ln397 != 0 & select_ln397 != 1 & select_ln397 != 2 & select_ln397 != 3 & select_ln397 != 4 & select_ln397 != 5 & select_ln397 != 6 & select_ln397 != 7)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln398 = add i4 %select_ln397, i4 1" [GAT_compute.cpp:398]   --->   Operation 74 'add' 'add_ln398' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln397 = store i5 %select_ln397_1, i5 %nd" [GAT_compute.cpp:397]   --->   Operation 75 'store' 'store_ln397' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln398 = store i4 %add_ln398, i4 %dim_in" [GAT_compute.cpp:398]   --->   Operation 76 'store' 'store_ln398' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [14]  (0 ns)
	'load' operation ('indvar_flatten_load', GAT_compute.cpp:397) on local variable 'indvar_flatten' [32]  (0 ns)
	'add' operation ('add_ln397_1', GAT_compute.cpp:397) [36]  (0.705 ns)
	'store' operation ('store_ln397', GAT_compute.cpp:397) of variable 'add_ln397_1', GAT_compute.cpp:397 on local variable 'indvar_flatten' [92]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', GAT_compute.cpp:397) [33]  (0 ns)
	bus read operation ('v', GAT_compute.cpp:399) on port 'mem' (GAT_compute.cpp:399) [50]  (2.92 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'load' operation ('nd_load', GAT_compute.cpp:397) on local variable 'nd' [40]  (0 ns)
	'add' operation ('add_ln397', GAT_compute.cpp:397) [41]  (0.707 ns)
	'select' operation ('select_ln397_1', GAT_compute.cpp:397) [46]  (0.278 ns)
	'getelementptr' operation ('out_nodes_features_skip_concat_bias_V_2_addr', GAT_compute.cpp:399) [75]  (0 ns)
	'store' operation ('store_ln399', GAT_compute.cpp:399) of variable 'shl_ln' on array 'out_nodes_features_skip_concat_bias_V_2' [76]  (1.2 ns)
	blocking operation 0.0217 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
