// Seed: 2734747578
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3
);
  supply1 id_5 = 1 || id_0 || 1;
  logic id_6 = 1;
  wire id_7;
  ;
  tri id_8 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output wor id_9
    , id_13,
    output tri1 id_10,
    output tri1 id_11
);
  assign id_13 = id_8;
  tri1 id_14 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_7
  );
  localparam id_15 = -1'b0, id_16 = -1, id_17 = id_8, id_18 = 1'b0 / id_17 == id_3;
  logic id_19;
endmodule
