
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: count[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.12    0.28 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.28 ^ _101_/CLK (sky130_fd_sc_hd__dfxtp_2)
    10    0.02    0.12    0.39    0.67 ^ _101_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         net4 (net)
                  0.12    0.00    0.67 ^ output4/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.91 ^ output4/X (sky130_fd_sc_hd__buf_2)
                                         count[11] (net)
                  0.17    0.00    0.91 ^ count[11] (out)
                                  0.91   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 99 unannotated drivers.
 clk
 rst
 _048_/X
 _049_/X
 _050_/X
 _051_/X
 _052_/X
 _053_/X
 _054_/Y
 _055_/X
 _056_/X
 _057_/X
 _058_/Y
 _059_/X
 _060_/Y
 _061_/X
 _062_/Y
 _063_/X
 _064_/Y
 _065_/X
 _066_/X
 _067_/Y
 _068_/X
 _069_/Y
 _070_/X
 _071_/Y
 _072_/X
 _073_/Y
 _074_/Y
 _075_/X
 _076_/Y
 _077_/X
 _078_/X
 _079_/X
 _080_/X
 _081_/X
 _082_/X
 _083_/X
 _084_/Y
 _085_/Y
 _086_/X
 _087_/X
 _088_/Y
 _089_/Y
 _090_/Y
 _091_/X
 _092_/Y
 _093_/X
 _094_/Y
 _095_/Y
 _096_/Q
 _097_/Q
 _098_/Q
 _099_/Q
 _100_/Q
 _101_/Q
 _102_/Q
 _103_/Q
 _104_/Q
 _105_/Q
 _106_/Q
 _107_/Q
 _108_/Q
 _109_/Q
 _110_/Q
 _111_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 hold1/X
 hold10/X
 hold11/X
 hold12/X
 hold13/X
 hold2/X
 hold3/X
 hold4/X
 hold5/X
 hold6/X
 hold7/X
 hold8/X
 hold9/X
 input1/X
 output10/X
 output11/X
 output12/X
 output13/X
 output14/X
 output15/X
 output16/X
 output17/X
 output2/X
 output3/X
 output4/X
 output5/X
 output6/X
 output7/X
 output8/X
 output9/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
