

================================================================
== Vitis HLS Report for 'updateKey'
================================================================
* Date:           Wed Apr 26 21:15:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_451_1  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      171|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|        8|        9|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      364|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      372|      234|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Rcon_U  |updateKey_Rcon_ROM_AUTO_1R  |        0|  8|   9|    0|    10|    8|     1|           80|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                            |        0|  8|   9|    0|    10|    8|     1|           80|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_389_p2     |         +|   0|  0|  12|           4|           1|
    |ret_V_fu_323_p2         |         +|   0|  0|  12|           4|           2|
    |icmp_ln1027_fu_279_p2   |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |ret_V_1_fu_400_p2       |       xor|   0|  0|   8|           8|           8|
    |xor_ln1499_1_fu_427_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln1499_2_fu_432_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln1499_3_fu_437_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln1499_fu_421_p2    |       xor|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 171|         149|         145|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_Val2_load  |   9|          2|  128|        256|
    |lhs_fu_116                    |   9|          2|    4|          8|
    |p_Val2_s_fu_112               |   9|          2|  128|        256|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|  263|        526|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |iter_V_reg_483           |    4|   0|    4|          0|
    |lhs_fu_116               |    4|   0|    4|          0|
    |p_Val2_load_reg_490      |  128|   0|  128|          0|
    |p_Val2_s_fu_112          |  128|   0|  128|          0|
    |round_tmp_V_reg_495      |   32|   0|   32|          0|
    |tmp_3_reg_530            |   32|   0|   32|          0|
    |tmp_s_reg_525            |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  364|   0|  364|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|     updateKey|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|     updateKey|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|     updateKey|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|     updateKey|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|     updateKey|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|     updateKey|  return value|
|this_0_ssbox_address0  |  out|    8|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_ce0       |  out|    1|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_q0        |   in|    8|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_address1  |  out|    8|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_ce1       |  out|    1|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_q1        |   in|    8|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_address2  |  out|    8|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_ce2       |  out|    1|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_q2        |   in|    8|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_address3  |  out|    8|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_ce3       |  out|    1|   ap_memory|  this_0_ssbox|         array|
|this_0_ssbox_q3        |   in|    8|   ap_memory|  this_0_ssbox|         array|
|this_1_0               |  out|  128|      ap_vld|      this_1_0|       pointer|
|this_1_0_ap_vld        |  out|    1|      ap_vld|      this_1_0|       pointer|
|this_1_1               |  out|  128|      ap_vld|      this_1_1|       pointer|
|this_1_1_ap_vld        |  out|    1|      ap_vld|      this_1_1|       pointer|
|this_1_2               |  out|  128|      ap_vld|      this_1_2|       pointer|
|this_1_2_ap_vld        |  out|    1|      ap_vld|      this_1_2|       pointer|
|this_1_3               |  out|  128|      ap_vld|      this_1_3|       pointer|
|this_1_3_ap_vld        |  out|    1|      ap_vld|      this_1_3|       pointer|
|this_1_4               |  out|  128|      ap_vld|      this_1_4|       pointer|
|this_1_4_ap_vld        |  out|    1|      ap_vld|      this_1_4|       pointer|
|this_1_5               |  out|  128|      ap_vld|      this_1_5|       pointer|
|this_1_5_ap_vld        |  out|    1|      ap_vld|      this_1_5|       pointer|
|this_1_6               |  out|  128|      ap_vld|      this_1_6|       pointer|
|this_1_6_ap_vld        |  out|    1|      ap_vld|      this_1_6|       pointer|
|this_1_7               |  out|  128|      ap_vld|      this_1_7|       pointer|
|this_1_7_ap_vld        |  out|    1|      ap_vld|      this_1_7|       pointer|
|this_1_8               |  out|  128|      ap_vld|      this_1_8|       pointer|
|this_1_8_ap_vld        |  out|    1|      ap_vld|      this_1_8|       pointer|
|this_1_9               |  out|  128|      ap_vld|      this_1_9|       pointer|
|this_1_9_ap_vld        |  out|    1|      ap_vld|      this_1_9|       pointer|
|this_1_10              |  out|  128|      ap_vld|     this_1_10|       pointer|
|this_1_10_ap_vld       |  out|    1|      ap_vld|     this_1_10|       pointer|
|cipherkey              |   in|  128|     ap_none|     cipherkey|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

