Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  6 17:09:53 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Autonomous_Car_Top_timing_summary_routed.rpt -pb Autonomous_Car_Top_timing_summary_routed.pb -rpx Autonomous_Car_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Autonomous_Car_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fnd_cntr/clk_1ms_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_L/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_L/usec_clk/edg/cp_in_old_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_M/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_M/usec_clk/edg/cp_in_old_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_R/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_R/usec_clk/edg/cp_in_old_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.164        0.000                      0                  618        0.073        0.000                      0                  618        4.500        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.164        0.000                      0                  618        0.073        0.000                      0                  618        4.500        0.000                       0                   426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.556ns  (logic 0.896ns (25.200%)  route 2.660ns (74.800%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 10.073 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.552    10.073    ultra_car_R/clk
    SLICE_X42Y90         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.524    10.597 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.181    11.778    ultra_car_R/count_usec_reg[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.902 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.483    12.385    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.509 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.464    12.973    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.097 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.531    13.628    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X45Y87         FDCE                                         r  ultra_car_R/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.434    14.775    ultra_car_R/clk
    SLICE_X45Y87         FDCE                                         r  ultra_car_R/next_state_reg[1]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X45Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.793    ultra_car_R/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.507ns  (logic 0.896ns (25.548%)  route 2.611ns (74.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 10.073 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.552    10.073    ultra_car_R/clk
    SLICE_X42Y90         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.524    10.597 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.181    11.778    ultra_car_R/count_usec_reg[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.902 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.483    12.385    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.509 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.464    12.973    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.097 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.483    13.580    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X44Y86         FDCE                                         r  ultra_car_R/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.433    14.774    ultra_car_R/clk
    SLICE_X44Y86         FDCE                                         r  ultra_car_R/next_state_reg[0]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.792    ultra_car_R/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.507ns  (logic 0.896ns (25.548%)  route 2.611ns (74.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 10.073 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.552    10.073    ultra_car_R/clk
    SLICE_X42Y90         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.524    10.597 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.181    11.778    ultra_car_R/count_usec_reg[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.902 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.483    12.385    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.509 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.464    12.973    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.097 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.483    13.580    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X44Y86         FDCE                                         r  ultra_car_R/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.433    14.774    ultra_car_R/clk
    SLICE_X44Y86         FDCE                                         r  ultra_car_R/next_state_reg[2]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.792    ultra_car_R/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.507ns  (logic 0.896ns (25.548%)  route 2.611ns (74.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 10.073 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.552    10.073    ultra_car_R/clk
    SLICE_X42Y90         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.524    10.597 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.181    11.778    ultra_car_R/count_usec_reg[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.902 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.483    12.385    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.509 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.464    12.973    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.097 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.483    13.580    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X44Y86         FDCE                                         r  ultra_car_R/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.433    14.774    ultra_car_R/clk
    SLICE_X44Y86         FDCE                                         r  ultra_car_R/next_state_reg[3]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.792    ultra_car_R/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 edg/cp_in_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.313ns  (logic 1.077ns (32.508%)  route 2.236ns (67.492%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.560    10.081    edg/CLK
    SLICE_X51Y98         FDCE                                         r  edg/cp_in_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.459    10.540 r  edg/cp_in_old_reg/Q
                         net (fo=1, routed)           0.449    10.989    edg/cp_in_old
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.150    11.139 r  edg/test_led[1]_i_1/O
                         net (fo=5, routed)           0.487    11.626    uart/auto_mode_reg_reg_7
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.348    11.974 f  uart/red_back_i_3/O
                         net (fo=4, routed)           0.593    12.567    uart/red_back_i_3_n_0
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.120    12.687 r  uart/test_led[2]_i_1/O
                         net (fo=1, routed)           0.707    13.394    uart_n_12
    SLICE_X42Y96         FDCE                                         r  test_led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  test_led_reg[2]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y96         FDCE (Setup_fdce_C_CE)      -0.372    14.629    test_led_reg[2]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 ultra_car_M/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_M/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.331ns  (logic 0.896ns (26.902%)  route 2.435ns (73.098%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.621    10.142    ultra_car_M/clk
    SLICE_X64Y86         FDCE                                         r  ultra_car_M/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.524    10.666 r  ultra_car_M/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.819    11.485    ultra_car_M/count_usec_reg[3]
    SLICE_X65Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.609 r  ultra_car_M/next_state[3]_i_7__0/O
                         net (fo=1, routed)           0.575    12.184    ultra_car_M/next_state[3]_i_7__0_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.308 f  ultra_car_M/next_state[3]_i_4__0/O
                         net (fo=3, routed)           0.564    12.872    ultra_car_M/data1
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.996 r  ultra_car_M/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.476    13.472    ultra_car_M/next_state[3]_i_1__0_n_0
    SLICE_X63Y89         FDCE                                         r  ultra_car_M/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507    14.848    ultra_car_M/clk
    SLICE_X63Y89         FDCE                                         r  ultra_car_M/next_state_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.880    ultra_car_M/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 ultra_car_M/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_M/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.331ns  (logic 0.896ns (26.902%)  route 2.435ns (73.098%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.621    10.142    ultra_car_M/clk
    SLICE_X64Y86         FDCE                                         r  ultra_car_M/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.524    10.666 r  ultra_car_M/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.819    11.485    ultra_car_M/count_usec_reg[3]
    SLICE_X65Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.609 r  ultra_car_M/next_state[3]_i_7__0/O
                         net (fo=1, routed)           0.575    12.184    ultra_car_M/next_state[3]_i_7__0_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.308 f  ultra_car_M/next_state[3]_i_4__0/O
                         net (fo=3, routed)           0.564    12.872    ultra_car_M/data1
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.996 r  ultra_car_M/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.476    13.472    ultra_car_M/next_state[3]_i_1__0_n_0
    SLICE_X63Y89         FDCE                                         r  ultra_car_M/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507    14.848    ultra_car_M/clk
    SLICE_X63Y89         FDCE                                         r  ultra_car_M/next_state_reg[1]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.880    ultra_car_M/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 ultra_car_M/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_M/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.331ns  (logic 0.896ns (26.902%)  route 2.435ns (73.098%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.621    10.142    ultra_car_M/clk
    SLICE_X64Y86         FDCE                                         r  ultra_car_M/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.524    10.666 r  ultra_car_M/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.819    11.485    ultra_car_M/count_usec_reg[3]
    SLICE_X65Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.609 r  ultra_car_M/next_state[3]_i_7__0/O
                         net (fo=1, routed)           0.575    12.184    ultra_car_M/next_state[3]_i_7__0_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.308 f  ultra_car_M/next_state[3]_i_4__0/O
                         net (fo=3, routed)           0.564    12.872    ultra_car_M/data1
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.996 r  ultra_car_M/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.476    13.472    ultra_car_M/next_state[3]_i_1__0_n_0
    SLICE_X63Y89         FDCE                                         r  ultra_car_M/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507    14.848    ultra_car_M/clk
    SLICE_X63Y89         FDCE                                         r  ultra_car_M/next_state_reg[3]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.880    ultra_car_M/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 edg/cp_in_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_reg_L_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.238ns  (logic 1.081ns (33.385%)  route 2.157ns (66.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.560    10.081    edg/CLK
    SLICE_X51Y98         FDCE                                         r  edg/cp_in_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.459    10.540 r  edg/cp_in_old_reg/Q
                         net (fo=1, routed)           0.449    10.989    edg/cp_in_old
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.150    11.139 r  edg/test_led[1]_i_1/O
                         net (fo=5, routed)           0.487    11.626    uart/auto_mode_reg_reg_7
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.348    11.974 f  uart/red_back_i_3/O
                         net (fo=4, routed)           0.576    12.550    uart/red_back_i_3_n_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I1_O)        0.124    12.674 r  uart/duty_reg_L[9]_i_1/O
                         net (fo=10, routed)          0.645    13.319    uart_n_5
    SLICE_X49Y96         FDCE                                         r  duty_reg_L_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  duty_reg_L_reg[7]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X49Y96         FDCE (Setup_fdce_C_CE)      -0.205    14.800    duty_reg_L_reg[7]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 ultra_car_L/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_L/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.232ns  (logic 0.831ns (25.713%)  route 2.401ns (74.287%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625    10.146    ultra_car_L/clk
    SLICE_X59Y95         FDCE                                         r  ultra_car_L/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.459    10.605 r  ultra_car_L/count_usec_reg[2]/Q
                         net (fo=3, routed)           0.681    11.286    ultra_car_L/count_usec_reg[2]
    SLICE_X60Y95         LUT4 (Prop_lut4_I1_O)        0.124    11.410 r  ultra_car_L/next_state[3]_i_7/O
                         net (fo=1, routed)           0.731    12.141    ultra_car_L/next_state[3]_i_7_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.265 f  ultra_car_L/next_state[3]_i_4/O
                         net (fo=3, routed)           0.506    12.771    ultra_car_L/data1
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.895 r  ultra_car_L/next_state[3]_i_1/O
                         net (fo=4, routed)           0.482    13.378    ultra_car_L/next_state[3]_i_1_n_0
    SLICE_X61Y98         FDCE                                         r  ultra_car_L/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.850    ultra_car_L/clk
    SLICE_X61Y98         FDCE                                         r  ultra_car_L/next_state_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.882    ultra_car_L/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.562     1.445    pwm_right/clk
    SLICE_X40Y99         FDCE                                         r  pwm_right/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pwm_right/cnt_reg[3]/Q
                         net (fo=3, routed)           0.173     1.759    pwm_right/cnt_reg[3]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  pwm_right/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.804    pwm_right/cnt[0]_i_3__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  pwm_right/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    pwm_right/cnt_reg[0]_i_1__0_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  pwm_right/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.974    pwm_right/cnt_reg[4]_i_1__0_n_7
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.917     2.045    pwm_right/clk
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[4]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.901    pwm_right/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.800%)  route 0.174ns (32.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.562     1.445    pwm_right/clk
    SLICE_X40Y99         FDCE                                         r  pwm_right/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pwm_right/cnt_reg[3]/Q
                         net (fo=3, routed)           0.173     1.759    pwm_right/cnt_reg[3]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  pwm_right/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.804    pwm_right/cnt[0]_i_3__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  pwm_right/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    pwm_right/cnt_reg[0]_i_1__0_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  pwm_right/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.985    pwm_right/cnt_reg[4]_i_1__0_n_5
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.917     2.045    pwm_right/clk
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[6]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.901    pwm_right/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pwm_light_low/cnt_duty_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_light_low/cnt_duty_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.525%)  route 0.250ns (54.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.547     1.430    pwm_light_low/clk
    SLICE_X34Y74         FDCE                                         r  pwm_light_low/cnt_duty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  pwm_light_low/cnt_duty_reg[1]/Q
                         net (fo=12, routed)          0.250     1.844    pwm_light_low/cnt_duty_reg[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.889 r  pwm_light_low/cnt_duty[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.889    pwm_light_low/p_0_in[4]
    SLICE_X36Y74         FDCE                                         r  pwm_light_low/cnt_duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.813     1.941    pwm_light_low/clk
    SLICE_X36Y74         FDCE                                         r  pwm_light_low/cnt_duty_reg[4]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X36Y74         FDCE (Hold_fdce_C_D)         0.091     1.783    pwm_light_low/cnt_duty_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.562     1.445    pwm_right/clk
    SLICE_X40Y99         FDCE                                         r  pwm_right/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pwm_right/cnt_reg[3]/Q
                         net (fo=3, routed)           0.173     1.759    pwm_right/cnt_reg[3]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  pwm_right/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.804    pwm_right/cnt[0]_i_3__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  pwm_right/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    pwm_right/cnt_reg[0]_i_1__0_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  pwm_right/cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.010    pwm_right/cnt_reg[4]_i_1__0_n_6
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.917     2.045    pwm_right/clk
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[5]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.901    pwm_right/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.562     1.445    pwm_right/clk
    SLICE_X40Y99         FDCE                                         r  pwm_right/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pwm_right/cnt_reg[3]/Q
                         net (fo=3, routed)           0.173     1.759    pwm_right/cnt_reg[3]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  pwm_right/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.804    pwm_right/cnt[0]_i_3__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  pwm_right/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    pwm_right/cnt_reg[0]_i_1__0_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  pwm_right/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.010    pwm_right/cnt_reg[4]_i_1__0_n_4
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.917     2.045    pwm_right/clk
    SLICE_X40Y100        FDCE                                         r  pwm_right/cnt_reg[7]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.901    pwm_right/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.562     1.445    pwm_right/clk
    SLICE_X40Y99         FDCE                                         r  pwm_right/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pwm_right/cnt_reg[3]/Q
                         net (fo=3, routed)           0.173     1.759    pwm_right/cnt_reg[3]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  pwm_right/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.804    pwm_right/cnt[0]_i_3__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  pwm_right/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    pwm_right/cnt_reg[0]_i_1__0_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  pwm_right/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.959    pwm_right/cnt_reg[4]_i_1__0_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  pwm_right/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.013    pwm_right/cnt_reg[8]_i_1__0_n_7
    SLICE_X40Y101        FDCE                                         r  pwm_right/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.917     2.045    pwm_right/clk
    SLICE_X40Y101        FDCE                                         r  pwm_right/cnt_reg[8]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y101        FDCE (Hold_fdce_C_D)         0.105     1.901    pwm_right/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.405ns (69.970%)  route 0.174ns (30.030%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.562     1.445    pwm_right/clk
    SLICE_X40Y99         FDCE                                         r  pwm_right/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pwm_right/cnt_reg[3]/Q
                         net (fo=3, routed)           0.173     1.759    pwm_right/cnt_reg[3]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  pwm_right/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.804    pwm_right/cnt[0]_i_3__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  pwm_right/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    pwm_right/cnt_reg[0]_i_1__0_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  pwm_right/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.959    pwm_right/cnt_reg[4]_i_1__0_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  pwm_right/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.024    pwm_right/cnt_reg[8]_i_1__0_n_5
    SLICE_X40Y101        FDCE                                         r  pwm_right/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.917     2.045    pwm_right/clk
    SLICE_X40Y101        FDCE                                         r  pwm_right/cnt_reg[10]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y101        FDCE (Hold_fdce_C_D)         0.105     1.901    pwm_right/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart/rx_data_temp_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.646     1.530    uart/clk
    SLICE_X51Y100        FDCE                                         r  uart/rx_data_temp_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  uart/rx_data_temp_r_reg[6]/Q
                         net (fo=1, routed)           0.241     1.911    uart/rx_data_temp_r[6]
    SLICE_X48Y99         FDCE                                         r  uart/rx_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.834     1.962    uart/clk
    SLICE_X48Y99         FDCE                                         r  uart/rx_data_r_reg[6]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X48Y99         FDCE (Hold_fdce_C_D)         0.070     1.783    uart/rx_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pwm_left/clk_freqX1000_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/edg/cp_in_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.562     1.445    pwm_left/clk
    SLICE_X41Y97         FDCE                                         r  pwm_left/clk_freqX1000_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pwm_left/clk_freqX1000_reg/Q
                         net (fo=2, routed)           0.067     1.653    pwm_left/edg/clk_freqX1000
    SLICE_X41Y97         FDCE                                         r  pwm_left/edg/cp_in_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.832     1.959    pwm_left/edg/clk
    SLICE_X41Y97         FDCE                                         r  pwm_left/edg/cp_in_cur_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y97         FDCE (Hold_fdce_C_D)         0.075     1.520    pwm_left/edg/cp_in_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pwm_right/edg/cp_in_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/edg/cp_in_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.513%)  route 0.256ns (64.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.644     1.528    pwm_right/edg/clk
    SLICE_X41Y102        FDCE                                         r  pwm_right/edg/cp_in_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  pwm_right/edg/cp_in_cur_reg/Q
                         net (fo=2, routed)           0.256     1.925    pwm_right/edg/cp_in_cur
    SLICE_X43Y96         FDCE                                         r  pwm_right/edg/cp_in_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.831     1.958    pwm_right/edg/clk
    SLICE_X43Y96         FDCE                                         r  pwm_right/edg/cp_in_old_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X43Y96         FDCE (Hold_fdce_C_D)         0.075     1.784    pwm_right/edg/cp_in_old_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      adc_cntr/adc_ch6/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y70   pwm_light_high/clk_freqX1000_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y77   pwm_light_high/cnt_reg[7]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y78   pwm_light_high/cnt_reg[8]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y78   pwm_light_high/cnt_reg[9]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y70   pwm_light_high/edg/cp_in_cur_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y70   pwm_light_high/edg/cp_in_old_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y82   pwm_light_low/cnt_reg[21]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y82   pwm_light_low/cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y70   pwm_light_high/clk_freqX1000_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y70   pwm_light_high/edg/cp_in_cur_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   pwm_light_high/edg/cp_in_old_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   pwm_light_low/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X40Y102  pwm_right/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X40Y102  pwm_right/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X40Y102  pwm_right/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X40Y103  pwm_right/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X40Y103  pwm_right/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X40Y103  pwm_right/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X65Y88   ultra_car_M/edg_echo/cp_in_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X65Y88   ultra_car_M/edg_echo/cp_in_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/count_usec_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y88   ultra_car_M/count_usec_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y88   ultra_car_M/count_usec_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y85   ultra_car_M/usec_clk/edg/cp_in_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/count_usec_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/count_usec_reg[2]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/count_usec_reg[3]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y87   ultra_car_M/count_usec_reg[4]/C



