
---------- Begin Simulation Statistics ----------
final_tick                               2542121700500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231150                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231148                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.16                       # Real time elapsed on the host
host_tick_rate                              667020127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197224                       # Number of instructions simulated
sim_ops                                       4197224                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012112                       # Number of seconds simulated
sim_ticks                                 12111855500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.481718                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  360493                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               661677                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2673                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110340                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            980175                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          151640                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           125545                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1183154                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71120                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27182                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197224                       # Number of instructions committed
system.cpu.committedOps                       4197224                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.768084                       # CPI: cycles per instruction
system.cpu.discardedOps                        315139                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618753                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1477324                       # DTB hits
system.cpu.dtb.data_misses                       8379                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416650                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873121                       # DTB read hits
system.cpu.dtb.read_misses                       7503                       # DTB read misses
system.cpu.dtb.write_accesses                  202103                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604203                       # DTB write hits
system.cpu.dtb.write_misses                       876                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18268                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3694627                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1153632                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           686766                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17028289                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173368                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979709                       # ITB accesses
system.cpu.itb.fetch_acv                          334                       # ITB acv
system.cpu.itb.fetch_hits                      974981                       # ITB hits
system.cpu.itb.fetch_misses                      4728                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.34%     79.18% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6086                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14430                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2430     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2687     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2417     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2417     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11168047000     92.17%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9016500      0.07%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19421000      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               919667500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12116152000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899516                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944888                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8166968500     67.41%     67.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3949183500     32.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24209939                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85423      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542186     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839646     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592758     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104872      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197224                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7181650                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22723957                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22723957                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22723957                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22723957                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116533.112821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116533.112821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116533.112821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116533.112821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12961990                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12961990                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12961990                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12961990                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66471.743590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66471.743590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66471.743590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66471.743590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22373960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22373960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116531.041667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116531.041667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12761993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12761993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66468.713542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66468.713542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.296542                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539625170000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.296542                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206034                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206034                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130352                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34908                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88360                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28961                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28961                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88950                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41297                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11343744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11343744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18074425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159623                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002725                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052132                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159188     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159623                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           833530036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378006000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          471655000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5688704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10184832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5688704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5688704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469680636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371217110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840897747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469680636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469680636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184456626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184456626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184456626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469680636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371217110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025354373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000183951750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7449                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113666                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123047                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123047                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2008                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5750                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045444000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  743615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4834000250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13753.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32503.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81797                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123047                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.744546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.525623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.524997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34958     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24553     29.69%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10185     12.32%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4728      5.72%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2471      2.99%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1471      1.78%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      1.13%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          579      0.70%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2816      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82692                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.964962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.658978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1346     18.07%     18.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5618     75.42%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           302      4.05%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.05%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.58%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7449                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6646     89.22%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.41%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              448      6.01%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.34%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.93%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9518272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7745152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10184832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7875008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12111850500                       # Total gap between requests
system.mem_ctrls.avgGap                      42921.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5054144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7745152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417288994.242046594620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368575070.929470717907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639468659.446936130524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123047                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2572165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261835250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297097039750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28937.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32196.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414500.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            317637180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168809190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           566880300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313591500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     955765200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5304341340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184139040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7811163750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.918836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    425972750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11281582750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272855100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145006950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495001920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318122460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     955765200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5227083540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249198240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7663033410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.688642                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    592240500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11115315000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999957                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12104655500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1689806                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1689806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1689806                       # number of overall hits
system.cpu.icache.overall_hits::total         1689806                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88950                       # number of overall misses
system.cpu.icache.overall_misses::total         88950                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5482506000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5482506000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5482506000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5482506000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1778756                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1778756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1778756                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1778756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61635.817875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61635.817875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61635.817875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61635.817875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88360                       # number of writebacks
system.cpu.icache.writebacks::total             88360                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88950                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88950                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88950                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88950                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5393556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5393556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5393556000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5393556000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60635.817875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60635.817875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60635.817875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60635.817875                       # average overall mshr miss latency
system.cpu.icache.replacements                  88360                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1689806                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1689806                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88950                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5482506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5482506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1778756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1778756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61635.817875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61635.817875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88950                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88950                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5393556000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5393556000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60635.817875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60635.817875                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838742                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1747689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88438                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.761743                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838742                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3646462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3646462                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334010                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334010                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334010                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334010                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105980                       # number of overall misses
system.cpu.dcache.overall_misses::total        105980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797879500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797879500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797879500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797879500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439990                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439990                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439990                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073598                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64143.041140                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64143.041140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64143.041140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64143.041140                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34732                       # number of writebacks
system.cpu.dcache.writebacks::total             34732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36597                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4423081500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4423081500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4423081500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4423081500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048183                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048183                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048183                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63748.778519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63748.778519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63748.778519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63748.778519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327378500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327378500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67127.552050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67127.552050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704861500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704861500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66937.105595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66937.105595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61520.616181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61520.616181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718220000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718220000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59302.132947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59302.132947                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62772000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62772000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70768.883878                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70768.883878                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69768.883878                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69768.883878                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542121700500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.363544                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.236971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.363544                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2994842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2994842                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548870628500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1067134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                  1067113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.82                       # Real time elapsed on the host
host_tick_rate                              764738292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6214811                       # Number of instructions simulated
sim_ops                                       6214811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004454                       # Number of seconds simulated
sim_ticks                                  4453812000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.900252                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   97522                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               217197                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                878                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34860                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            318929                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           69532                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            59651                       # Number of indirect misses.
system.cpu.branchPred.lookups                  396403                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30148                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11879                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278257                       # Number of instructions committed
system.cpu.committedOps                       1278257                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.908319                       # CPI: cycles per instruction
system.cpu.discardedOps                        109658                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57751                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       423540                       # DTB hits
system.cpu.dtb.data_misses                       1635                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37272                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       256722                       # DTB read hits
system.cpu.dtb.read_misses                       1360                       # DTB read misses
system.cpu.dtb.write_accesses                   20479                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166818                       # DTB write hits
system.cpu.dtb.write_misses                       275                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 800                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1112531                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            326830                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189288                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6632339                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144753                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160386                       # ITB accesses
system.cpu.itb.fetch_acv                           57                       # ITB acv
system.cpu.itb.fetch_hits                      159161                       # ITB hits
system.cpu.itb.fetch_misses                      1225                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3000     79.64%     84.18% # number of callpals executed
system.cpu.kern.callpal::rdps                     105      2.79%     86.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3767                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5470                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1331     40.83%     40.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1901     58.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3260                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1330     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1330     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2688                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2938738000     65.94%     65.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41653500      0.93%     66.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5486500      0.12%     67.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1470736500     33.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4456614500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999249                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.699632                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824540                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.518987                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.683333                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3928256500     88.14%     88.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            528358000     11.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8830607                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804368     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2349      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251491     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165705     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30640      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278257                       # Class of committed instruction
system.cpu.quiesceCycles                        77017                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2198268                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2202684400                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2202684400                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2202684400                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2202684400                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118011.486740                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118011.486740                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118011.486740                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118011.486740                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1268391107                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1268391107                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1268391107                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1268391107                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67955.591053                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67955.591053                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67955.591053                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67955.591053                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4720483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4720483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115133.731707                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115133.731707                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2670483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2670483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65133.731707                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65133.731707                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2197963917                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2197963917                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118017.822004                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118017.822004                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1265720624                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1265720624                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67961.803265                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67961.803265                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51496                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27405                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42507                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6204                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6466                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6466                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8519                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5440960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5440960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1518272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1519759                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8152655                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77011                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001493                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038615                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76896     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     115      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77011                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1507500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           438848720                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82191750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          225885250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2720512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         956288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3676800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2720512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2720512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1753920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1753920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27405                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27405                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         610827758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214712251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             825540009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    610827758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        610827758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      393801984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            393801984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      393801984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        610827758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214712251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1219341993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090008500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4245                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              156520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69873                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69873                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2917                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   743                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3612                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    861735000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  272665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1884228750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15802.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34552.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49010                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69873                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    234                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.643881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.900236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.899739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14571     40.62%     40.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10745     29.96%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4589     12.79%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1975      5.51%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1091      3.04%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          581      1.62%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          362      1.01%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          275      0.77%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1681      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.845737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.848471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.354681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1176     27.70%     27.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              21      0.49%     28.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            117      2.76%     30.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           453     10.67%     41.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2041     48.07%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           275      6.48%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            75      1.77%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.78%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            14      0.33%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.40%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.283392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.263976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3646     85.89%     85.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              234      5.51%     91.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              236      5.56%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               80      1.88%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.57%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.24%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4245                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3490112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  186688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4424640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3676800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4471872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       993.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    825.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1004.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4453812000                       # Total gap between requests
system.mem_ctrls.avgGap                      34980.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2537088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       953024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4424640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569644161.001856446266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213979395.627835214138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 993450105.213242173195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69873                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1351308750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    532920000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112995915250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31789.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35665.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1617161.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            149475900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79429350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           222746580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          190623960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     351574080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1947350850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         71209440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3012410160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.366708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    168340750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4138886500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106807260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56746635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166826100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          170396460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     351574080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1906364430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        105686400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2864401365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.134772                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    258069250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4049060250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               115000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97289400                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              781000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              547500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6708128000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       478115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           478115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       478115                       # number of overall hits
system.cpu.icache.overall_hits::total          478115                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42508                       # number of overall misses
system.cpu.icache.overall_misses::total         42508                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2772976000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2772976000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2772976000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2772976000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       520623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       520623                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       520623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       520623                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081648                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081648                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081648                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081648                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65234.214736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65234.214736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65234.214736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65234.214736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42507                       # number of writebacks
system.cpu.icache.writebacks::total             42507                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42508                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42508                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2730468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2730468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2730468000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2730468000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081648                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081648                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081648                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081648                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64234.214736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64234.214736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64234.214736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64234.214736                       # average overall mshr miss latency
system.cpu.icache.replacements                  42507                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       478115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          478115                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42508                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2772976000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2772976000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       520623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       520623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081648                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081648                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65234.214736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65234.214736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2730468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2730468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64234.214736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64234.214736                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997532                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              566062                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.316913                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997532                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1083754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1083754                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386725                       # number of overall hits
system.cpu.dcache.overall_hits::total          386725                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21890                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21890                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21890                       # number of overall misses
system.cpu.dcache.overall_misses::total         21890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1454887500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1454887500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1454887500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1454887500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408615                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408615                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053571                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053571                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66463.567839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66463.567839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66463.567839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66463.567839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8781                       # number of writebacks
system.cpu.dcache.writebacks::total              8781                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    985053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    985053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    985053500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    985053500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91360000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91360000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035826                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035826                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035826                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67289.671426                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67289.671426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67289.671426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67289.671426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102651.685393                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102651.685393                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14944                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    688647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    688647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72041.740768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72041.740768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1388                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1388                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    593064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    593064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91360000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91360000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72581.568963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72581.568963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194797.441365                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194797.441365                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147493                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147493                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    766240500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    766240500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62139.364204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62139.364204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    391989500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    391989500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60604.437229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60604.437229                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          309                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          309                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24425500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24425500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058105                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058105                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79046.925566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79046.925566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          309                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          309                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058105                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058105                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78046.925566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78046.925566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6748928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              361772                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.208512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            853208                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           853208                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2937529347000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313554                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   313554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.64                       # Real time elapsed on the host
host_tick_rate                              219501829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   555191867                       # Number of instructions simulated
sim_ops                                     555191867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.388659                       # Number of seconds simulated
sim_ticks                                388658718500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.958136                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                37417872                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            107036234                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6601                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4544424                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         147210050                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           13988647                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        38958376                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         24969729                       # Number of indirect misses.
system.cpu.branchPred.lookups               162579959                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6482305                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       200039                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   548977056                       # Number of instructions committed
system.cpu.committedOps                     548977056                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.415508                       # CPI: cycles per instruction
system.cpu.discardedOps                      30528112                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                193875617                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    197092389                       # DTB hits
system.cpu.dtb.data_misses                       3393                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                129220979                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    131006724                       # DTB read hits
system.cpu.dtb.read_misses                       1787                       # DTB read misses
system.cpu.dtb.write_accesses                64654638                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    66085665                       # DTB write hits
system.cpu.dtb.write_misses                      1606                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1918                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          341598091                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         154439795                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         76776993                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91939710                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.706460                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               175451885                       # ITB accesses
system.cpu.itb.fetch_acv                          153                       # ITB acv
system.cpu.itb.fetch_hits                   175450097                       # ITB hits
system.cpu.itb.fetch_misses                      1788                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    35      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15826      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1062      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2446      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1242      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             6093751     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                6114363                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    6116948                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      156                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6702     35.80%     35.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.28%     36.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     398      2.13%     38.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11570     61.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18722                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6701     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.38%     48.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      398      2.87%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6701     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379437102000     97.63%     97.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               102819000      0.03%     97.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               452462500      0.12%     97.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8649465500      2.23%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         388641849000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999851                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579170                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.739878                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2373                      
system.cpu.kern.mode_good::user                  2371                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2371                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.958014                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978153                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        35673011000      9.18%      9.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         352890969000     90.80%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77869000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       35                       # number of times the context was actually changed
system.cpu.numCycles                        777081432                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       156                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25219648      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               305917059     55.72%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15413      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1476      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              145522825     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              66083104     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               864      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              838      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              6215821      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                548977056                       # Class of committed instruction
system.cpu.quiesceCycles                       236005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       685141722                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  5181440                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 631                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        634                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       809748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1619190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        81127                       # number of demand (read+write) misses
system.iocache.demand_misses::total             81127                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        81127                       # number of overall misses
system.iocache.overall_misses::total            81127                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9570889717                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9570889717                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9570889717                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9570889717                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        81127                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           81127                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        81127                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          81127                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117974.160477                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117974.160477                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117974.160477                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117974.160477                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           686                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   23                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.826087                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          80960                       # number of writebacks
system.iocache.writebacks::total                80960                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        81127                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        81127                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        81127                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        81127                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5509914269                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5509914269                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5509914269                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5509914269                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67917.145574                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67917.145574                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67917.145574                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67917.145574                       # average overall mshr miss latency
system.iocache.replacements                     81127                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          167                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              167                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     21546947                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21546947                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          167                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            167                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 129023.634731                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129023.634731                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          167                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13196947                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13196947                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 79023.634731                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 79023.634731                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        80960                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        80960                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9549342770                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9549342770                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        80960                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        80960                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117951.368207                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117951.368207                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        80960                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        80960                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5496717322                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5496717322                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67894.235697                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67894.235697                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  81143                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                81143                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               730143                       # Number of tag accesses
system.iocache.tags.data_accesses              730143                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 530                       # Transaction distribution
system.membus.trans_dist::ReadResp             597104                       # Transaction distribution
system.membus.trans_dist::WriteReq               1292                       # Transaction distribution
system.membus.trans_dist::WriteResp              1292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       385117                       # Transaction distribution
system.membus.trans_dist::WritebackClean       275149                       # Transaction distribution
system.membus.trans_dist::CleanEvict           149173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131905                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         275149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        321428                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         80960                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       162274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       162274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       825447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       825447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1359498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1363148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2350869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5182720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5182720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     35219072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     35219072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     48468480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     48474476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88876268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              147                       # Total snoops (count)
system.membus.snoopTraffic                       9408                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            811273                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013505                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  811125     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              811273                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3705000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4355773355                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             898197                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2441580500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1468676000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17609536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29002432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46613248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17609536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17609536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24647488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24647488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          275149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          453163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              728332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       385117                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             385117                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45308481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74621848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           3293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             119933622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45308481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45308481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       63416789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63416789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       63416789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45308481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74621848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          3293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183350412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    658923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    261466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    441367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000599766750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2039095                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             621659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      728332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     660266                       # Number of write requests accepted
system.mem_ctrls.readBursts                    728332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   660266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25479                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1343                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            51742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35131                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10824892000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3514265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24003385750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15401.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34151.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       300                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   412662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  447797                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                728332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               660266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  643525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    931                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       501332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.847654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.114965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.054502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       259086     51.68%     51.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       144974     28.92%     80.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43601      8.70%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18529      3.70%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8500      1.70%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5158      1.03%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3133      0.62%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2200      0.44%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16151      3.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       501332                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.680032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.460140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4785     12.04%     12.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4027     10.13%     22.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         24330     61.20%     83.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4429     11.14%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1627      4.09%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           437      1.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            73      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            25      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.575047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.491151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.730794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         39179     98.55%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           413      1.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            50      0.13%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            19      0.05%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            20      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             7      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             6      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             6      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44982592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1630656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42171456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46613248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42257024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       115.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    119.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  388658490000                       # Total gap between requests
system.mem_ctrls.avgGap                     279892.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16733824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28247488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42171456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43055316.151360183954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 72679414.240388378501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 3293.377812133140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108505107.418553888798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       275149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       453163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       660266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9044552000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14956864000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1969750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9196678952500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32871.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33005.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     98487.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13928748.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2201054940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1169903625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2892035580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1897026300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30680370240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122154924450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46377643200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207372958335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.560547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 119433254500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12978160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256247304000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1378398420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            732658905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2126334840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1542614400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30680370240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      73874856840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      87034542240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       197369775885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.822844                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 225515370750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12978160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 150165187750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  697                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 697                       # Transaction distribution
system.iobus.trans_dist::WriteReq               82252                       # Transaction distribution
system.iobus.trans_dist::WriteResp              82252                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3644                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       162254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       162254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  165898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      5182776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      5182776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5188772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1285500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            81294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2352000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           422667717                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2384500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 312                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283753.641443                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          156    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    388533918500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    124800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    179084944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        179084944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    179084944                       # number of overall hits
system.cpu.icache.overall_hits::total       179084944                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       275148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         275148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       275148                       # number of overall misses
system.cpu.icache.overall_misses::total        275148                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  18262958500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18262958500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18262958500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18262958500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    179360092                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    179360092                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    179360092                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    179360092                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001534                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001534                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001534                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001534                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66375.036344                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66375.036344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66375.036344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66375.036344                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       275149                       # number of writebacks
system.cpu.icache.writebacks::total            275149                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       275148                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       275148                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       275148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       275148                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17987809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17987809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17987809500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17987809500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001534                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001534                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65375.032710                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65375.032710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65375.032710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65375.032710                       # average overall mshr miss latency
system.cpu.icache.replacements                 275149                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    179084944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       179084944                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       275148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        275148                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18262958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18262958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    179360092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    179360092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001534                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001534                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66375.036344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66375.036344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       275148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       275148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17987809500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17987809500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65375.032710                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65375.032710                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           179366660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            275661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            650.678406                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         358995333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        358995333                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    177095465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        177095465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    177095465                       # number of overall hits
system.cpu.dcache.overall_hits::total       177095465                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       561015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         561015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       561015                       # number of overall misses
system.cpu.dcache.overall_misses::total        561015                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36233890000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36233890000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36233890000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36233890000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    177656480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    177656480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    177656480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    177656480                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003158                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64586.312309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64586.312309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64586.312309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64586.312309                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       304157                       # number of writebacks
system.cpu.dcache.writebacks::total            304157                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       111059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       111059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       111059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       111059                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       449956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       449956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       449956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       449956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1822                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1822                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28967621500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28967621500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28967621500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28967621500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     82695500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     82695500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64378.787037                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64378.787037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64378.787037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64378.787037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 45387.211855                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 45387.211855                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 453163                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    123474788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       123474788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       318578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21611328000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21611328000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    123793366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    123793366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67836.850002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67836.850002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       318044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21256977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21256977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     82695500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     82695500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66836.593364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66836.593364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156029.245283                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156029.245283                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53620677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53620677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14622562000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14622562000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     53863114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53863114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60314.894179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60314.894179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1292                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1292                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7710644000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7710644000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58452.938323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58452.938323                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     12209375                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     12209375                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    250475000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    250475000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     12212600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     12212600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000264                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000264                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    246956500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    246956500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76718.390805                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76718.390805                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     12212578                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     12212578                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     12212578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     12212578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 388658718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           202044734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            454187                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            444.849223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         404616479                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        404616479                       # Number of data accesses

---------- End Simulation Statistics   ----------
