// Seed: 3832511237
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri0 id_3 = -1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10, id_11;
  logic [7:0] id_12;
  assign {!-1} = id_12[-1 : $display(-1)][1];
  wire id_13;
  wire id_14, id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_11
  );
  wire id_17;
  wire id_18;
  wire id_19, id_20;
  wire id_21;
  wire id_22;
  wire id_23;
  wire id_24;
endmodule
