/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_xmemif.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/18/11 4:38p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 16 20:54:42 2011
 *                 MD5 Checksum         f5f09b2bf7ad40890d2e5dc57d4789b6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/a0/bchp_xpt_xmemif.h $
 * 
 * Hydra_Software_Devel/2   5/18/11 4:38p xhuang
 * SW7552-2: update with central RDB
 *
 ***************************************************************************/

#ifndef BCHP_XPT_XMEMIF_H__
#define BCHP_XPT_XMEMIF_H__

/***************************************************************************
 *XPT_XMEMIF - XPT XMEMIF Control Registers
 ***************************************************************************/
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF    0x00a01000 /* SCB Write Client select register for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF    0x00a01004 /* SCB Write Client select register for XCBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB  0x00a01008 /* SCB Write Client select register for RAVE CDB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB  0x00a0100c /* SCB Write Client select register for RAVE ITB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG       0x00a01010 /* SCB Write Client select register for MESSAGE */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF    0x00a01014 /* SCB Read Client select register for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE 0x00a01018 /* SCB Read Client select register for XCBUFF RAVE */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0 0x00a0101c /* SCB Read Client select register for XCBUFF RMX0 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1 0x00a01020 /* SCB Read Client select register for XCBUFF RMX1 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG 0x00a01024 /* SCB Read Client select register for XCBUFF MSG */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0       0x00a01028 /* SCB Read Client select register for Playback0 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1       0x00a0102c /* SCB Read Client select register for Playback1 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2       0x00a01030 /* SCB Read Client select register for Playback2 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3       0x00a01034 /* SCB Read Client select register for Playback3 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB      0x00a01068 /* SCB Read Client select register for PSUB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE          0x00a0106c /* SCB Write Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE          0x00a01070 /* SCB Read Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_WR_DEBUG                 0x00a01074 /* Debug and Test register for XMEMIF write */
#define BCHP_XPT_XMEMIF_RD_DEBUG0                0x00a01078 /* Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_RD_DEBUG1                0x00a0107c /* Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG          0x00a01080 /* Interrupt Status Register */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN       0x00a01084 /* Interrupt Status Enable Register */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS     0x00a01088 /* Ready Accept Status On the Wr XMEM interface */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5 0x00a0108c /* Ready Accept Status On the RD XMEM interface for CL0_5 */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM 0x00a01090 /* Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC 0x00a01094 /* Ready Accept Status On the RD XMEM interface for Playback xmem to LC */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO            0x00a01098 /* DRAM Secured Address Range Low */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI            0x00a0109c /* DRAM Secured Address Range High */

/***************************************************************************
 *SCB_WR_ARB_SEL_RSBUFF - SCB Write Client select register for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RSBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RSBUFF :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_DEFAULT 0

/***************************************************************************
 *SCB_WR_ARB_SEL_XCBUFF - SCB Write Client select register for XCBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_XCBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_XCBUFF :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_DEFAULT 2

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_CDB - SCB Write Client select register for RAVE CDB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_DEFAULT 1

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_ITB - SCB Write Client select register for RAVE ITB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_DEFAULT 3

/***************************************************************************
 *SCB_WR_ARB_SEL_MSG - SCB Write Client select register for MESSAGE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_DEFAULT 3

/***************************************************************************
 *SCB_RD_ARB_SEL_RSBUFF - SCB Read Client select register for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_DEFAULT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RAVE - SCB Read Client select register for XCBUFF RAVE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RAVE :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RAVE :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_DEFAULT 1

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RMX0 - SCB Read Client select register for XCBUFF RMX0
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX0 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX0 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_DEFAULT 2

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RMX1 - SCB Read Client select register for XCBUFF RMX1
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX1 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX1 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_DEFAULT 2

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_MSG - SCB Read Client select register for XCBUFF MSG
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_MSG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_reserved0_MASK   0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_reserved0_SHIFT  2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_MSG :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_DEFAULT 2

/***************************************************************************
 *SCB_RD_ARB_SEL_PB0 - SCB Read Client select register for Playback0
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_DEFAULT 3

/***************************************************************************
 *SCB_RD_ARB_SEL_PB1 - SCB Read Client select register for Playback1
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_DEFAULT 3

/***************************************************************************
 *SCB_RD_ARB_SEL_PB2 - SCB Read Client select register for Playback2
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_DEFAULT 3

/***************************************************************************
 *SCB_RD_ARB_SEL_PB3 - SCB Read Client select register for Playback3
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB3 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB3 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_DEFAULT 3

/***************************************************************************
 *SCB_RD_ARB_SEL_PSUB - SCB Read Client select register for PSUB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_DEFAULT 3

/***************************************************************************
 *SCB_WR_ARB_MODE - SCB Write Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved0 [31:26] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_MASK             0xfc000000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_SHIFT            26

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_3_ARB_MODE [25:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_MASK     0x03000000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_SHIFT    24
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_DEFAULT  0

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved1 [23:18] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_MASK             0x00fc0000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_SHIFT            18

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_SHIFT    16
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_DEFAULT  0

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved2 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_SHIFT            10

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_SHIFT    8
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_DEFAULT  0

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved3 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved3_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved3_SHIFT            2

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_SHIFT    0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_DEFAULT  0

/***************************************************************************
 *SCB_RD_ARB_MODE - SCB Read Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved0 [31:26] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_MASK             0xfc000000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_SHIFT            26

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_3_ARB_MODE [25:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_MASK     0x03000000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_SHIFT    24
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_DEFAULT  0

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved1 [23:18] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_MASK             0x00fc0000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_SHIFT            18

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_SHIFT    16
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_DEFAULT  0

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved2 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_SHIFT            10

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_SHIFT    8
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_DEFAULT  0

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved3 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved3_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved3_SHIFT            2

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_SHIFT    0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_DEFAULT  0

/***************************************************************************
 *WR_DEBUG - Debug and Test register for XMEMIF write
 ***************************************************************************/
/* XPT_XMEMIF :: WR_DEBUG :: reserved0 [31:21] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_MASK                    0xffe00000
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_SHIFT                   21

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_DATA_RDY [20:16] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_MASK             0x001f0000
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_SHIFT            16
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_DEFAULT          0

/* XPT_XMEMIF :: WR_DEBUG :: reserved1 [15:05] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_MASK                    0x0000ffe0
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_SHIFT                   5

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_ERROR [04:00] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_MASK                0x0000001f
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_SHIFT               0
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_DEFAULT             0

/***************************************************************************
 *RD_DEBUG0 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG0 :: reserved0 [31:10] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_reserved0_MASK                   0xfffffc00
#define BCHP_XPT_XMEMIF_RD_DEBUG0_reserved0_SHIFT                  10

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR9 [09:09] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR9_MASK              0x00000200
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR9_SHIFT             9
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR9_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR8 [08:08] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR8_MASK              0x00000100
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR8_SHIFT             8
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR8_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR7 [07:07] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR7_MASK              0x00000080
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR7_SHIFT             7
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR7_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR6 [06:06] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_MASK              0x00000040
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_SHIFT             6
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR5 [05:05] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_MASK              0x00000020
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_SHIFT             5
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR4 [04:04] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_MASK              0x00000010
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_SHIFT             4
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR3 [03:03] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_MASK              0x00000008
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_SHIFT             3
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR2 [02:02] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_MASK              0x00000004
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_SHIFT             2
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR1 [01:01] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_MASK              0x00000002
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_SHIFT             1
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_DEFAULT           0

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR0 [00:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_MASK              0x00000001
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_SHIFT             0
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_DEFAULT           0

/***************************************************************************
 *RD_DEBUG1 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG1 :: reserved0 [31:10] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_reserved0_MASK                   0xfffffc00
#define BCHP_XPT_XMEMIF_RD_DEBUG1_reserved0_SHIFT                  10

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY9 [09:09] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY9_MASK           0x00000200
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY9_SHIFT          9
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY9_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY8 [08:08] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY8_MASK           0x00000100
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY8_SHIFT          8
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY8_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY7 [07:07] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY7_MASK           0x00000080
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY7_SHIFT          7
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY7_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY6 [06:06] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_MASK           0x00000040
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_SHIFT          6
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY5 [05:05] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_MASK           0x00000020
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_SHIFT          5
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY4 [04:04] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_MASK           0x00000010
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_SHIFT          4
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY3 [03:03] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_MASK           0x00000008
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_SHIFT          3
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY2 [02:02] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_MASK           0x00000004
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_SHIFT          2
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY1 [01:01] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_MASK           0x00000002
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_SHIFT          1
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_DEFAULT        0

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY0 [00:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_MASK           0x00000001
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_SHIFT          0
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_DEFAULT        0

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_MASK             0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_SHIFT            2

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_WRITE_ERROR [01:01] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_MASK    0x00000002
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_SHIFT   1
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_DEFAULT 0

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_READ_ERROR [00:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_MASK     0x00000001
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_SHIFT    0
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_DEFAULT  0

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_SHIFT         2

/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [01:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK 0x00000003
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT 0
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_DEFAULT 0

/***************************************************************************
 *WR_RDY_ACCEPT_STATUS - Ready Accept Status On the Wr XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved0 [31:20] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_MASK        0xfff00000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_SHIFT       20

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL0 [19:19] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_MASK       0x00080000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_SHIFT      19

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL1 [18:18] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_MASK       0x00040000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_SHIFT      18

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL2 [17:17] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_MASK       0x00020000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_SHIFT      17

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL3 [16:16] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_MASK       0x00010000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_SHIFT      16

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL4 [15:15] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_MASK       0x00008000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_SHIFT      15

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL0 [14:14] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_MASK      0x00004000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_SHIFT     14

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL1 [13:13] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_MASK      0x00002000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_SHIFT     13

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL2 [12:12] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_MASK      0x00001000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_SHIFT     12

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL3 [11:11] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_MASK      0x00000800
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_SHIFT     11

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL4 [10:10] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_MASK      0x00000400
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_SHIFT     10

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL0 [09:09] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_MASK   0x00000200
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_SHIFT  9

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL1 [08:08] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_MASK   0x00000100
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_SHIFT  8

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL2 [07:07] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_MASK   0x00000080
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_SHIFT  7

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL3 [06:06] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_MASK   0x00000040
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_SHIFT  6

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL4 [05:05] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_MASK   0x00000020
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_SHIFT  5

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL0 [04:04] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_MASK  0x00000010
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_SHIFT 4

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL1 [03:03] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_MASK  0x00000008
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_SHIFT 3

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL2 [02:02] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_MASK  0x00000004
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_SHIFT 2

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL3 [01:01] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_MASK  0x00000002
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_SHIFT 1

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL4 [00:00] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_MASK  0x00000001
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_STATUS_CL0_5 - Ready Accept Status On the RD XMEM interface for CL0_5
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_reserved0_MASK  0xff000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_reserved0_SHIFT 24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_CL0 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL0_MASK 0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL0_SHIFT 23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_CL1 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL1_MASK 0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL1_SHIFT 22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_CL2 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL2_MASK 0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL2_SHIFT 21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_CL3 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL3_MASK 0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL3_SHIFT 20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_CL4 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL4_MASK 0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL4_SHIFT 19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_CL5 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL5_MASK 0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_CL5_SHIFT 18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_CL0 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL0_MASK 0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL0_SHIFT 17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_CL1 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL1_MASK 0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL1_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_CL2 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL2_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL2_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_CL3 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL3_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL3_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_CL4 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL4_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL4_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_CL5 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL5_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_CL5_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_ACK_CL0 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL0_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL0_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_ACK_CL1 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL1_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL1_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_ACK_CL2 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL2_MASK 0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL2_SHIFT 9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_ACK_CL3 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL3_MASK 0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL3_SHIFT 8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_ACK_CL4 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL4_MASK 0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL4_SHIFT 7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: RDY_RD_ACK_CL5 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL5_MASK 0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_RDY_RD_ACK_CL5_SHIFT 6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_ACK_CL0 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL0_MASK 0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL0_SHIFT 5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_ACK_CL1 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL1_MASK 0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL1_SHIFT 4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_ACK_CL2 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL2_MASK 0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL2_SHIFT 3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_ACK_CL3 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL3_MASK 0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL3_SHIFT 2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_ACK_CL4 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL4_MASK 0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL4_SHIFT 1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_5 :: ACPT_RD_ACK_CL5 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL5_MASK 0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_5_ACPT_RD_ACK_CL5_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_LCTOXMEM - Ready Accept Status on the RD XMEM interface for Playback LC to xmem
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL6 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_MASK  0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL7 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL7_MASK  0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL7_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL8 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL8_MASK  0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL8_SHIFT 29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL9 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL9_MASK  0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL9_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved0 [27:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved0_MASK   0x0fff0000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved0_SHIFT  16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL6 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL7 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL7_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL7_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL8 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL8_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL8_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL9 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL9_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL9_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved1 [11:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved1_MASK   0x00000fff
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved1_SHIFT  0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_XMEMTOLC - Ready Accept Status On the RD XMEM interface for Playback xmem to LC
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL6 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_MASK 0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL7 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL7_MASK 0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL7_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL8 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL8_MASK 0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL8_SHIFT 29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL9 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL9_MASK 0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL9_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved0 [27:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved0_MASK   0x0fff0000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved0_SHIFT  16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL6 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL7 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL7_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL7_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL8 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL8_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL8_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL9 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL9_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL9_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved1 [11:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved1_MASK   0x00000fff
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved1_SHIFT  0

/***************************************************************************
 *SEC_REGION_LO - DRAM Secured Address Range Low
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_LO :: SEC_REGION_LO [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_LO :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_SHIFT              0

/***************************************************************************
 *SEC_REGION_HI - DRAM Secured Address Range High
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_HI :: SEC_REGION_HI [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_HI :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_SHIFT              0

#endif /* #ifndef BCHP_XPT_XMEMIF_H__ */

/* End of File */
