--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml eppctrl.twx eppctrl.ncd -o eppctrl.twr eppctrl.pcf -ucf
board.ucf

Design file:              eppctrl.ncd
Physical constraint file: eppctrl.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
astb        |    3.245(R)|    0.269(R)|mclk_BUFGP        |   0.000|
dstb        |    2.168(R)|    0.190(R)|mclk_BUFGP        |   0.000|
pdb<0>      |    1.507(R)|    0.776(R)|mclk_BUFGP        |   0.000|
pdb<1>      |    1.395(R)|    0.638(R)|mclk_BUFGP        |   0.000|
pdb<2>      |    0.942(R)|    0.679(R)|mclk_BUFGP        |   0.000|
pdb<3>      |    1.457(R)|    0.572(R)|mclk_BUFGP        |   0.000|
pdb<4>      |    0.644(R)|    1.007(R)|mclk_BUFGP        |   0.000|
pdb<5>      |    0.904(R)|    0.800(R)|mclk_BUFGP        |   0.000|
pdb<6>      |    0.660(R)|    0.789(R)|mclk_BUFGP        |   0.000|
pdb<7>      |    0.839(R)|    0.712(R)|mclk_BUFGP        |   0.000|
pwr         |    1.936(R)|   -0.052(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
addressToBram<0>|    9.740(R)|mclk_BUFGP        |   0.000|
addressToBram<1>|    9.289(R)|mclk_BUFGP        |   0.000|
addressToBram<2>|    8.602(R)|mclk_BUFGP        |   0.000|
addressToBram<3>|    8.552(R)|mclk_BUFGP        |   0.000|
addressToBram<4>|    9.506(R)|mclk_BUFGP        |   0.000|
addressToBram<5>|    8.705(R)|mclk_BUFGP        |   0.000|
addressToBram<6>|    8.848(R)|mclk_BUFGP        |   0.000|
addressToBram<7>|    9.008(R)|mclk_BUFGP        |   0.000|
done            |    8.802(R)|mclk_BUFGP        |   0.000|
pdb<0>          |   11.508(R)|mclk_BUFGP        |   0.000|
pdb<1>          |   11.667(R)|mclk_BUFGP        |   0.000|
pdb<2>          |   11.738(R)|mclk_BUFGP        |   0.000|
pdb<3>          |   11.905(R)|mclk_BUFGP        |   0.000|
pdb<4>          |   10.830(R)|mclk_BUFGP        |   0.000|
pdb<5>          |   11.943(R)|mclk_BUFGP        |   0.000|
pdb<6>          |   10.575(R)|mclk_BUFGP        |   0.000|
pdb<7>          |   11.143(R)|mclk_BUFGP        |   0.000|
pwait           |    9.937(R)|mclk_BUFGP        |   0.000|
rgLed<0>        |    8.978(R)|mclk_BUFGP        |   0.000|
rgLed<1>        |    9.580(R)|mclk_BUFGP        |   0.000|
rgLed<2>        |    9.306(R)|mclk_BUFGP        |   0.000|
rgLed<3>        |    9.627(R)|mclk_BUFGP        |   0.000|
rgLed<4>        |    9.789(R)|mclk_BUFGP        |   0.000|
rgLed<5>        |    9.933(R)|mclk_BUFGP        |   0.000|
rgLed<6>        |    8.546(R)|mclk_BUFGP        |   0.000|
rgLed<7>        |    9.636(R)|mclk_BUFGP        |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.611|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
astb           |pdb<0>         |    7.841|
astb           |pdb<1>         |    8.752|
astb           |pdb<2>         |    8.021|
astb           |pdb<3>         |    8.996|
astb           |pdb<4>         |    9.318|
astb           |pdb<5>         |   10.411|
astb           |pdb<6>         |    9.291|
astb           |pdb<7>         |    9.819|
pwr            |pdb<0>         |    8.693|
pwr            |pdb<1>         |    9.007|
pwr            |pdb<2>         |    9.020|
pwr            |pdb<3>         |    8.837|
pwr            |pdb<4>         |    9.320|
pwr            |pdb<5>         |    8.536|
pwr            |pdb<6>         |    8.537|
pwr            |pdb<7>         |    8.216|
rgBtn<0>       |pdb<0>         |    9.312|
rgBtn<1>       |pdb<1>         |   10.196|
rgBtn<2>       |pdb<2>         |   10.139|
rgBtn<3>       |pdb<3>         |   10.215|
rgBtn<4>       |pdb<4>         |    8.712|
rgSwt<0>       |pdb<0>         |    9.308|
rgSwt<1>       |pdb<1>         |   10.519|
rgSwt<2>       |pdb<2>         |   10.391|
rgSwt<3>       |pdb<3>         |   10.331|
rgSwt<4>       |pdb<4>         |    9.232|
rgSwt<5>       |pdb<5>         |   10.302|
rgSwt<6>       |pdb<6>         |    9.508|
rgSwt<7>       |pdb<7>         |    9.616|
---------------+---------------+---------+


Analysis completed Fri Oct 13 12:25:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



