{'ma_adr': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['wb_addr_i']],
            'DLines': ['434:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7ba9388210>]},
 'ma_dout': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['wb_data_i']],
             'DLines': ['435:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7ba9388350>]},
 'ma_req': {'CDeps': [[[]],
                      [[]],
                      [[]],
                      [[], [], ['state'], [], [], ['ma_ack']],
                      [[]],
                      [[]],
                      [[]],
                      [[],
                       [],
                       ['state'],
                       [],
                       [],
                       ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                      [[]],
                      [[]],
                      [[]],
                      [[],
                       [],
                       ['state'],
                       [],
                       [],
                       ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                      [[]],
                      [[]],
                      [[], [], ['state'], [], [], ['ma_ack']]],
            'CLines': [[None],
                       [None],
                       [None],
                       [None, None, '483:C', None, None, '525:C'],
                       [None],
                       [None],
                       [None],
                       [None, None, '483:C', None, None, '492:C'],
                       [None],
                       [None],
                       [None],
                       [None, None, '483:C', None, None, '486:C'],
                       [None],
                       [None],
                       [None, None, '483:C', None, None, '511:C']],
            'Clocked': False,
            'DDeps': [[],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      []],
            'DLines': ['477:D',
                       '477:D',
                       '477:D',
                       '527:D',
                       '477:D',
                       '477:D',
                       '477:D',
                       '494:D',
                       '477:D',
                       '477:D',
                       '477:D',
                       '488:D',
                       '477:D',
                       '477:D',
                       '513:D'],
            'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798b50>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9796510>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979fe50>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798410>]},
 'ma_we': {'CDeps': [[[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[],
                      [],
                      ['state'],
                      [],
                      [],
                      ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                     [[]],
                     [[]],
                     [[], [], ['state'], [], [], ['ma_ack']]],
           'CLines': [[None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None, None, '483:C', None, None, '486:C'],
                      [None],
                      [None],
                      [None, None, '483:C', None, None, '511:C']],
           'Clocked': False,
           'DDeps': [[], [], [], [], [], [], [], [], [], [], [], [], []],
           'DLines': ['478:D',
                      '478:D',
                      '478:D',
                      '478:D',
                      '478:D',
                      '478:D',
                      '478:D',
                      '478:D',
                      '478:D',
                      '489:D',
                      '478:D',
                      '478:D',
                      '514:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979ffd0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f4d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798590>]},
 'next_state': {'CDeps': [[[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[]],
                          [[], [], ['state'], [], [], ['ma_ack']],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                          [[]],
                          [[], [], ['state'], [], [], ['ma_ack']],
                          [[]]],
                'CLines': [[None],
                           [None, None, '483:C', None],
                           [None],
                           [None, None, '483:C', None],
                           [None],
                           [None],
                           [None, None, '483:C', None, None, '525:C'],
                           [None],
                           [None, None, '483:C', None],
                           [None],
                           [None, None, '483:C', None, None, '492:C'],
                           [None],
                           [None, None, '483:C', None, None, '502:C'],
                           [None],
                           [None, None, '483:C', None, None, '497:C'],
                           [None],
                           [None, None, '483:C', None, None, '486:C'],
                           [None],
                           [None, None, '483:C', None, None, '511:C'],
                           [None]],
                'Clocked': False,
                'DDeps': [['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state']],
                'DLines': ['476:D',
                           '549:D',
                           '476:D',
                           '539:D',
                           '476:D',
                           '476:D',
                           '532:D',
                           '476:D',
                           '544:D',
                           '476:D',
                           '495:D',
                           '476:D',
                           '505:D',
                           '476:D',
                           '500:D',
                           '476:D',
                           '490:D',
                           '476:D',
                           '519:D',
                           '476:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979c690>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979c210>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798ed0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979c410>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9796690>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798110>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9796b90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9796150>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798890>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f250>]},
 'rf_dout': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['wb_data_i']],
             'DLines': ['436:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7ba9388490>]},
 'rf_re': {'CDeps': [[[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[],
                      [],
                      ['state'],
                      [],
                      [],
                      ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                     [[]],
                     [[]],
                     [[]],
                     [[]]],
           'CLines': [[None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None, None, '483:C', None, None, '502:C'],
                      [None],
                      [None],
                      [None],
                      [None]],
           'Clocked': False,
           'DDeps': [[], [], [], [], [], [], [], [], [], [], [], []],
           'DLines': ['480:D',
                      '480:D',
                      '480:D',
                      '480:D',
                      '480:D',
                      '480:D',
                      '480:D',
                      '504:D',
                      '480:D',
                      '480:D',
                      '480:D',
                      '480:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9796f90>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f750>]},
 'rf_we': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['rf_we_d']],
           'DLines': ['459:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7ba93ba910>]},
 'rf_we_d': {'CDeps': [[[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[],
                        [],
                        ['state'],
                        [],
                        [],
                        ['wb_req_s1', 'wb_addr_i', 'wb_we_i']],
                       [[]],
                       [[]],
                       [[]]],
             'CLines': [[None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None, None, '483:C', None, None, '497:C'],
                        [None],
                        [None],
                        [None]],
             'Clocked': False,
             'DDeps': [[], [], [], [], [], [], [], [], [], [], [], []],
             'DLines': ['481:D',
                        '481:D',
                        '481:D',
                        '481:D',
                        '481:D',
                        '481:D',
                        '481:D',
                        '481:D',
                        '499:D',
                        '481:D',
                        '481:D',
                        '481:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9796a50>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f890>]},
 'state': {'CDeps': [[[], ['rst']], [[], ['rst']]],
           'CLines': [[None, '471:C'], [None, '471:C']],
           'Clocked': False,
           'DDeps': [['next_state'], []],
           'DLines': ['472:D', '471:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba93bae10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba93bac90>]},
 'wb_ack_d': {'CDeps': [[[]],
                        [[]],
                        [[], [], ['state'], []],
                        [[]],
                        [[]],
                        [[], [], ['state'], [], [], ['ma_ack']],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[], [], ['state'], [], [], ['ma_ack']],
                        [[]]],
              'CLines': [[None],
                         [None],
                         [None, None, '483:C', None],
                         [None],
                         [None],
                         [None, None, '483:C', None, None, '525:C'],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None, None, '483:C', None, None, '511:C'],
                         [None]],
              'Clocked': False,
              'DDeps': [[],
                        [],
                        [],
                        [],
                        [],
                        [],
                        [],
                        [],
                        [],
                        [],
                        [],
                        [],
                        [],
                        []],
              'DLines': ['479:D',
                         '479:D',
                         '538:D',
                         '479:D',
                         '479:D',
                         '531:D',
                         '479:D',
                         '479:D',
                         '479:D',
                         '479:D',
                         '479:D',
                         '479:D',
                         '518:D',
                         '479:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979c090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798d50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba9798750>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ba979f610>]},
 'wb_ack_o': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['wb_ack_s1', 'wb_ack_s2', 'wb_ack_o']],
              'DLines': ['451:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba93ba1d0>]},
 'wb_ack_s1': {'CDeps': [[[]]],
               'CLines': [[None]],
               'Clocked': True,
               'DDeps': [['wb_ack_d']],
               'DLines': ['448:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba9388e50>]},
 'wb_ack_s1a': {'CDeps': [[[]]],
                'CLines': [[None]],
                'Clocked': True,
                'DDeps': [['wb_ack_s1']],
                'DLines': ['454:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba93ba510>]},
 'wb_ack_s2': {'CDeps': [[[]]],
               'CLines': [[None]],
               'Clocked': True,
               'DDeps': [['wb_ack_s1a']],
               'DLines': ['457:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba93ba790>]},
 'wb_data_o': {'CDeps': [[[], ['wb_addr_i']], [[], ['wb_addr_i']]],
               'CLines': [[None, '439:C'], [None, '439:C']],
               'Clocked': True,
               'DDeps': [['rf_din'], ['ma_din']],
               'DLines': ['439:D', '440:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba9388850>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba93889d0>]},
 'wb_req_s1': {'CDeps': [[[]]],
               'CLines': [[None]],
               'Clocked': False,
               'DDeps': [['wb_stb_i', 'wb_cyc_i']],
               'DLines': ['444:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ba9388bd0>]}}
