EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# ATSAME53J20A-AU
#
DEF ATSAME53J20A-AU U 0 40 Y Y 1 F N
F0 "U" 2150 2600 50 H V C CNN
F1 "ATSAME53J20A-AU" 2400 2450 50 H V C CNN
F2 "TQFP64" 2950 2450 50 H I C CIN
F3 "" 0 250 50 H I C CNN
$FPLIST
 TQFP48
$ENDFPLIST
DRAW
S -3250 2300 3250 -2300 0 1 10 f
X PA00/INT0/SER1[0]/TC2[0]/XIN32 1 -3400 750 150 R 40 40 1 1 B
X PA01/INT1/SER1[1]/TC2[1]/XOUT32 2 -3400 650 150 R 40 40 1 1 B
X PA02/A0[6]/VOUT0 3 -3400 550 150 R 40 40 1 1 B
X PA03/INT3/VREFA/A0[1]/XY0 4 -3400 450 150 R 40 40 1 1 B
X PB04/INT4/A1[6]/XY22 5 -3400 350 150 R 40 40 1 1 B
X PB05/INT5/A1[7]/XY23 6 -3400 250 150 R 40 40 1 1 B
X GND 7 -3400 150 150 R 40 40 1 1 W
X VDDANA 8 -3400 50 150 R 40 40 1 1 W
X PB06/INT6/A1[8]/XY24 9 -3400 -50 150 R 40 40 1 1 B
X PB07/INT7/A1[9]/XY25 10 -3400 -150 150 R 40 40 1 1 B
X PA11/INT11/A0[11]/XY9/SER0[3]/SER2[3]/TC1[1]/TCC0[3]/TCC1[7]/SD0DAT2 20 -450 -2450 150 U 40 40 1 1 B
X PA13/INT13/SER2[1]/SER4[0]/TC2[1]/TCC0[7]/TCC1[3]/SDWP/GRX0 30 550 -2450 150 U 40 40 1 1 B
X SDWP/TCC0[5]/TCC3[1]/TC6[1]/SER5[1]/INT1/PB17 40 3400 -50 150 L 40 40 1 1 B
X XOUT/TC7[1]/SER5[3]/SER1[3]/INT7/PB23 50 650 2450 150 D 40 40 1 1 B
X TCC0[7]/TCC4[1]/TC0[1]/SER5[0]/SER7[1]/INT15/PB31 60 -350 2450 150 D 40 40 1 1 B
X PB08/INT8/A0[2]/A1[0]/XY1/SER4[0]/TC4[0] 11 -3400 -250 150 R 40 40 1 1 B
X VDDIO 21 -350 -2450 150 U 40 40 1 1 W
X PA14/INT14/SER2[2]/SER4[2]/TC3[0]/TCC2[0]/TCC1[2]/GTXCK/XIN 31 650 -2450 150 U 40 40 1 1 B
X GMDC/SDCMD/TCC0[0]/TCC1[4]/TC7[0]/SER3[2]/SER5[2]/XY14/INT4/PA20 41 3400 50 150 L 40 40 1 1 B
X XY18/INT11/PA27 51 550 2450 150 D 40 40 1 1 B
X TC7[0]/SER5[2]/XY30/A0[12]/INT0/PB00 61 -450 2450 150 D 40 40 1 1 B
X PB09/INT9/A0[3]/A1[1]/XY2/SER4[1]/TC4[1] 12 -3400 -350 150 R 40 40 1 1 B
X GND 22 -250 -2450 150 U 40 40 1 1 W
X PA15/INT15/SER2[3]/SER4[3]/TC3[1]/TCC2[1]/TCC1[3]/GRXER/XOUT 32 750 -2450 150 U 40 40 1 1 B
X GMDIO/SDCK/TCC0[1]/TCC1[5]/TC7[1]/SER3[3]/SER5[3]/XY15/INT5/PA21 42 3400 150 150 L 40 40 1 1 B
X ~RESET~ 52 450 2450 150 D 40 40 1 1 I
X TC7[1]/SER5[3]/XY31/A0[13]/INT1/PB01 62 -550 2450 150 D 40 40 1 1 B
X PA04/INT4/VREFB/A0[4]/AC[0]/XY3/SER0[0]/TC0[0] 13 -3400 -450 150 R 40 40 1 1 B
X PB10/INT10/SER4[2]/TC5[0]/TCC0[4]/TCC1[0]/SD0DAT3 23 -150 -2450 150 U 40 40 1 1 B
X GND 33 3400 -750 150 L 40 40 1 1 W
X TCC0[2]/TCC1[6]/TC4[0]/SER5[1]/SER3[0]/XY16/INT6/PA22 43 3400 250 150 L 40 40 1 1 B
X VDDCORE 53 350 2450 150 D 40 40 1 1 O
X TCC2[2]/TC6[0]/SER5[0]/XY20/A0[14]/INT2/PB02 63 -650 2450 150 D 40 40 1 1 B
X PA05/INT5/A0[5]/AC[1]/VOUT1/SER0[1]/TC0[1] 14 -3400 -550 150 R 40 40 1 1 B
X PB11/INT11/SER4[3]/TC5[1]/TCC0[5]/TCC1[1]/SD0CK 24 -50 -2450 150 U 40 40 1 1 B
X VDDIO 34 3400 -650 150 L 40 40 1 1 W
X TCC0[3]/TCC1[7]/TC4[1]/SER5[0]/SER3[1]/XY17/INT7/PA23 44 3400 350 150 L 40 40 1 1 B
X GND 54 250 2450 150 D 40 40 1 1 W
X TC6[1]/SER5[1]/XY21/A0[15]/INT3/PB03 64 -750 2450 150 D 40 40 1 1 B
X PA06/INT6/VREFC/A0[6]/AC[2]/XY4/SER0[2]/TC1[0]/SD0CD 15 -3400 -650 150 R 40 40 1 1 B
X PB12/INT12/XY26/SER4[0]/TC4[0]/TCC3[0]/TCC0[0]/SD0CD 25 50 -2450 150 U 40 40 1 1 B
X GCRS/TCC0[4]/TCC1[0]/TC2[0]/SER3[1]/SER1[0]/XY10/INT0/PA16 35 3400 -550 150 L 40 40 1 1 B
X TCC2[2]/TC5[0]/SER5[2]/SER3[2]/INT8/PA24 45 3400 450 150 L 40 40 1 1 B
X VSW 55 150 2450 150 D 40 40 1 1 B
X PA07/INT7/A0[7]/AC[3]/XY5/SER0[3]/TC1[1]/SD0WP 16 -3400 -750 150 R 40 40 1 1 B
X PB13/INT13/XY27/SER4[1]/TC4[1]/TCC3[1]/TCC0[1]/SD0WP 26 150 -2450 150 U 40 40 1 1 B
X GTXEN/TCC0[5]/TCC1[1]/TC2[1]/SER3[0]/SER1[1]/XY11/INT1/PA17 36 3400 -450 150 L 40 40 1 1 B
X TC5[1]/SER5[3]/SER3[3]/INT9/PA25 46 3400 550 150 L 40 40 1 1 B
X VDDIO 56 50 2450 150 D 40 40 1 1 W
X PA08/NMI/A0[8]/A1[2]/XY6/SER0[0]/SER2[1]/TC0[0]/TCC0[0]/TCC1[4]/SD0CMD 17 -750 -2450 150 U 40 40 1 1 B
X PB14/INT14/XY28/SER4[2]/TC5[0]/TCC4[0]/TCC0[2]/GMDC 27 250 -2450 150 U 40 40 1 1 B
X GTX0/TCC0[6]/TCC1[2]/TC3[0]/SER3[2]/SER1[2]/XY12/INT2/PA18 37 3400 -350 150 L 40 40 1 1 B
X GND 47 3400 650 150 L 40 40 1 1 W
X SWCLK/TCC2[0]/TC6[0]/SER1[2]/SER7[2]/XY19/INT14/PA30 57 -50 2450 150 D 40 40 1 1 B
X PA09/INT9/A0[9]/A1[3]/XY7/SER0[1]/SER2[0]/TC0[1]/TCC0[1]/TCC1[5]/SD0DAT0 18 -650 -2450 150 U 40 40 1 1 B
X PB15/INT15/XY29/SER4[3]/TC5[1]/TCC4[1]/TCC0[3]/GMDIO 28 350 -2450 150 U 40 40 1 1 B
X GTX1/TCC0[7]/TCC1[3]/TC3[1]/SER3[3]/SER1[3]/XY13/INT3/PA19 38 3400 -250 150 L 40 40 1 1 B
X VDDIO 48 3400 750 150 L 40 40 1 1 W
X SWDIO/TCC2[1]/TC6[1]/SER1[3]/SER7[3]/INT15/PA31 58 -150 2450 150 D 40 40 1 1 P
X PA10/INT10/A0[10]/XY8/SER0[2]/SER2[2]/TC1[0]/TCC0[2]/TCC1[6]/SD0/DAT1 19 -550 -2450 150 U 40 40 1 1 B
X PA12/INT12/SER2[0]/SER4[1]/TC2[0]/TCC0[6]/TCC1[2]/SDCD/GRX1 29 450 -2450 150 U 40 40 1 1 B
X SDCD/TCC0[4]/TCC3[0]/TC6[0]/SER5[0]/INT0/PB16 39 3400 -150 150 L 40 40 1 1 B
X XIN/TC7[0]/SER5[2]/SER1[2]/INT6/PB22 49 750 2450 150 D 40 40 1 1 B
X SWO/TCC0[6]/TCC4[0]/TC0[0]/SER5[1]/SER7[0]/INT14/PB30 59 -250 2450 150 D 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
