

================================================================
== Vitis HLS Report for 'xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi'
================================================================
* Date:           Sat Jun 18 18:21:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        resize
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.061 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     3842|  20.000 ns|  38.420 us|    2|  3842|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_col_mat2axi  |        0|     3840|         2|          1|          1|  0 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|    110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_143_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |axi_last_V_fu_155_p2              |       and|   0|  0|   2|           1|           1|
    |icmp_ln72_fu_137_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln77_1_fu_149_p2             |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          80|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   12|         24|
    |dst_TDATA_blk_n          |   9|          2|    1|          2|
    |dst_mat_421_blk_n        |   9|          2|    1|          2|
    |j_fu_66                  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_last_V_reg_176       |   1|   0|    1|          0|
    |j_fu_66                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  xfMat2axis<24, 9, 2160, 3840, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  xfMat2axis<24, 9, 2160, 3840, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  xfMat2axis<24, 9, 2160, 3840, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  xfMat2axis<24, 9, 2160, 3840, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  xfMat2axis<24, 9, 2160, 3840, 1>_Pipeline_loop_col_mat2axi|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  xfMat2axis<24, 9, 2160, 3840, 1>_Pipeline_loop_col_mat2axi|  return value|
|dst_mat_421_dout     |   in|   24|     ap_fifo|                                                 dst_mat_421|       pointer|
|dst_mat_421_empty_n  |   in|    1|     ap_fifo|                                                 dst_mat_421|       pointer|
|dst_mat_421_read     |  out|    1|     ap_fifo|                                                 dst_mat_421|       pointer|
|dst_TREADY           |   in|    1|        axis|                                                dst_V_data_V|       pointer|
|dst_TDATA            |  out|   24|        axis|                                                dst_V_data_V|       pointer|
|cols                 |   in|   32|     ap_none|                                                        cols|        scalar|
|sub                  |   in|   32|     ap_none|                                                         sub|        scalar|
|icmp_ln77            |   in|    1|     ap_none|                                                   icmp_ln77|        scalar|
|dst_TVALID           |  out|    1|        axis|                                                dst_V_dest_V|       pointer|
|dst_TDEST            |  out|    1|        axis|                                                dst_V_dest_V|       pointer|
|dst_TKEEP            |  out|    3|        axis|                                                dst_V_keep_V|       pointer|
|dst_TSTRB            |  out|    3|        axis|                                                dst_V_strb_V|       pointer|
|dst_TUSER            |  out|    1|        axis|                                                dst_V_user_V|       pointer|
|dst_TLAST            |  out|    1|        axis|                                                dst_V_last_V|       pointer|
|dst_TID              |  out|    1|        axis|                                                  dst_V_id_V|       pointer|
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+

