# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Eliminator_vivado.srcs/sources_1/new/Elimilator_HVSENSITIVE.vhd" \
"../../../../Eliminator_vivado.srcs/sim_1/new/Eliminator_test.vhd" \

# Do not sort compile order
nosort
