

================================================================
== Vitis HLS Report for 'clarke_inverse_float_s'
================================================================
* Date:           Wed Oct 19 22:36:39 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Vbeta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vbeta" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10]   --->   Operation 17 'read' 'Vbeta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (7.01ns)   --->   "%Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19]   --->   Operation 18 'fmul' 'Vbeta_temp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 19 [2/3] (7.01ns)   --->   "%Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19]   --->   Operation 19 'fmul' 'Vbeta_temp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 20 [1/3] (7.01ns)   --->   "%Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19]   --->   Operation 20 'fmul' 'Vbeta_temp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.78>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%Valpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Valpha" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10]   --->   Operation 21 'read' 'Valpha_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [4/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 22 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 23 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.35ns)   --->   "%xor_ln21 = xor i32 %data_V, i32 2147483648" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 24 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %xor_ln21" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 25 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [4/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 26 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 27 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 28 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %zext_ln368" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 29 'bitcast' 'bitcast_ln354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %data_V" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 31 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 32 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 33 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 34 'or' 'or_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [2/2] (2.78ns)   --->   "%tmp_24 = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 35 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 36 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 37 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 38 [3/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 38 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [3/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 39 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/2] (2.78ns)   --->   "%tmp_24 = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 40 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 41 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 42 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 43 [2/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 43 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [2/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 44 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12 = and i1 %or_ln23, i1 %tmp_25" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 45 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12 = zext i1 %and_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 46 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12_7 = and i1 %or_ln23, i1 %tmp_s" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 47 'and' 'and_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12_7 = zext i1 %and_ln12_7" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 48 'zext' 'zext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_7" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 49 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i2 %sub_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 50 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.86ns)   --->   "%sub_ln24 = sub i17 %shl_ln, i17 %sext_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 52 'sub' 'sub_ln24' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i17 %sub_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 53 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 54 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 55 [1/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 55 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 56 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 57 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 58 [3/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 58 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [3/3] (7.01ns)   --->   "%dc_10 = fmul i32 %sub3, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 59 'fmul' 'dc_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 60 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 61 [2/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 61 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [2/3] (7.01ns)   --->   "%dc_10 = fmul i32 %sub3, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 62 'fmul' 'dc_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_24" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 63 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 64 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %and_ln23, i32 %conv, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 65 'select' 'select_ln23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 66 [1/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 66 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/3] (7.01ns)   --->   "%dc_10 = fmul i32 %sub3, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 67 'fmul' 'dc_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 68 [2/2] (2.78ns)   --->   "%tmp_28 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 68 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 69 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_ogt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 70 'fcmp' 'tmp_32' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_33 = fcmp_olt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 71 'fcmp' 'tmp_33' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%data_V_9 = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 72 'bitcast' 'data_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_10 = trunc i32 %data_V_9"   --->   Operation 73 'trunc' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln368_3 = zext i31 %p_Result_10"   --->   Operation 74 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln354_3 = bitcast i32 %zext_ln368_3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 75 'bitcast' 'bitcast_ln354_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_9, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 76 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %data_V_9" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 77 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_26, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 78 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (1.05ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 79 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.28ns)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 80 'or' 'or_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 81 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_28 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 82 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 83 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%data_V_10 = bitcast i32 %dc_10" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 84 'bitcast' 'data_V_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_11 = trunc i32 %data_V_10"   --->   Operation 85 'trunc' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i31 %p_Result_11"   --->   Operation 86 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln354_4 = bitcast i32 %zext_ln368_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 87 'bitcast' 'bitcast_ln354_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_10, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 88 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %data_V_10" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 89 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.84ns)   --->   "%icmp_ln31 = icmp_ne  i8 %tmp_30, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 90 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (1.05ns)   --->   "%icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 91 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.28ns)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 92 'or' 'or_ln31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %bitcast_ln354_4, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 93 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_ogt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 94 'fcmp' 'tmp_32' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/2] (2.78ns)   --->   "%tmp_33 = fcmp_olt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 95 'fcmp' 'tmp_33' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 96 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 96 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%and_ln12_8 = and i1 %or_ln27, i1 %tmp_28" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 97 'and' 'and_ln12_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%zext_ln12_8 = zext i1 %and_ln12_8" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 98 'zext' 'zext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%and_ln12_9 = and i1 %or_ln27, i1 %tmp_29" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 99 'and' 'and_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%zext_ln12_9 = zext i1 %and_ln12_9" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 100 'zext' 'zext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12_3 = sub i2 %zext_ln12_8, i2 %zext_ln12_9" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 101 'sub' 'sub_ln12_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i2 %sub_ln12_3" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 102 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_3, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 103 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.86ns)   --->   "%sub_ln28 = sub i17 %shl_ln3, i17 %sext_ln28" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 104 'sub' 'sub_ln28' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i17 %sub_ln28" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 105 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [4/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 106 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 107 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %bitcast_ln354_4, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 107 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%and_ln12_10 = and i1 %or_ln31, i1 %tmp_32" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 108 'and' 'and_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%zext_ln12_10 = zext i1 %and_ln12_10" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 109 'zext' 'zext_ln12_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%and_ln12_11 = and i1 %or_ln31, i1 %tmp_33" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 110 'and' 'and_ln12_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%zext_ln12_11 = zext i1 %and_ln12_11" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 111 'zext' 'zext_ln12_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12_4 = sub i2 %zext_ln12_10, i2 %zext_ln12_11" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 112 'sub' 'sub_ln12_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i2 %sub_ln12_4" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 113 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_4, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 114 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.86ns)   --->   "%sub_ln32 = sub i17 %shl_ln4, i17 %sext_ln32" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 115 'sub' 'sub_ln32' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i17 %sub_ln32" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 116 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [4/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 117 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 118 [3/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 118 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 119 [3/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 119 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.19>
ST_15 : Operation 120 [2/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 120 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 121 [2/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 121 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.64>
ST_16 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_27" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 122 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 123 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %and_ln27, i32 %conv3, i32 %dc" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 124 'select' 'select_ln27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%and_ln31 = and i1 %or_ln31, i1 %tmp_31" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 125 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 126 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %and_ln31, i32 %conv4, i32 %dc_10" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 127 'select' 'select_ln31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %select_ln23" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 128 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %select_ln27" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 129 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %select_ln31" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 130 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln35 = ret i96 %mrv_2" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 131 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.02ns
The critical path consists of the following:
	wire read operation ('Vbeta', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10) on port 'Vbeta' (foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10) [3]  (0 ns)
	'fmul' operation ('Vbeta_temp', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19) [5]  (7.02 ns)

 <State 2>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('Vbeta_temp', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19) [5]  (7.02 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('Vbeta_temp', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19) [5]  (7.02 ns)

 <State 4>: 6.79ns
The critical path consists of the following:
	wire read operation ('Valpha', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10) on port 'Valpha' (foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10) [4]  (0 ns)
	'xor' operation ('xor_ln21', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21) [9]  (0.351 ns)
	'fsub' operation ('sub3', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21) [11]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20) [6]  (6.44 ns)

 <State 6>: 6.61ns
The critical path consists of the following:
	'and' operation ('and_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [24]  (0 ns)
	'sub' operation ('sub_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [29]  (0.548 ns)
	'sub' operation ('sub_ln24', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24) [32]  (0.863 ns)
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24) [34]  (5.2 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20) [6]  (6.44 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20) [7]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20) [7]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20) [7]  (7.02 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [47]  (2.78 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27) [45]  (2.78 ns)

 <State 13>: 6.61ns
The critical path consists of the following:
	'and' operation ('and_ln12_8', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [48]  (0 ns)
	'sub' operation ('sub_ln12_3', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [53]  (0.548 ns)
	'sub' operation ('sub_ln28', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28) [56]  (0.863 ns)
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28) [58]  (5.2 ns)

 <State 14>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28) [58]  (5.2 ns)

 <State 15>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28) [58]  (5.2 ns)

 <State 16>: 5.65ns
The critical path consists of the following:
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28) [58]  (5.2 ns)
	'select' operation ('Vb', foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27) [59]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
