
---------- Begin Simulation Statistics ----------
final_tick                               159838104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724432                       # Number of bytes of host memory used
host_op_rate                                   159609                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   627.78                       # Real time elapsed on the host
host_tick_rate                              254607486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159838                       # Number of seconds simulated
sim_ticks                                159838104000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568048                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104072                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113200                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635505                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389802                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66028                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.598381                       # CPI: cycles per instruction
system.cpu.discardedOps                        196889                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628125                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485110                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033494                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27131095                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625633                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159838104                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132707009                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       636115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          546                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1273743                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            546                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65751                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111214                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57475                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136107                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136107                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       572405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 572405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20036608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20036608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201858                       # Request fanout histogram
system.membus.respLayer1.occupancy         1091040250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           815403000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            363821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       671243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          190                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273809                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       363138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1909817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1911373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     76606464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               76662336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          169235                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806247     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    618      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2394181000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1910845995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2049000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               435744                       # number of demand (read+write) hits
system.l2.demand_hits::total                   435767                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data              435744                       # number of overall hits
system.l2.overall_hits::total                  435767                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201203                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201863                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            201203                       # number of overall misses
system.l2.overall_misses::total                201863                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20948692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21014109000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20948692000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21014109000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           636947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               637630                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          636947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              637630                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.315887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.316583                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.315887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.316583                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99116.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104117.195072                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104100.845623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99116.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104117.195072                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104100.845623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111214                       # number of writebacks
system.l2.writebacks::total                    111214                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16924321000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16976538000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16924321000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16976538000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.315879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.316575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.315879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.316575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79116.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84117.739739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84101.388105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79116.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84117.739739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84101.388105                       # average overall mshr miss latency
system.l2.replacements                         169235                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560029                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560029                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          186                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              186                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          186                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            137702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                137702                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14445377000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14445377000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.497087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106132.506043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106132.506043                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11723237000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11723237000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.497087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86132.506043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86132.506043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99116.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99116.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79116.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79116.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        298042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            298042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6503315000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6503315000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       363138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        363138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99903.450289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99903.450289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5201084000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5201084000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79904.810189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79904.810189                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32155.347457                       # Cycle average of tags in use
system.l2.tags.total_refs                     1273668                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.305193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.464787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.290750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32036.591921                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981303                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23891                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20580771                       # Number of tag accesses
system.l2.tags.data_accesses                 20580771                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12876672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12918912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7117696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7117696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          201198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111214                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111214                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            264267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          80560715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80824983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       264267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           264267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44530658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44530658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44530658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           264267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         80560715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125355641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011094042250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546905                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104766                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111214                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7089                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2810669250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1009215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6595225500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13925.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32675.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70212                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.861577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.674559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.724684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76001     68.61%     68.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12218     11.03%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5331      4.81%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1649      1.49%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8610      7.77%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          711      0.64%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          540      0.49%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          409      0.37%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5300      4.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.497733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.894004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.727041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6460     97.61%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.41%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.89%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.770733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4008     60.56%     60.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      1.77%     62.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2322     35.09%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              145      2.19%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.38%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12917952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7116096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12918912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        80.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159838004000                       # Total gap between requests
system.mem_ctrls.avgGap                     510547.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12875712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7116096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 264267.398967645422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 80554709.282587587833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44520648.217899277806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       201198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111214                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18330750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6576894750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3761307057750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27773.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32688.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33820445.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            395855880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210394800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           722353800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          290372940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12617329920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32703230730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33838269600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80777807670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.372659                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87624409500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5337280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66876414500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            395049060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            209973555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718805220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          290033640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12617329920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32655028680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33878860800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80765080875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.293036                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87732922750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5337280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  66767901250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198129                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198129                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198129                       # number of overall hits
system.cpu.icache.overall_hits::total        10198129                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          683                       # number of overall misses
system.cpu.icache.overall_misses::total           683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69352000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69352000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69352000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69352000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101540.263543                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101540.263543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101540.263543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101540.263543                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.icache.writebacks::total               190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67986000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67986000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99540.263543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99540.263543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99540.263543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99540.263543                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198129                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198129                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69352000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69352000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101540.263543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101540.263543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99540.263543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99540.263543                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.459995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14932.374817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.459995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40795931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40795931                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51470445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51470445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51470952                       # number of overall hits
system.cpu.dcache.overall_hits::total        51470952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       681545                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         681545                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       689457                       # number of overall misses
system.cpu.dcache.overall_misses::total        689457                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34049894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34049894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34049894000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34049894000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52151990                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52151990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52160409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52160409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49959.861785                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49959.861785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49386.537522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49386.537522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        96974                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3470                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.946398                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       560029                       # number of writebacks
system.cpu.dcache.writebacks::total            560029                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52509                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52509                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       629036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       629036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       636943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       636943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31196311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31196311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32020318999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32020318999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012211                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49593.840416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49593.840416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50271.875190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50271.875190                       # average overall mshr miss latency
system.cpu.dcache.replacements                 635923                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40818037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40818037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       355774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        355774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13761199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13761199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41173811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41173811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38679.608403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38679.608403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       355227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       355227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13030342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13030342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36681.733089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36681.733089                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10652408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10652408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20288695000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20288695000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62279.008874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62279.008874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18165969000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18165969000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66345.405009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66345.405009                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    824007999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    824007999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104212.469837                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104212.469837                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.713524                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52107971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            636947                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.808959                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.713524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209278887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209278887                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159838104000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
