Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 13:53:34 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_drc -file top_drc.rpt
| Design       : top
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: top
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 14
+-------------+------------------+-------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                 | Violations |
+-------------+------------------+-------------------------------------------------------------+------------+
| AVAL-46     | Critical Warning | v7v8_mmcm_fvco_rule1                                        | 1          |
| AVAL-70     | Warning          | OSERDES_DataRateTqTriWidth                                  | 8          |
| CFGBVS-1    | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| PDRC-33     | Warning          | MMCM_adv_ClkFrequency_div_dclk                              | 1          |
| PDRC-153    | Warning          | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning          | Non-Optimal connections which could lead to hold violations | 1          |
| REQP-1840   | Warning          | RAMB18 async control check                                  | 1          |
+-------------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
AVAL-46#1 Critical Warning
v7v8_mmcm_fvco_rule1  
The current computed target frequency, FVCO, is out of range for cell MMCME2_ADV. The computed FVCO is 1500.000 MHz. The valid FVCO range for speed grade -1 is 600MHz to 1200MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 30.000, CLKIN1_PERIOD = 10.00000, and DIVCLK_DIVIDE = 2 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
Related violations: <none>

AVAL-70#1 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_45 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#2 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_46 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#3 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_47 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#4 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_48 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#5 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_49 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#6 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_50 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#7 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_51 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#8 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for OSERDESE2_52 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-33#1 Warning
MMCM_adv_ClkFrequency_div_dclk  
The computed value 1500.000 MHz (CLKIN1_PERIOD, net clk100_clk) for the VCO operating frequency of the MMCME2_ADV site MMCME2_ADV_X1Y0 (cell MMCME2_ADV) falls outside the operating range of the MMCM VCO frequency for this device (600.000 - 1200.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please adjust either the input period CLKINx_PERIOD (10.000000), multiplication factor CLKFBOUT_MULT_F (30.000000) or the division factor DIVCLK_DIVIDE (2), in order to achieve a VCO frequency within the rated operating range for this device.
Please note that this check is a Warning because the DCLK pin has an ACTIVE signal and it is assumed that dynamic control (DRP) will be exercised to put the VCO frequency into valid operating range.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net CLKB0 is a gated clock net sourced by a combinational pin ISERDESE2_i_1/O, cell ISERDESE2_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT ISERDESE2_i_1 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
ISERDESE2, ISERDESE2_1, ISERDESE2_10, ISERDESE2_11, ISERDESE2_12, ISERDESE2_13, ISERDESE2_14, ISERDESE2_15, ISERDESE2_2, ISERDESE2_3, ISERDESE2_4, ISERDESE2_5, ISERDESE2_6, ISERDESE2_7, ISERDESE2_8 (the first 15 of 16 listed)
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 tag_mem_reg has an input control pin tag_mem_reg/ENBWREN (net: tag_mem_reg_ENBWREN_cooolgate_en_sig_1) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


