<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1459x SDK: QSPI Flash Memory Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1459x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">QSPI Flash Memory Controller<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___m_e_m_o_r_y.html">Memory Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>QSPI Flash Memory Controller.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:hw__qspi__v2_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__qspi__v2_8h.html">hw_qspi_v2.h</a></td></tr>
<tr class="memdesc:hw__qspi__v2_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of API for the QSPI Low Level Driver. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhw__qspi__data__t.html">hw_qspi_data_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This union is used in order to allow different size access when reading/writing to QSPIC_READDATA_REG, QSPIC_WRITEDATA_REG, QSPIC_DUMMYDATA_REG because.  <a href="unionhw__qspi__data__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__config__t.html">hw_qspi_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC configuration structure.  <a href="structhw__qspi__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__read__instr__config__t.html">hw_qspi_read_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read instruction configuration structure (auto access mode)  <a href="structhw__qspi__read__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__erase__instr__config__t.html">hw_qspi_erase_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Erase instruction configuration structure (auto access mode)  <a href="structhw__qspi__erase__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__read__status__instr__config__t.html">hw_qspi_read_status_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC read status instruction configuration structure (auto access mode)  <a href="structhw__qspi__read__status__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__write__enable__instr__config__t.html">hw_qspi_write_enable_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC write enable instruction configuration structure (auto access mode)  <a href="structhw__qspi__write__enable__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__page__program__instr__config__t.html">hw_qspi_page_program_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Page Program instruction configuration structure (manual access mode)  <a href="structhw__qspi__page__program__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__suspend__resume__instr__config__t.html">hw_qspi_suspend_resume_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Erase suspend/resume instruction structure (auto access mode)  <a href="structhw__qspi__suspend__resume__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaeb336781b1879938a2b47b5260bfa723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaeb336781b1879938a2b47b5260bfa723">HW_QSPIC_REG_GETF</a>(id,  reg,  field)</td></tr>
<tr class="memdesc:gaeb336781b1879938a2b47b5260bfa723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of a field of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#gaeb336781b1879938a2b47b5260bfa723">More...</a><br /></td></tr>
<tr class="separator:gaeb336781b1879938a2b47b5260bfa723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38837831fc96740e3448d31190e5dbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga38837831fc96740e3448d31190e5dbe3">HW_QSPIC_REG_SETF</a>(id,  reg,  field,  new_val)</td></tr>
<tr class="memdesc:ga38837831fc96740e3448d31190e5dbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of a field of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#ga38837831fc96740e3448d31190e5dbe3">More...</a><br /></td></tr>
<tr class="separator:ga38837831fc96740e3448d31190e5dbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9693817d21c542dedbc2a489d5b912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga7a9693817d21c542dedbc2a489d5b912">HW_QSPIC_REG_SET_BIT</a>(id,  reg,  field)&#160;&#160;&#160;QSPIBA(id)-&gt;QSPIC_##reg##_REG |= (1 &lt;&lt; QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Pos)</td></tr>
<tr class="memdesc:ga7a9693817d21c542dedbc2a489d5b912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a bit of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#ga7a9693817d21c542dedbc2a489d5b912">More...</a><br /></td></tr>
<tr class="separator:ga7a9693817d21c542dedbc2a489d5b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9944bbd72c842dea42cc60ec2f35f35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga9944bbd72c842dea42cc60ec2f35f35b">HW_QSPIC_REG_CLR_BIT</a>(id,  reg,  field)&#160;&#160;&#160;QSPIBA(id)-&gt;QSPIC_##reg##_REG &amp;= ~QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Msk</td></tr>
<tr class="memdesc:ga9944bbd72c842dea42cc60ec2f35f35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear a bit of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#ga9944bbd72c842dea42cc60ec2f35f35b">More...</a><br /></td></tr>
<tr class="separator:ga9944bbd72c842dea42cc60ec2f35f35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4aa104c1887c31fa5fdda9d09ff57a97"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a></td></tr>
<tr class="memdesc:ga4aa104c1887c31fa5fdda9d09ff57a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Controller ID.  <a href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">More...</a><br /></td></tr>
<tr class="separator:ga4aa104c1887c31fa5fdda9d09ff57a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga73a7e238d7dc63182fe0026c480872e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga73a7e238d7dc63182fe0026c480872e5a1037e5310f8100adfd42a074c8bd2127">HW_QSPI_ACCESS_MODE_MANUAL</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga73a7e238d7dc63182fe0026c480872e5aeb981f179420e274f64e5dad19cfe19c">HW_QSPI_ACCESS_MODE_AUTO</a> = 1
 }</td></tr>
<tr class="memdesc:ga73a7e238d7dc63182fe0026c480872e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC memory access mode.  <a href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">More...</a><br /></td></tr>
<tr class="separator:ga73a7e238d7dc63182fe0026c480872e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b31012e4ee1a0afdb3bc394f0d97743"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga7b31012e4ee1a0afdb3bc394f0d97743a9bd039cd2cf1bfa5f6b025828c273af8">HW_QSPI_ADDR_SIZE_24</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga7b31012e4ee1a0afdb3bc394f0d97743a8162da815fe79d5dd41231e249b7ac1f">HW_QSPI_ADDR_SIZE_32</a> = 1
 }</td></tr>
<tr class="memdesc:ga7b31012e4ee1a0afdb3bc394f0d97743"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC memory address size.  <a href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">More...</a><br /></td></tr>
<tr class="separator:ga7b31012e4ee1a0afdb3bc394f0d97743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604b6c149c9e933d2e6606f2e5bc8f6c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga604b6c149c9e933d2e6606f2e5bc8f6caca5039bdedd96187fe41e2c66916b09a">HW_QSPI_BUS_MODE_SINGLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga604b6c149c9e933d2e6606f2e5bc8f6cadc76e45c2447138001d3d08ecf9a33b9">HW_QSPI_BUS_MODE_DUAL</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#gga604b6c149c9e933d2e6606f2e5bc8f6ca76bb931e961190106991f4252af5a2cd">HW_QSPI_BUS_MODE_QUAD</a> = 2
 }</td></tr>
<tr class="memdesc:ga604b6c149c9e933d2e6606f2e5bc8f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC bus mode.  <a href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">More...</a><br /></td></tr>
<tr class="separator:ga604b6c149c9e933d2e6606f2e5bc8f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c3de24c2cbc627b52dc97fc7a0bbde"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">HW_QSPI_BUS_STATUS</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga12c3de24c2cbc627b52dc97fc7a0bbdea3f6ec8c0a31cc9e46d543bb8630a0ae6">HW_QSPI_BUS_STATUS_IDLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga12c3de24c2cbc627b52dc97fc7a0bbdea2c24a3a522a5d617a87f6c8dca7151a8">HW_QSPI_BUS_STATUS_ACTIVE</a> = 1
 }</td></tr>
<tr class="memdesc:ga12c3de24c2cbc627b52dc97fc7a0bbde"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Bus status.  <a href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">More...</a><br /></td></tr>
<tr class="separator:ga12c3de24c2cbc627b52dc97fc7a0bbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea83faa8dbc646591dd07d41eee47b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga9ea83faa8dbc646591dd07d41eee47b4">HW_QSPI_BUSY_LEVEL</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga9ea83faa8dbc646591dd07d41eee47b4ababbeb28aa9469ac70df211bd8c9c853">HW_QSPI_BUSY_LEVEL_LOW</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga9ea83faa8dbc646591dd07d41eee47b4a7123d55319171e5c7c0081de25864d84">HW_QSPI_BUSY_LEVEL_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:ga9ea83faa8dbc646591dd07d41eee47b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC device busy status setting.  <a href="group___h_w___q_s_p_i.html#ga9ea83faa8dbc646591dd07d41eee47b4">More...</a><br /></td></tr>
<tr class="separator:ga9ea83faa8dbc646591dd07d41eee47b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e565d26123441e2e211463f890a0192"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192a3b72e18dbbf3999b5553b3b64129052b">HW_QSPI_CLK_DIV_1</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192a05ac097ba222e6af33f77b4bff1c811b">HW_QSPI_CLK_DIV_2</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192ada117cfd79ed3d546d5ac9670f2ad1b0">HW_QSPI_CLK_DIV_4</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192a7c5a130b0a5745e768bbb9cd7dffa754">HW_QSPI_CLK_DIV_8</a> = 3
 }</td></tr>
<tr class="memdesc:ga0e565d26123441e2e211463f890a0192"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC clock divider.  <a href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">More...</a><br /></td></tr>
<tr class="separator:ga0e565d26123441e2e211463f890a0192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb3341c44dd6232679a677e30029bf7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggaacb3341c44dd6232679a677e30029bf7aecbb0649d30badfc717a553dd140f577">HW_QSPI_CLK_MODE_LOW</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaacb3341c44dd6232679a677e30029bf7a0a0d6699f16d8b5c30869c610d02667c">HW_QSPI_CLK_MODE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gaacb3341c44dd6232679a677e30029bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC clock mode.  <a href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">More...</a><br /></td></tr>
<tr class="separator:gaacb3341c44dd6232679a677e30029bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0b8e37b587e7a66037b09ada4b4473"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">HW_QSPI_CONTINUOUS_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga7a0b8e37b587e7a66037b09ada4b4473ad22a0663aeff383c5d70ab535c55ff94">HW_QSPI_CONTINUOUS_MODE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga7a0b8e37b587e7a66037b09ada4b4473af1bd23076f7041267915b7ffb142b1f0">HW_QSPI_CONTINUOUS_MODE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga7a0b8e37b587e7a66037b09ada4b4473"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC continuous mode.  <a href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">More...</a><br /></td></tr>
<tr class="separator:ga7a0b8e37b587e7a66037b09ada4b4473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3739b9e69513e2d3f6509ce70eb36d9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9a5a740f1c21d338076513d7023276960f">HW_QSPI_DRIVE_CURRENT_4</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9a7c80a809bde14c8047128f4c3fb1e49c">HW_QSPI_DRIVE_CURRENT_8</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9ac9660f0ad8f7f8061f6297811eeafb29">HW_QSPI_DRIVE_CURRENT_12</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9a989bd9b7c5fadd881bad07cf540560b1">HW_QSPI_DRIVE_CURRENT_16</a> = 3
 }</td></tr>
<tr class="memdesc:gac3739b9e69513e2d3f6509ce70eb36d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC pads drive current strength.  <a href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">More...</a><br /></td></tr>
<tr class="separator:gac3739b9e69513e2d3f6509ce70eb36d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9d015a436cc681be6d2aebcbda265f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga6c9d015a436cc681be6d2aebcbda265f">HW_QSPI_EXTRA_BYTE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga6c9d015a436cc681be6d2aebcbda265fa35ec1fb817c91b756e255a324a159029">HW_QSPI_EXTRA_BYTE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga6c9d015a436cc681be6d2aebcbda265fa834b67bc913c1ffdfe09289ccf850e3c">HW_QSPI_EXTRA_BYTE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga6c9d015a436cc681be6d2aebcbda265f"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC extra byte setting in auto access mode.  <a href="group___h_w___q_s_p_i.html#ga6c9d015a436cc681be6d2aebcbda265f">More...</a><br /></td></tr>
<tr class="separator:ga6c9d015a436cc681be6d2aebcbda265f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554837b141e95c68a209d9f0d45ae9e4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga554837b141e95c68a209d9f0d45ae9e4">HW_QSPI_EXTRA_BYTE_HALF</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga554837b141e95c68a209d9f0d45ae9e4a7ed70d8bc9686c9d616f4359cb1e762f">HW_QSPI_EXTRA_BYTE_HALF_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga554837b141e95c68a209d9f0d45ae9e4a834ec6f29432b7e9a4230858a541ba25">HW_QSPI_EXTRA_BYTE_HALF_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga554837b141e95c68a209d9f0d45ae9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC extra byte half setting in auto access mode.  <a href="group___h_w___q_s_p_i.html#ga554837b141e95c68a209d9f0d45ae9e4">More...</a><br /></td></tr>
<tr class="separator:ga554837b141e95c68a209d9f0d45ae9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1986448d78b6f585d823fa0ac9b02b87"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga1986448d78b6f585d823fa0ac9b02b87ae5e59ba5e5e3ad1d35913050a76b033e">HW_QSPI_HREADY_MODE_WAIT</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga1986448d78b6f585d823fa0ac9b02b87ae09105492bf48b09cf152d211eaa6a6a">HW_QSPI_HREADY_MODE_NO_WAIT</a> = 1
 }</td></tr>
<tr class="memdesc:ga1986448d78b6f585d823fa0ac9b02b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.  <a href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">More...</a><br /></td></tr>
<tr class="separator:ga1986448d78b6f585d823fa0ac9b02b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40f196f1512d97463f10d6dc3011dec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggae40f196f1512d97463f10d6dc3011decae1375e4f5c2577d1411537a228ca7e51">HW_QSPI_IO_DIR_AUTO_SEL</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggae40f196f1512d97463f10d6dc3011deca93b2fc7201331c41ecb47c5457d37056">HW_QSPI_IO_DIR_OUTPUT</a> = 1
 }</td></tr>
<tr class="memdesc:gae40f196f1512d97463f10d6dc3011dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC pad direction.  <a href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">More...</a><br /></td></tr>
<tr class="separator:gae40f196f1512d97463f10d6dc3011dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f9c52bff563b523ca30416450f5f35"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggab1f9c52bff563b523ca30416450f5f35a2bac8c06316845e1b74ccd128cfc03ed">HW_QSPI_IO_VALUE_LOW</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggab1f9c52bff563b523ca30416450f5f35aded8881bc4f9ae9e8c615f34c9d12877">HW_QSPI_IO_VALUE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gab1f9c52bff563b523ca30416450f5f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC IO2/IO3 pad value.  <a href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">More...</a><br /></td></tr>
<tr class="separator:gab1f9c52bff563b523ca30416450f5f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a6856a46da602cbe373d87a506a34e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggad2a6856a46da602cbe373d87a506a34eab8d877378996b6d7e5f98a0d3abefa3e">HW_QSPI_READ_PIPE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggad2a6856a46da602cbe373d87a506a34eaeeea23696ea8e400588eba983b31b131">HW_QSPI_READ_PIPE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:gad2a6856a46da602cbe373d87a506a34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC read pipe setting.  <a href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">More...</a><br /></td></tr>
<tr class="separator:gad2a6856a46da602cbe373d87a506a34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3518fb153be120647607e1aac0a87c9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9ad20b0e138bc14f941b8f04c6f920e70d">HW_QSPI_READ_PIPE_DELAY_0</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a1c5c18e5300bcf2d4e606f551910f094">HW_QSPI_READ_PIPE_DELAY_1</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a108cba6547e1b2b2b149a287602ecff7">HW_QSPI_READ_PIPE_DELAY_2</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a9ef7efeff246ea7b9173d37c36e53e24">HW_QSPI_READ_PIPE_DELAY_3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9ad31f2d2ea1bc631d1c5b410e111fb1fa">HW_QSPI_READ_PIPE_DELAY_4</a> = 4, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a5f332204b49208e0ffe218ba7e5cbec3">HW_QSPI_READ_PIPE_DELAY_5</a> = 5, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a704ddab0bd5061deb1177b3d57a07401">HW_QSPI_READ_PIPE_DELAY_6</a> = 6, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9ae5cb7fc6638701d7ac6bf0e1c8c36f6d">HW_QSPI_READ_PIPE_DELAY_7</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:gaa3518fb153be120647607e1aac0a87c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Read pipe clock delay in relation to the falling edge of QSPI_SCK.  <a href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">More...</a><br /></td></tr>
<tr class="separator:gaa3518fb153be120647607e1aac0a87c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f21c08ed361bcc72e6cf6ac96b5a857"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga0f21c08ed361bcc72e6cf6ac96b5a857a295503b8d332685969c06c4d05bfbaca">HW_QSPI_SAMPLING_EDGE_POS</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0f21c08ed361bcc72e6cf6ac96b5a857a2fbb9728a5eb6e2448f651dfb72bd512">HW_QSPI_SAMPLING_EDGE_NEG</a> = 1
 }</td></tr>
<tr class="memdesc:ga0f21c08ed361bcc72e6cf6ac96b5a857"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.  <a href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">More...</a><br /></td></tr>
<tr class="separator:ga0f21c08ed361bcc72e6cf6ac96b5a857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b91c8f3fd1797b6b0c44f410e2306a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aa8ad13336cbb2430f91fb17c64f3327b4">HW_QSPI_SLEW_RATE_0</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aabfd6638bd2b629025d94ff09cd7c22f2">HW_QSPI_SLEW_RATE_1</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aa5db696c827bffdac904828d4e5ce0f4e">HW_QSPI_SLEW_RATE_2</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aa8dea3b352e948851a28252668a6888ab">HW_QSPI_SLEW_RATE_3</a> = 3
 }</td></tr>
<tr class="memdesc:ga91b91c8f3fd1797b6b0c44f410e2306a"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC pads slew rate.  <a href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">More...</a><br /></td></tr>
<tr class="separator:ga91b91c8f3fd1797b6b0c44f410e2306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7674b2bcd8eb52ebc17f6b976f63b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">HW_QSPI_ERASE_STATUS</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9a98c97e950d3a5a9362c2148e95811792">HW_QSPI_ERASE_STATUS_NO</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9ae0c2e677c90e63463a8297e77b10dd16">HW_QSPI_ERASE_STATUS_PENDING</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9af3e65f408871064da190f15183986c43">HW_QSPI_ERASE_STATUS_RUNNING</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9a56c52e3daa1749f84a2607271474c0f5">HW_QSPI_ERASE_STATUS_SUSPENDED</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9a18ce26736db81a582ee681c336df085f">HW_QSPI_ERASE_STATUS_FINISHING</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:gabc7674b2bcd8eb52ebc17f6b976f63b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The status of sector/block erasing.  <a href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">More...</a><br /></td></tr>
<tr class="separator:gabc7674b2bcd8eb52ebc17f6b976f63b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga81bc226415cf8f32f588498d642af397"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga81bc226415cf8f32f588498d642af397">hw_qspi_clock_enable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga81bc226415cf8f32f588498d642af397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable QSPI controller clock.  <a href="group___h_w___q_s_p_i.html#ga81bc226415cf8f32f588498d642af397">More...</a><br /></td></tr>
<tr class="separator:ga81bc226415cf8f32f588498d642af397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5fc6797760b82d9944cf9bf9273e166"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad5fc6797760b82d9944cf9bf9273e166">hw_qspi_clock_disable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gad5fc6797760b82d9944cf9bf9273e166"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable QSPI controller clock.  <a href="group___h_w___q_s_p_i.html#gad5fc6797760b82d9944cf9bf9273e166">More...</a><br /></td></tr>
<tr class="separator:gad5fc6797760b82d9944cf9bf9273e166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc5c62ed8b71ac581ad17c0b34421f7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4fc5c62ed8b71ac581ad17c0b34421f7">hw_qspi_cs_enable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga4fc5c62ed8b71ac581ad17c0b34421f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CS on QSPI bus in manual access mode.  <a href="group___h_w___q_s_p_i.html#ga4fc5c62ed8b71ac581ad17c0b34421f7">More...</a><br /></td></tr>
<tr class="separator:ga4fc5c62ed8b71ac581ad17c0b34421f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b61bc68c19b9eecc1f0f2663d0cbf8a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2b61bc68c19b9eecc1f0f2663d0cbf8a">hw_qspi_cs_disable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2b61bc68c19b9eecc1f0f2663d0cbf8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CS on QSPI bus in manual access mode.  <a href="group___h_w___q_s_p_i.html#ga2b61bc68c19b9eecc1f0f2663d0cbf8a">More...</a><br /></td></tr>
<tr class="separator:ga2b61bc68c19b9eecc1f0f2663d0cbf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8a236a75187632ee8976a2f41ca8e7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">HW_QSPI_BUS_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga8e8a236a75187632ee8976a2f41ca8e7">hw_qspi_get_bus_status</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga8e8a236a75187632ee8976a2f41ca8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC Bus status.  <a href="group___h_w___q_s_p_i.html#ga8e8a236a75187632ee8976a2f41ca8e7">More...</a><br /></td></tr>
<tr class="separator:ga8e8a236a75187632ee8976a2f41ca8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfda0a02fd17eec3643d2de85bb4e0b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3cfda0a02fd17eec3643d2de85bb4e0b">hw_qspi_set_div</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a> div)</td></tr>
<tr class="memdesc:ga3cfda0a02fd17eec3643d2de85bb4e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC clock divider.  <a href="group___h_w___q_s_p_i.html#ga3cfda0a02fd17eec3643d2de85bb4e0b">More...</a><br /></td></tr>
<tr class="separator:ga3cfda0a02fd17eec3643d2de85bb4e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50f7e88557f4eff035db5b9842c3f1c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaa50f7e88557f4eff035db5b9842c3f1c">hw_qspi_get_div</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gaa50f7e88557f4eff035db5b9842c3f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC clock divider.  <a href="group___h_w___q_s_p_i.html#gaa50f7e88557f4eff035db5b9842c3f1c">More...</a><br /></td></tr>
<tr class="separator:gaa50f7e88557f4eff035db5b9842c3f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae316a7a2540c5e6cfa3ac89c0fe7eec6"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae316a7a2540c5e6cfa3ac89c0fe7eec6">hw_qspi_set_manual_access_bus_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:gae316a7a2540c5e6cfa3ac89c0fe7eec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC bus mode in manual access mode.  <a href="group___h_w___q_s_p_i.html#gae316a7a2540c5e6cfa3ac89c0fe7eec6">More...</a><br /></td></tr>
<tr class="separator:gae316a7a2540c5e6cfa3ac89c0fe7eec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad147931bc2e7d41852adc8f291b75df0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad147931bc2e7d41852adc8f291b75df0">hw_qspi_set_access_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a> access_mode)</td></tr>
<tr class="memdesc:gad147931bc2e7d41852adc8f291b75df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC access mode.  <a href="group___h_w___q_s_p_i.html#gad147931bc2e7d41852adc8f291b75df0">More...</a><br /></td></tr>
<tr class="separator:gad147931bc2e7d41852adc8f291b75df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649e01c895366b557f5e3750c7ef2e7a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga649e01c895366b557f5e3750c7ef2e7a">hw_qspi_get_access_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga649e01c895366b557f5e3750c7ef2e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC access mode.  <a href="group___h_w___q_s_p_i.html#ga649e01c895366b557f5e3750c7ef2e7a">More...</a><br /></td></tr>
<tr class="separator:ga649e01c895366b557f5e3750c7ef2e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac415f4082e59ad23d80923f347a31a10"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gac415f4082e59ad23d80923f347a31a10">hw_qspi_set_clock_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a> clk_mode)</td></tr>
<tr class="memdesc:gac415f4082e59ad23d80923f347a31a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC clock mode.  <a href="group___h_w___q_s_p_i.html#gac415f4082e59ad23d80923f347a31a10">More...</a><br /></td></tr>
<tr class="separator:gac415f4082e59ad23d80923f347a31a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1422cd22e00c7f2a9926a7bf8485b3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga6f1422cd22e00c7f2a9926a7bf8485b3">hw_qspi_get_clock_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga6f1422cd22e00c7f2a9926a7bf8485b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC clock mode.  <a href="group___h_w___q_s_p_i.html#ga6f1422cd22e00c7f2a9926a7bf8485b3">More...</a><br /></td></tr>
<tr class="separator:ga6f1422cd22e00c7f2a9926a7bf8485b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638fd38fa8a8e3987c3dc890f01143e9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga638fd38fa8a8e3987c3dc890f01143e9">hw_qspi_set_io2_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga638fd38fa8a8e3987c3dc890f01143e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPI_IO2 direction.  <a href="group___h_w___q_s_p_i.html#ga638fd38fa8a8e3987c3dc890f01143e9">More...</a><br /></td></tr>
<tr class="separator:ga638fd38fa8a8e3987c3dc890f01143e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae749ff8e3992001cd379fcbcbfd41f51"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae749ff8e3992001cd379fcbcbfd41f51">hw_qspi_get_io2_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gae749ff8e3992001cd379fcbcbfd41f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPI_IO2 direction.  <a href="group___h_w___q_s_p_i.html#gae749ff8e3992001cd379fcbcbfd41f51">More...</a><br /></td></tr>
<tr class="separator:gae749ff8e3992001cd379fcbcbfd41f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74708e4f0e2f8ba8b88df1dbf568d04"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gab74708e4f0e2f8ba8b88df1dbf568d04">hw_qspi_set_io3_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:gab74708e4f0e2f8ba8b88df1dbf568d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPI_IO3 direction.  <a href="group___h_w___q_s_p_i.html#gab74708e4f0e2f8ba8b88df1dbf568d04">More...</a><br /></td></tr>
<tr class="separator:gab74708e4f0e2f8ba8b88df1dbf568d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cf008c4e8d9a4054ef9040908bc103"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga97cf008c4e8d9a4054ef9040908bc103">hw_qspi_get_io3_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga97cf008c4e8d9a4054ef9040908bc103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPI_IO3 direction.  <a href="group___h_w___q_s_p_i.html#ga97cf008c4e8d9a4054ef9040908bc103">More...</a><br /></td></tr>
<tr class="separator:ga97cf008c4e8d9a4054ef9040908bc103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294913ff839ebe229cc58c7ef07fb9fd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga294913ff839ebe229cc58c7ef07fb9fd">hw_qspi_set_io2_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga294913ff839ebe229cc58c7ef07fb9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of QSPI_IO2 pad when QSPI_IO2 direction is output.  <a href="group___h_w___q_s_p_i.html#ga294913ff839ebe229cc58c7ef07fb9fd">More...</a><br /></td></tr>
<tr class="separator:ga294913ff839ebe229cc58c7ef07fb9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5947aaa48df6fbf1146b7a5c76810b26"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga5947aaa48df6fbf1146b7a5c76810b26">hw_qspi_get_io2_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga5947aaa48df6fbf1146b7a5c76810b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of QSPI_IO2 pad when QSPI_IO2 direction is output.  <a href="group___h_w___q_s_p_i.html#ga5947aaa48df6fbf1146b7a5c76810b26">More...</a><br /></td></tr>
<tr class="separator:ga5947aaa48df6fbf1146b7a5c76810b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eafdd4cc30e9567182f5347633a419"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga92eafdd4cc30e9567182f5347633a419">hw_qspi_set_io3_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga92eafdd4cc30e9567182f5347633a419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of QSPI_IO3 pad when QSPI_IO3 direction is output.  <a href="group___h_w___q_s_p_i.html#ga92eafdd4cc30e9567182f5347633a419">More...</a><br /></td></tr>
<tr class="separator:ga92eafdd4cc30e9567182f5347633a419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3afe6478165968ea954eb57f63c76233"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3afe6478165968ea954eb57f63c76233">hw_qspi_get_io3_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga3afe6478165968ea954eb57f63c76233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of QSPI_IO3 pad when QSPI_IO3 direction is output.  <a href="group___h_w___q_s_p_i.html#ga3afe6478165968ea954eb57f63c76233">More...</a><br /></td></tr>
<tr class="separator:ga3afe6478165968ea954eb57f63c76233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cb69ddd3af4dcac4af0eb2718bb07f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga79cb69ddd3af4dcac4af0eb2718bb07f">hw_qspi_set_io</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:ga79cb69ddd3af4dcac4af0eb2718bb07f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction and the level of QSPIC IOs based on the Bus Mode.  <a href="group___h_w___q_s_p_i.html#ga79cb69ddd3af4dcac4af0eb2718bb07f">More...</a><br /></td></tr>
<tr class="separator:ga79cb69ddd3af4dcac4af0eb2718bb07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f29741083613ba8b443692c0adf148b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3f29741083613ba8b443692c0adf148b">hw_qspi_set_hready_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a> <a class="el" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>)</td></tr>
<tr class="memdesc:ga3f29741083613ba8b443692c0adf148b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC HReady signal mode.  <a href="group___h_w___q_s_p_i.html#ga3f29741083613ba8b443692c0adf148b">More...</a><br /></td></tr>
<tr class="separator:ga3f29741083613ba8b443692c0adf148b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8eb7fe073ce7ffdaf22e719cbe6d98"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2a8eb7fe073ce7ffdaf22e719cbe6d98">hw_qspi_get_hready_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2a8eb7fe073ce7ffdaf22e719cbe6d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC HReady signal mode.  <a href="group___h_w___q_s_p_i.html#ga2a8eb7fe073ce7ffdaf22e719cbe6d98">More...</a><br /></td></tr>
<tr class="separator:ga2a8eb7fe073ce7ffdaf22e719cbe6d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96689f50bbb5f6b190eb6b4fce09329a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga96689f50bbb5f6b190eb6b4fce09329a">hw_qspi_set_read_sampling_edge</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a> edge)</td></tr>
<tr class="memdesc:ga96689f50bbb5f6b190eb6b4fce09329a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC read sampling edge.  <a href="group___h_w___q_s_p_i.html#ga96689f50bbb5f6b190eb6b4fce09329a">More...</a><br /></td></tr>
<tr class="separator:ga96689f50bbb5f6b190eb6b4fce09329a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4831245b0f4b75b831341e3a4eac29"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2e4831245b0f4b75b831341e3a4eac29">hw_qspi_get_read_sampling_edge</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2e4831245b0f4b75b831341e3a4eac29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC read sampling edge.  <a href="group___h_w___q_s_p_i.html#ga2e4831245b0f4b75b831341e3a4eac29">More...</a><br /></td></tr>
<tr class="separator:ga2e4831245b0f4b75b831341e3a4eac29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db2a6ccde4d554aedb5c2f124be8d06"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga5db2a6ccde4d554aedb5c2f124be8d06">hw_qspi_set_read_pipe</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a> read_pipe)</td></tr>
<tr class="memdesc:ga5db2a6ccde4d554aedb5c2f124be8d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC data read pipe status.  <a href="group___h_w___q_s_p_i.html#ga5db2a6ccde4d554aedb5c2f124be8d06">More...</a><br /></td></tr>
<tr class="separator:ga5db2a6ccde4d554aedb5c2f124be8d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3989a7eccbdd92c43e8ec877a032ba85"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3989a7eccbdd92c43e8ec877a032ba85">hw_qspi_get_read_pipe</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga3989a7eccbdd92c43e8ec877a032ba85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC read pipe status.  <a href="group___h_w___q_s_p_i.html#ga3989a7eccbdd92c43e8ec877a032ba85">More...</a><br /></td></tr>
<tr class="separator:ga3989a7eccbdd92c43e8ec877a032ba85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d13e80f9d799986a8ae9d39c3eeeb3f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4d13e80f9d799986a8ae9d39c3eeeb3f">hw_qspi_set_read_pipe_clock_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a> delay)</td></tr>
<tr class="memdesc:ga4d13e80f9d799986a8ae9d39c3eeeb3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the QSPIC read pipe clock delay.  <a href="group___h_w___q_s_p_i.html#ga4d13e80f9d799986a8ae9d39c3eeeb3f">More...</a><br /></td></tr>
<tr class="separator:ga4d13e80f9d799986a8ae9d39c3eeeb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fbe9d9b17c031c4c25eb8f807bef3e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae6fbe9d9b17c031c4c25eb8f807bef3e">hw_qspi_get_read_pipe_clock_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gae6fbe9d9b17c031c4c25eb8f807bef3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC read pipe clock delay.  <a href="group___h_w___q_s_p_i.html#gae6fbe9d9b17c031c4c25eb8f807bef3e">More...</a><br /></td></tr>
<tr class="separator:gae6fbe9d9b17c031c4c25eb8f807bef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4969737a4ec41182f5aa8ef06824a0a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gab4969737a4ec41182f5aa8ef06824a0a">hw_qspi_set_address_size</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a> addr_size)</td></tr>
<tr class="memdesc:gab4969737a4ec41182f5aa8ef06824a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC address size.  <a href="group___h_w___q_s_p_i.html#gab4969737a4ec41182f5aa8ef06824a0a">More...</a><br /></td></tr>
<tr class="separator:gab4969737a4ec41182f5aa8ef06824a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c63e7b1c76aa2546a49e9cb380d75e8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4c63e7b1c76aa2546a49e9cb380d75e8">hw_qspi_get_address_size</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga4c63e7b1c76aa2546a49e9cb380d75e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC address size.  <a href="group___h_w___q_s_p_i.html#ga4c63e7b1c76aa2546a49e9cb380d75e8">More...</a><br /></td></tr>
<tr class="separator:ga4c63e7b1c76aa2546a49e9cb380d75e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb53f4dedc66d164f0ad2443f8b8ef1"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga6eb53f4dedc66d164f0ad2443f8b8ef1">hw_qspi_set_slew_rate</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a> slew_rate)</td></tr>
<tr class="memdesc:ga6eb53f4dedc66d164f0ad2443f8b8ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set slew rate of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#ga6eb53f4dedc66d164f0ad2443f8b8ef1">More...</a><br /></td></tr>
<tr class="separator:ga6eb53f4dedc66d164f0ad2443f8b8ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6380b40915e0e4b2d19768f8d26946"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3d6380b40915e0e4b2d19768f8d26946">hw_qspi_get_slew_rate</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga3d6380b40915e0e4b2d19768f8d26946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get slew rate of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#ga3d6380b40915e0e4b2d19768f8d26946">More...</a><br /></td></tr>
<tr class="separator:ga3d6380b40915e0e4b2d19768f8d26946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ddb70c925c729ec782d57169e68122"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gac8ddb70c925c729ec782d57169e68122">hw_qspi_set_drive_current</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a> drive_current)</td></tr>
<tr class="memdesc:gac8ddb70c925c729ec782d57169e68122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set drive current of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#gac8ddb70c925c729ec782d57169e68122">More...</a><br /></td></tr>
<tr class="separator:gac8ddb70c925c729ec782d57169e68122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c164ff5facf21f61590d25d1853b0d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga82c164ff5facf21f61590d25d1853b0d">hw_qspi_get_drive_current</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga82c164ff5facf21f61590d25d1853b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get drive current of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#ga82c164ff5facf21f61590d25d1853b0d">More...</a><br /></td></tr>
<tr class="separator:ga82c164ff5facf21f61590d25d1853b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d7cf0856eca98264e468c551ae1fa"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae40d7cf0856eca98264e468c551ae1fa">hw_qspi_set_dummy_bytes</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint8_t dummy_bytes)</td></tr>
<tr class="memdesc:gae40d7cf0856eca98264e468c551ae1fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of dummy bytes in auto access mode.  <a href="group___h_w___q_s_p_i.html#gae40d7cf0856eca98264e468c551ae1fa">More...</a><br /></td></tr>
<tr class="separator:gae40d7cf0856eca98264e468c551ae1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0a14a5149f34250e17a44de4ac4f1"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4dd0a14a5149f34250e17a44de4ac4f1">hw_qspi_get_dummy_bytes</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga4dd0a14a5149f34250e17a44de4ac4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dummy bytes in auto access mode.  <a href="group___h_w___q_s_p_i.html#ga4dd0a14a5149f34250e17a44de4ac4f1">More...</a><br /></td></tr>
<tr class="separator:ga4dd0a14a5149f34250e17a44de4ac4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86fb06519083425bf6d3de78fb46976"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaf86fb06519083425bf6d3de78fb46976">hw_qspi_set_read_cs_idle_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:gaf86fb06519083425bf6d3de78fb46976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between two consecutive read commands.  <a href="group___h_w___q_s_p_i.html#gaf86fb06519083425bf6d3de78fb46976">More...</a><br /></td></tr>
<tr class="separator:gaf86fb06519083425bf6d3de78fb46976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ad804c64c0daababc293870dff101d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga50ad804c64c0daababc293870dff101d">hw_qspi_set_erase_cs_idle_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:ga50ad804c64c0daababc293870dff101d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between a write enable, erase, erase suspend and erase resume instruction and the next consecutive command.  <a href="group___h_w___q_s_p_i.html#ga50ad804c64c0daababc293870dff101d">More...</a><br /></td></tr>
<tr class="separator:ga50ad804c64c0daababc293870dff101d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5806715d21862325c73acb3df96934ed"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga5806715d21862325c73acb3df96934ed">hw_qspi_read32</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga5806715d21862325c73acb3df96934ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the external device to the QSPIC (manual mode)  <a href="group___h_w___q_s_p_i.html#ga5806715d21862325c73acb3df96934ed">More...</a><br /></td></tr>
<tr class="separator:ga5806715d21862325c73acb3df96934ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad281bf740da02efced87f599b06e23cd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad281bf740da02efced87f599b06e23cd">hw_qspi_read16</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gad281bf740da02efced87f599b06e23cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the external device to the QSPIC (manual mode)  <a href="group___h_w___q_s_p_i.html#gad281bf740da02efced87f599b06e23cd">More...</a><br /></td></tr>
<tr class="separator:gad281bf740da02efced87f599b06e23cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa579013c84d513598829ee6b7389616"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaaa579013c84d513598829ee6b7389616">hw_qspi_read8</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gaaa579013c84d513598829ee6b7389616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the external device to the QSPIC (manual mode)  <a href="group___h_w___q_s_p_i.html#gaaa579013c84d513598829ee6b7389616">More...</a><br /></td></tr>
<tr class="separator:gaaa579013c84d513598829ee6b7389616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffcbc45b1ce1fc5def40c1de0e5ceb67"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaffcbc45b1ce1fc5def40c1de0e5ceb67">hw_qspi_write32</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint32_t data)</td></tr>
<tr class="memdesc:gaffcbc45b1ce1fc5def40c1de0e5ceb67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the QSPIC to the external device (manual mode)  <a href="group___h_w___q_s_p_i.html#gaffcbc45b1ce1fc5def40c1de0e5ceb67">More...</a><br /></td></tr>
<tr class="separator:gaffcbc45b1ce1fc5def40c1de0e5ceb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6862c8739a2108efb42beb958a6dcdb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad6862c8739a2108efb42beb958a6dcdb">hw_qspi_write16</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint16_t data)</td></tr>
<tr class="memdesc:gad6862c8739a2108efb42beb958a6dcdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the QSPIC to the external device (manual mode)  <a href="group___h_w___q_s_p_i.html#gad6862c8739a2108efb42beb958a6dcdb">More...</a><br /></td></tr>
<tr class="separator:gad6862c8739a2108efb42beb958a6dcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17789e51bfedfe2c10ee8b74645d14a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaf17789e51bfedfe2c10ee8b74645d14a">hw_qspi_write8</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint8_t data)</td></tr>
<tr class="memdesc:gaf17789e51bfedfe2c10ee8b74645d14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the QSPIC to the external device (manual mode)  <a href="group___h_w___q_s_p_i.html#gaf17789e51bfedfe2c10ee8b74645d14a">More...</a><br /></td></tr>
<tr class="separator:gaf17789e51bfedfe2c10ee8b74645d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2696133ed4900b649e1dc5100c7b896f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2696133ed4900b649e1dc5100c7b896f">hw_qspi_dummy32</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2696133ed4900b649e1dc5100c7b896f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 32-bit transfer.  <a href="group___h_w___q_s_p_i.html#ga2696133ed4900b649e1dc5100c7b896f">More...</a><br /></td></tr>
<tr class="separator:ga2696133ed4900b649e1dc5100c7b896f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18dd1856e65f287244ad78f7d5d1b15e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga18dd1856e65f287244ad78f7d5d1b15e">hw_qspi_dummy16</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga18dd1856e65f287244ad78f7d5d1b15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 16-bit transfer.  <a href="group___h_w___q_s_p_i.html#ga18dd1856e65f287244ad78f7d5d1b15e">More...</a><br /></td></tr>
<tr class="separator:ga18dd1856e65f287244ad78f7d5d1b15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93db3e593726dd277768470aecb87b9a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga93db3e593726dd277768470aecb87b9a">hw_qspi_dummy8</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga93db3e593726dd277768470aecb87b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for an 8-bit transfer.  <a href="group___h_w___q_s_p_i.html#ga93db3e593726dd277768470aecb87b9a">More...</a><br /></td></tr>
<tr class="separator:ga93db3e593726dd277768470aecb87b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562ed58d660bcab92f0f5e4ae98a1467"><td class="memItemLeft" align="right" valign="top">__RETAINED_CODE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga562ed58d660bcab92f0f5e4ae98a1467">hw_qspi_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__config__t.html">hw_qspi_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga562ed58d660bcab92f0f5e4ae98a1467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the QSPI controller (QSPIC)  <a href="group___h_w___q_s_p_i.html#ga562ed58d660bcab92f0f5e4ae98a1467">More...</a><br /></td></tr>
<tr class="separator:ga562ed58d660bcab92f0f5e4ae98a1467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2742faaaf4585f33838206dc64ca5762"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2742faaaf4585f33838206dc64ca5762">hw_qspi_read_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__read__instr__config__t.html">hw_qspi_read_instr_config_t</a> *cfg, uint8_t dummy_bytes, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:ga2742faaaf4585f33838206dc64ca5762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga2742faaaf4585f33838206dc64ca5762">More...</a><br /></td></tr>
<tr class="separator:ga2742faaaf4585f33838206dc64ca5762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a4c5526f75b94a53a7a87f62f50720"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaf0a4c5526f75b94a53a7a87f62f50720">hw_qspi_erase_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__erase__instr__config__t.html">hw_qspi_erase_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gaf0a4c5526f75b94a53a7a87f62f50720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the erase instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#gaf0a4c5526f75b94a53a7a87f62f50720">More...</a><br /></td></tr>
<tr class="separator:gaf0a4c5526f75b94a53a7a87f62f50720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed653c655f19b5e9e127700197618d3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaeed653c655f19b5e9e127700197618d3">hw_qspi_read_status_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__read__status__instr__config__t.html">hw_qspi_read_status_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gaeed653c655f19b5e9e127700197618d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read status register instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#gaeed653c655f19b5e9e127700197618d3">More...</a><br /></td></tr>
<tr class="separator:gaeed653c655f19b5e9e127700197618d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a36981743827523b849ed07e72bc6e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga73a36981743827523b849ed07e72bc6e">hw_qspi_write_enable_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__write__enable__instr__config__t.html">hw_qspi_write_enable_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga73a36981743827523b849ed07e72bc6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the write enable instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga73a36981743827523b849ed07e72bc6e">More...</a><br /></td></tr>
<tr class="separator:ga73a36981743827523b849ed07e72bc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07633916e7c476a53268d156c66baa82"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga07633916e7c476a53268d156c66baa82">hw_qspi_suspend_resume_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__suspend__resume__instr__config__t.html">hw_qspi_suspend_resume_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga07633916e7c476a53268d156c66baa82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the program and erase suspend/resume instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga07633916e7c476a53268d156c66baa82">More...</a><br /></td></tr>
<tr class="separator:ga07633916e7c476a53268d156c66baa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190807cd7fc711d851fa85fd73cbb49f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga190807cd7fc711d851fa85fd73cbb49f">hw_qspi_exit_continuous_mode_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">HW_QSPI_CONTINUOUS_MODE</a> <a class="el" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>, <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a> addr_size)</td></tr>
<tr class="memdesc:ga190807cd7fc711d851fa85fd73cbb49f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the exit from continuous mode instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga190807cd7fc711d851fa85fd73cbb49f">More...</a><br /></td></tr>
<tr class="separator:ga190807cd7fc711d851fa85fd73cbb49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565daabddf386848998b3ee321759f97"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga565daabddf386848998b3ee321759f97">hw_qspi_set_erase_address</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint32_t erase_addr)</td></tr>
<tr class="memdesc:ga565daabddf386848998b3ee321759f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the address of the block/sector that is requested to be erased.  <a href="group___h_w___q_s_p_i.html#ga565daabddf386848998b3ee321759f97">More...</a><br /></td></tr>
<tr class="separator:ga565daabddf386848998b3ee321759f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a06e21e17e9a6684272a535e96f96ea"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga9a06e21e17e9a6684272a535e96f96ea">hw_qspi_trigger_erase</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga9a06e21e17e9a6684272a535e96f96ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger erase block/sector.  <a href="group___h_w___q_s_p_i.html#ga9a06e21e17e9a6684272a535e96f96ea">More...</a><br /></td></tr>
<tr class="separator:ga9a06e21e17e9a6684272a535e96f96ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cd328b8fdfbdf65e562b58f3bd5fc0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">HW_QSPI_ERASE_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga41cd328b8fdfbdf65e562b58f3bd5fc0">hw_qspi_get_erase_status</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga41cd328b8fdfbdf65e562b58f3bd5fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get erase status.  <a href="group___h_w___q_s_p_i.html#ga41cd328b8fdfbdf65e562b58f3bd5fc0">More...</a><br /></td></tr>
<tr class="separator:ga41cd328b8fdfbdf65e562b58f3bd5fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c08d0a8abc38e60473e495d81e4d9d2"><td class="memItemLeft" align="right" valign="top">__RETAINED_CODE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3c08d0a8abc38e60473e495d81e4d9d2">hw_qspi_erase_block</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint32_t addr)</td></tr>
<tr class="memdesc:ga3c08d0a8abc38e60473e495d81e4d9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase block/sector of flash memory.  <a href="group___h_w___q_s_p_i.html#ga3c08d0a8abc38e60473e495d81e4d9d2">More...</a><br /></td></tr>
<tr class="separator:ga3c08d0a8abc38e60473e495d81e4d9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab9bca25a1e71dd4d1f221736022907"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2ab9bca25a1e71dd4d1f221736022907">hw_qspi_set_extra_byte</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint8_t extra_byte, <a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> bus_mode, bool half_disable_out)</td></tr>
<tr class="memdesc:ga2ab9bca25a1e71dd4d1f221736022907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set an extra byte to use with read instructions.  <a href="group___h_w___q_s_p_i.html#ga2ab9bca25a1e71dd4d1f221736022907">More...</a><br /></td></tr>
<tr class="separator:ga2ab9bca25a1e71dd4d1f221736022907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7f2f4f7fb0fc4354fdf85d5b865f0e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2a7f2f4f7fb0fc4354fdf85d5b865f0e">hw_qspi_exit_continuous_mode_sequence_enable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2a7f2f4f7fb0fc4354fdf85d5b865f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___q_s_p_i.html#ga2a7f2f4f7fb0fc4354fdf85d5b865f0e">More...</a><br /></td></tr>
<tr class="separator:ga2a7f2f4f7fb0fc4354fdf85d5b865f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c89c32ecfe235cb5bb727d13a464cde"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga1c89c32ecfe235cb5bb727d13a464cde">hw_qspi_exit_continuous_mode_sequence_disable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga1c89c32ecfe235cb5bb727d13a464cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___q_s_p_i.html#ga1c89c32ecfe235cb5bb727d13a464cde">More...</a><br /></td></tr>
<tr class="separator:ga1c89c32ecfe235cb5bb727d13a464cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>QSPI Flash Memory Controller. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga9944bbd72c842dea42cc60ec2f35f35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9944bbd72c842dea42cc60ec2f35f35b">&#9670;&nbsp;</a></span>HW_QSPIC_REG_CLR_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_QSPIC_REG_CLR_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;QSPIBA(id)-&gt;QSPIC_##reg##_REG &amp;= ~QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Msk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear a bit of a QSPIC register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>is the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>is the register bit to clear </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeb336781b1879938a2b47b5260bfa723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb336781b1879938a2b47b5260bfa723">&#9670;&nbsp;</a></span>HW_QSPIC_REG_GETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_QSPIC_REG_GETF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((QSPIBA(<span class="keywordtype">id</span>)-&gt;QSPIC_##reg##_REG &amp; QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Msk) &gt;&gt; \</div>
<div class="line">         QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Pos)</div>
</div><!-- fragment -->
<p>Get the value of a field of a QSPIC register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>is the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>is the register field to write</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the value of the register field </dd></dl>

</div>
</div>
<a id="ga7a9693817d21c542dedbc2a489d5b912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9693817d21c542dedbc2a489d5b912">&#9670;&nbsp;</a></span>HW_QSPIC_REG_SET_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_QSPIC_REG_SET_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;QSPIBA(id)-&gt;QSPIC_##reg##_REG |= (1 &lt;&lt; QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a bit of a QSPIC register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>is the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>is the register bit to set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga38837831fc96740e3448d31190e5dbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38837831fc96740e3448d31190e5dbe3">&#9670;&nbsp;</a></span>HW_QSPIC_REG_SETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_QSPIC_REG_SETF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">new_val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">QSPIBA(<span class="keywordtype">id</span>)-&gt;QSPIC_##reg##_REG = ((QSPIBA(<span class="keywordtype">id</span>)-&gt;QSPIC_##reg##_REG &amp; \</div>
<div class="line">                                         ~QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Msk) | \</div>
<div class="line">                                        (QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Msk &amp; \</div>
<div class="line">                                         ((new_val) &lt;&lt; QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Pos)))</div>
</div><!-- fragment -->
<p>Set the value of a field of a QSPIC register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>is the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>is the register field to write </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">new_val</td><td>is the value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga4aa104c1887c31fa5fdda9d09ff57a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa104c1887c31fa5fdda9d09ff57a97">&#9670;&nbsp;</a></span>HW_QSPIC_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void* <a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Controller ID. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga73a7e238d7dc63182fe0026c480872e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a7e238d7dc63182fe0026c480872e5">&#9670;&nbsp;</a></span>HW_QSPI_ACCESS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC memory access mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga73a7e238d7dc63182fe0026c480872e5a1037e5310f8100adfd42a074c8bd2127"></a>HW_QSPI_ACCESS_MODE_MANUAL&#160;</td><td class="fielddoc"><p>Manual Mode is selected </p>
</td></tr>
<tr><td class="fieldname"><a id="gga73a7e238d7dc63182fe0026c480872e5aeb981f179420e274f64e5dad19cfe19c"></a>HW_QSPI_ACCESS_MODE_AUTO&#160;</td><td class="fielddoc"><p>Auto Mode is selected </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7b31012e4ee1a0afdb3bc394f0d97743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b31012e4ee1a0afdb3bc394f0d97743">&#9670;&nbsp;</a></span>HW_QSPI_ADDR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC memory address size. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7b31012e4ee1a0afdb3bc394f0d97743a9bd039cd2cf1bfa5f6b025828c273af8"></a>HW_QSPI_ADDR_SIZE_24&#160;</td><td class="fielddoc"><p>24 bits address </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7b31012e4ee1a0afdb3bc394f0d97743a8162da815fe79d5dd41231e249b7ac1f"></a>HW_QSPI_ADDR_SIZE_32&#160;</td><td class="fielddoc"><p>32 bits address </p>
</td></tr>
</table>

</div>
</div>
<a id="ga604b6c149c9e933d2e6606f2e5bc8f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga604b6c149c9e933d2e6606f2e5bc8f6c">&#9670;&nbsp;</a></span>HW_QSPI_BUS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC bus mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga604b6c149c9e933d2e6606f2e5bc8f6caca5039bdedd96187fe41e2c66916b09a"></a>HW_QSPI_BUS_MODE_SINGLE&#160;</td><td class="fielddoc"><p>Bus mode in single mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga604b6c149c9e933d2e6606f2e5bc8f6cadc76e45c2447138001d3d08ecf9a33b9"></a>HW_QSPI_BUS_MODE_DUAL&#160;</td><td class="fielddoc"><p>Bus mode in dual mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga604b6c149c9e933d2e6606f2e5bc8f6ca76bb931e961190106991f4252af5a2cd"></a>HW_QSPI_BUS_MODE_QUAD&#160;</td><td class="fielddoc"><p>Bus mode in quad mode </p>
</td></tr>
</table>

</div>
</div>
<a id="ga12c3de24c2cbc627b52dc97fc7a0bbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c3de24c2cbc627b52dc97fc7a0bbde">&#9670;&nbsp;</a></span>HW_QSPI_BUS_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">HW_QSPI_BUS_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC Bus status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga12c3de24c2cbc627b52dc97fc7a0bbdea3f6ec8c0a31cc9e46d543bb8630a0ae6"></a>HW_QSPI_BUS_STATUS_IDLE&#160;</td><td class="fielddoc"><p>The SPI Bus is idle </p>
</td></tr>
<tr><td class="fieldname"><a id="gga12c3de24c2cbc627b52dc97fc7a0bbdea2c24a3a522a5d617a87f6c8dca7151a8"></a>HW_QSPI_BUS_STATUS_ACTIVE&#160;</td><td class="fielddoc"><p>The SPI Bus is active. Read data, write data or dummy data activity is in progress. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9ea83faa8dbc646591dd07d41eee47b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea83faa8dbc646591dd07d41eee47b4">&#9670;&nbsp;</a></span>HW_QSPI_BUSY_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga9ea83faa8dbc646591dd07d41eee47b4">HW_QSPI_BUSY_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC device busy status setting. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9ea83faa8dbc646591dd07d41eee47b4ababbeb28aa9469ac70df211bd8c9c853"></a>HW_QSPI_BUSY_LEVEL_LOW&#160;</td><td class="fielddoc"><p>The QSPI device is busy when the pin level bit is low </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9ea83faa8dbc646591dd07d41eee47b4a7123d55319171e5c7c0081de25864d84"></a>HW_QSPI_BUSY_LEVEL_HIGH&#160;</td><td class="fielddoc"><p>The QSPI device is busy when the pin level bit is high </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0e565d26123441e2e211463f890a0192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e565d26123441e2e211463f890a0192">&#9670;&nbsp;</a></span>HW_QSPI_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC clock divider. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0e565d26123441e2e211463f890a0192a3b72e18dbbf3999b5553b3b64129052b"></a>HW_QSPI_CLK_DIV_1&#160;</td><td class="fielddoc"><p>divide by 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0e565d26123441e2e211463f890a0192a05ac097ba222e6af33f77b4bff1c811b"></a>HW_QSPI_CLK_DIV_2&#160;</td><td class="fielddoc"><p>divide by 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0e565d26123441e2e211463f890a0192ada117cfd79ed3d546d5ac9670f2ad1b0"></a>HW_QSPI_CLK_DIV_4&#160;</td><td class="fielddoc"><p>divide by 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0e565d26123441e2e211463f890a0192a7c5a130b0a5745e768bbb9cd7dffa754"></a>HW_QSPI_CLK_DIV_8&#160;</td><td class="fielddoc"><p>divide by 8 </p>
</td></tr>
</table>

</div>
</div>
<a id="gaacb3341c44dd6232679a677e30029bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb3341c44dd6232679a677e30029bf7">&#9670;&nbsp;</a></span>HW_QSPI_CLK_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC clock mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaacb3341c44dd6232679a677e30029bf7aecbb0649d30badfc717a553dd140f577"></a>HW_QSPI_CLK_MODE_LOW&#160;</td><td class="fielddoc"><p>Mode 0: QSPI_SCK is low when QSPI_CS is high. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaacb3341c44dd6232679a677e30029bf7a0a0d6699f16d8b5c30869c610d02667c"></a>HW_QSPI_CLK_MODE_HIGH&#160;</td><td class="fielddoc"><p>Mode 3: QSPI_SCK is high when QSPI_CS is high. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7a0b8e37b587e7a66037b09ada4b4473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a0b8e37b587e7a66037b09ada4b4473">&#9670;&nbsp;</a></span>HW_QSPI_CONTINUOUS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">HW_QSPI_CONTINUOUS_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC continuous mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7a0b8e37b587e7a66037b09ada4b4473ad22a0663aeff383c5d70ab535c55ff94"></a>HW_QSPI_CONTINUOUS_MODE_DISABLE&#160;</td><td class="fielddoc"><p>Disable continuous mode of operation </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7a0b8e37b587e7a66037b09ada4b4473af1bd23076f7041267915b7ffb142b1f0"></a>HW_QSPI_CONTINUOUS_MODE_ENABLE&#160;</td><td class="fielddoc"><p>Enable continuous mode of operation </p>
</td></tr>
</table>

</div>
</div>
<a id="gac3739b9e69513e2d3f6509ce70eb36d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3739b9e69513e2d3f6509ce70eb36d9">&#9670;&nbsp;</a></span>HW_QSPI_DRIVE_CURRENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC pads drive current strength. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac3739b9e69513e2d3f6509ce70eb36d9a5a740f1c21d338076513d7023276960f"></a>HW_QSPI_DRIVE_CURRENT_4&#160;</td><td class="fielddoc"><p>4 mA </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac3739b9e69513e2d3f6509ce70eb36d9a7c80a809bde14c8047128f4c3fb1e49c"></a>HW_QSPI_DRIVE_CURRENT_8&#160;</td><td class="fielddoc"><p>8 mA </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac3739b9e69513e2d3f6509ce70eb36d9ac9660f0ad8f7f8061f6297811eeafb29"></a>HW_QSPI_DRIVE_CURRENT_12&#160;</td><td class="fielddoc"><p>12 mA </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac3739b9e69513e2d3f6509ce70eb36d9a989bd9b7c5fadd881bad07cf540560b1"></a>HW_QSPI_DRIVE_CURRENT_16&#160;</td><td class="fielddoc"><p>16 mA </p>
</td></tr>
</table>

</div>
</div>
<a id="gabc7674b2bcd8eb52ebc17f6b976f63b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7674b2bcd8eb52ebc17f6b976f63b9">&#9670;&nbsp;</a></span>HW_QSPI_ERASE_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">HW_QSPI_ERASE_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The status of sector/block erasing. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabc7674b2bcd8eb52ebc17f6b976f63b9a98c97e950d3a5a9362c2148e95811792"></a>HW_QSPI_ERASE_STATUS_NO&#160;</td><td class="fielddoc"><p>no erase <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc7674b2bcd8eb52ebc17f6b976f63b9ae0c2e677c90e63463a8297e77b10dd16"></a>HW_QSPI_ERASE_STATUS_PENDING&#160;</td><td class="fielddoc"><p>pending erase request <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc7674b2bcd8eb52ebc17f6b976f63b9af3e65f408871064da190f15183986c43"></a>HW_QSPI_ERASE_STATUS_RUNNING&#160;</td><td class="fielddoc"><p>erase procedure is running <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc7674b2bcd8eb52ebc17f6b976f63b9a56c52e3daa1749f84a2607271474c0f5"></a>HW_QSPI_ERASE_STATUS_SUSPENDED&#160;</td><td class="fielddoc"><p>suspended erase procedure <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc7674b2bcd8eb52ebc17f6b976f63b9a18ce26736db81a582ee681c336df085f"></a>HW_QSPI_ERASE_STATUS_FINISHING&#160;</td><td class="fielddoc"><p>finishing the erase procedure <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6c9d015a436cc681be6d2aebcbda265f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c9d015a436cc681be6d2aebcbda265f">&#9670;&nbsp;</a></span>HW_QSPI_EXTRA_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga6c9d015a436cc681be6d2aebcbda265f">HW_QSPI_EXTRA_BYTE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC extra byte setting in auto access mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6c9d015a436cc681be6d2aebcbda265fa35ec1fb817c91b756e255a324a159029"></a>HW_QSPI_EXTRA_BYTE_DISABLE&#160;</td><td class="fielddoc"><p>Disable extra byte phase </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6c9d015a436cc681be6d2aebcbda265fa834b67bc913c1ffdfe09289ccf850e3c"></a>HW_QSPI_EXTRA_BYTE_ENABLE&#160;</td><td class="fielddoc"><p>Enable extra byte phase </p>
</td></tr>
</table>

</div>
</div>
<a id="ga554837b141e95c68a209d9f0d45ae9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554837b141e95c68a209d9f0d45ae9e4">&#9670;&nbsp;</a></span>HW_QSPI_EXTRA_BYTE_HALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga554837b141e95c68a209d9f0d45ae9e4">HW_QSPI_EXTRA_BYTE_HALF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC extra byte half setting in auto access mode. </p>
<dl class="section note"><dt>Note</dt><dd>This setting is out of scope if the extra byte is disabled. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga554837b141e95c68a209d9f0d45ae9e4a7ed70d8bc9686c9d616f4359cb1e762f"></a>HW_QSPI_EXTRA_BYTE_HALF_DISABLE&#160;</td><td class="fielddoc"><p>Transmit the complete extra byte </p>
</td></tr>
<tr><td class="fieldname"><a id="gga554837b141e95c68a209d9f0d45ae9e4a834ec6f29432b7e9a4230858a541ba25"></a>HW_QSPI_EXTRA_BYTE_HALF_ENABLE&#160;</td><td class="fielddoc"><p>The output switches to Hi-Z during the transmission of the low nibble of the extra byte </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1986448d78b6f585d823fa0ac9b02b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1986448d78b6f585d823fa0ac9b02b87">&#9670;&nbsp;</a></span>HW_QSPI_HREADY_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers. </p>
<dl class="section note"><dt>Note</dt><dd>This configuration is useful when the frequency of the QSPI clock is much lower than the clock of the AMBA bus, in order to avoid locking the AMBA bus for a long time. When is set to HW_QSPI_HREADY_MODE_WAIT there is no need to check the QSPIC_BUSY for detecting completion of the requested access. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1986448d78b6f585d823fa0ac9b02b87ae5e59ba5e5e3ad1d35913050a76b033e"></a>HW_QSPI_HREADY_MODE_WAIT&#160;</td><td class="fielddoc"><p>Adds wait states via hready signal when accessing the QSPIC_WRITEDATA, QSPIC_READDATA and QSPIC_DUMMYDATA registers. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1986448d78b6f585d823fa0ac9b02b87ae09105492bf48b09cf152d211eaa6a6a"></a>HW_QSPI_HREADY_MODE_NO_WAIT&#160;</td><td class="fielddoc"><p>Don't add wait states via the HREADY signal </p>
</td></tr>
</table>

</div>
</div>
<a id="gae40f196f1512d97463f10d6dc3011dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40f196f1512d97463f10d6dc3011dec">&#9670;&nbsp;</a></span>HW_QSPI_IO_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC pad direction. </p>
<dl class="section note"><dt>Note</dt><dd>Set this enum to HW_QSPI_IO_DIR_OUTPUT only when the SPI or Dual SPI mode is enabled in order to control the /WP signal. When the Quad SPI bus mode is enabled this setting MUST be set to HW_QSPI_IO_DIR_AUTO_SEL. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae40f196f1512d97463f10d6dc3011decae1375e4f5c2577d1411537a228ca7e51"></a>HW_QSPI_IO_DIR_AUTO_SEL&#160;</td><td class="fielddoc"><p>The QSPI pad is determined by the controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae40f196f1512d97463f10d6dc3011deca93b2fc7201331c41ecb47c5457d37056"></a>HW_QSPI_IO_DIR_OUTPUT&#160;</td><td class="fielddoc"><p>The QSPI pad is output </p>
</td></tr>
</table>

</div>
</div>
<a id="gab1f9c52bff563b523ca30416450f5f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f9c52bff563b523ca30416450f5f35">&#9670;&nbsp;</a></span>HW_QSPI_IO_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC IO2/IO3 pad value. </p>
<dl class="section note"><dt>Note</dt><dd>Use this enum to set the value of QSPI_IOx when the corresponding HW_QSPI_IO_DIR is set to HW_QSPI_IO_DIR_OUTPUT. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab1f9c52bff563b523ca30416450f5f35a2bac8c06316845e1b74ccd128cfc03ed"></a>HW_QSPI_IO_VALUE_LOW&#160;</td><td class="fielddoc"><p>Set the level of the QSPI bus IO low </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab1f9c52bff563b523ca30416450f5f35aded8881bc4f9ae9e8c615f34c9d12877"></a>HW_QSPI_IO_VALUE_HIGH&#160;</td><td class="fielddoc"><p>Set the level of the QSPI bus IO high </p>
</td></tr>
</table>

</div>
</div>
<a id="gad2a6856a46da602cbe373d87a506a34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2a6856a46da602cbe373d87a506a34e">&#9670;&nbsp;</a></span>HW_QSPI_READ_PIPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC read pipe setting. </p>
<dl class="section note"><dt>Note</dt><dd>When read pipe is disabled the sampling clock is determined by <a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a> otherwise by <a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a>. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad2a6856a46da602cbe373d87a506a34eab8d877378996b6d7e5f98a0d3abefa3e"></a>HW_QSPI_READ_PIPE_DISABLE&#160;</td><td class="fielddoc"><p>Disable read pipe delay </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad2a6856a46da602cbe373d87a506a34eaeeea23696ea8e400588eba983b31b131"></a>HW_QSPI_READ_PIPE_ENABLE&#160;</td><td class="fielddoc"><p>Enable read pipe delay </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa3518fb153be120647607e1aac0a87c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3518fb153be120647607e1aac0a87c9">&#9670;&nbsp;</a></span>HW_QSPI_READ_PIPE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC Read pipe clock delay in relation to the falling edge of QSPI_SCK. </p>
<dl class="section note"><dt>Note</dt><dd>The read pipe delay should be set based on the voltage level of the power rail V12. Recommended values: V12 = 0.9V: HW_QSPI_READ_PIPE_DELAY_0 V12 = 1.2V: HW_QSPI_READ_PIPE_DELAY_7 </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9ad20b0e138bc14f941b8f04c6f920e70d"></a>HW_QSPI_READ_PIPE_DELAY_0&#160;</td><td class="fielddoc"><p>Set read pipe delay to 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9a1c5c18e5300bcf2d4e606f551910f094"></a>HW_QSPI_READ_PIPE_DELAY_1&#160;</td><td class="fielddoc"><p>Set read pipe delay to 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9a108cba6547e1b2b2b149a287602ecff7"></a>HW_QSPI_READ_PIPE_DELAY_2&#160;</td><td class="fielddoc"><p>Set read pipe delay to 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9a9ef7efeff246ea7b9173d37c36e53e24"></a>HW_QSPI_READ_PIPE_DELAY_3&#160;</td><td class="fielddoc"><p>Set read pipe delay to 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9ad31f2d2ea1bc631d1c5b410e111fb1fa"></a>HW_QSPI_READ_PIPE_DELAY_4&#160;</td><td class="fielddoc"><p>Set read pipe delay to 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9a5f332204b49208e0ffe218ba7e5cbec3"></a>HW_QSPI_READ_PIPE_DELAY_5&#160;</td><td class="fielddoc"><p>Set read pipe delay to 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9a704ddab0bd5061deb1177b3d57a07401"></a>HW_QSPI_READ_PIPE_DELAY_6&#160;</td><td class="fielddoc"><p>Set read pipe delay to 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa3518fb153be120647607e1aac0a87c9ae5cb7fc6638701d7ac6bf0e1c8c36f6d"></a>HW_QSPI_READ_PIPE_DELAY_7&#160;</td><td class="fielddoc"><p>Set read pipe delay to 7 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0f21c08ed361bcc72e6cf6ac96b5a857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f21c08ed361bcc72e6cf6ac96b5a857">&#9670;&nbsp;</a></span>HW_QSPI_SAMPLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0f21c08ed361bcc72e6cf6ac96b5a857a295503b8d332685969c06c4d05bfbaca"></a>HW_QSPI_SAMPLING_EDGE_POS&#160;</td><td class="fielddoc"><p>The incoming data sampling is triggered by the positive edge of QSPIC clock signal </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f21c08ed361bcc72e6cf6ac96b5a857a2fbb9728a5eb6e2448f651dfb72bd512"></a>HW_QSPI_SAMPLING_EDGE_NEG&#160;</td><td class="fielddoc"><p>The incoming data sampling is triggered by the negative edge of QSPIC clock signal </p>
</td></tr>
</table>

</div>
</div>
<a id="ga91b91c8f3fd1797b6b0c44f410e2306a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b91c8f3fd1797b6b0c44f410e2306a">&#9670;&nbsp;</a></span>HW_QSPI_SLEW_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPIC pads slew rate. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga91b91c8f3fd1797b6b0c44f410e2306aa8ad13336cbb2430f91fb17c64f3327b4"></a>HW_QSPI_SLEW_RATE_0&#160;</td><td class="fielddoc"><p>Rise = 1.7 V/ns, Fall = 1.9 V/ns (weak) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga91b91c8f3fd1797b6b0c44f410e2306aabfd6638bd2b629025d94ff09cd7c22f2"></a>HW_QSPI_SLEW_RATE_1&#160;</td><td class="fielddoc"><p>Rise = 2.0 V/ns, Fall = 2.3 V/ns </p>
</td></tr>
<tr><td class="fieldname"><a id="gga91b91c8f3fd1797b6b0c44f410e2306aa5db696c827bffdac904828d4e5ce0f4e"></a>HW_QSPI_SLEW_RATE_2&#160;</td><td class="fielddoc"><p>Rise = 2.3 V/ns, Fall = 2.6 V/ns </p>
</td></tr>
<tr><td class="fieldname"><a id="gga91b91c8f3fd1797b6b0c44f410e2306aa8dea3b352e948851a28252668a6888ab"></a>HW_QSPI_SLEW_RATE_3&#160;</td><td class="fielddoc"><p>Rise = 2.4 V/ns, Fall = 2.7 V/ns (strong) </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gad5fc6797760b82d9944cf9bf9273e166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5fc6797760b82d9944cf9bf9273e166">&#9670;&nbsp;</a></span>hw_qspi_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_clock_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable QSPI controller clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga81bc226415cf8f32f588498d642af397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81bc226415cf8f32f588498d642af397">&#9670;&nbsp;</a></span>hw_qspi_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_clock_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable QSPI controller clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2b61bc68c19b9eecc1f0f2663d0cbf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b61bc68c19b9eecc1f0f2663d0cbf8a">&#9670;&nbsp;</a></span>hw_qspi_cs_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_cs_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable CS on QSPI bus in manual access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4fc5c62ed8b71ac581ad17c0b34421f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fc5c62ed8b71ac581ad17c0b34421f7">&#9670;&nbsp;</a></span>hw_qspi_cs_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_cs_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable CS on QSPI bus in manual access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga18dd1856e65f287244ad78f7d5d1b15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18dd1856e65f287244ad78f7d5d1b15e">&#9670;&nbsp;</a></span>hw_qspi_dummy16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_dummy16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate clock pulses on the SPI bus for a 16-bit transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>During the last clock of this activity in the SPI bus, the QSPI_IOx data pads are in hi-z state. The number of generated pulses is equal to: (size of AHB bus access) / (size of SPI bus). The size of SPI bus can be 1, 2 or 4 for Single, Dual, Quad SPI mode respectively. </dd></dl>

</div>
</div>
<a id="ga2696133ed4900b649e1dc5100c7b896f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2696133ed4900b649e1dc5100c7b896f">&#9670;&nbsp;</a></span>hw_qspi_dummy32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_dummy32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate clock pulses on the SPI bus for a 32-bit transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>During the last clock of this activity in the SPI bus, the QSPI_IOx data pads are in hi-z state. The number of generated pulses is equal to: (size of AHB bus access) / (size of SPI bus). The size of SPI bus can be 1, 2 or 4 for Single, Dual, Quad SPI bus mode respectively. </dd></dl>

</div>
</div>
<a id="ga93db3e593726dd277768470aecb87b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93db3e593726dd277768470aecb87b9a">&#9670;&nbsp;</a></span>hw_qspi_dummy8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_dummy8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate clock pulses on the SPI bus for an 8-bit transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>During the last clock of this activity in the SPI bus, the QSPI_IOx data pads are in hi-z state. The number of generated pulses is equal to: (size of AHB bus access) / (size of SPI bus). The size of SPI bus can be 1, 2 or 4 for Single, Dual, Quad SPI mode respectively. </dd></dl>

</div>
</div>
<a id="ga3c08d0a8abc38e60473e495d81e4d9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c08d0a8abc38e60473e495d81e4d9d2">&#9670;&nbsp;</a></span>hw_qspi_erase_block()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__RETAINED_CODE void hw_qspi_erase_block </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Erase block/sector of flash memory. </p>
<dl class="section note"><dt>Note</dt><dd>Before erasing the flash memory, it is mandatory to set up the erase instructions first by calling <a class="el" href="group___h_w___q_s_p_i.html#gaf0a4c5526f75b94a53a7a87f62f50720" title="Initialize the erase instruction of the QSPIC.">hw_qspi_erase_instr_init()</a>.</dd>
<dd>
Call <a class="el" href="group___h_w___q_s_p_i.html#ga41cd328b8fdfbdf65e562b58f3bd5fc0" title="Get erase status.">hw_qspi_get_erase_status()</a> to check whether the erase operation has finished.</dd>
<dd>
Before switching the QSPI controller to manual mode check that <a class="el" href="group___h_w___q_s_p_i.html#ga41cd328b8fdfbdf65e562b58f3bd5fc0" title="Get erase status.">hw_qspi_get_erase_status()</a> == HW_QSPI_ERASE_STATUS_NO.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>memory address of the block/sector to be erased</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gaf0a4c5526f75b94a53a7a87f62f50720" title="Initialize the erase instruction of the QSPIC.">hw_qspi_erase_instr_init</a> </dd>
<dd>
<a class="el" href="group___h_w___q_s_p_i.html#ga41cd328b8fdfbdf65e562b58f3bd5fc0" title="Get erase status.">hw_qspi_get_erase_status</a> </dd></dl>

</div>
</div>
<a id="gaf0a4c5526f75b94a53a7a87f62f50720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a4c5526f75b94a53a7a87f62f50720">&#9670;&nbsp;</a></span>hw_qspi_erase_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_erase_instr_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__qspi__erase__instr__config__t.html">hw_qspi_erase_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sys_clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the erase instruction of the QSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the erase instruction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sys_clk_freq_hz</td><td>The system clock frequency in Hz, which is used to calculate the minimum QSPI bus clock cycles that the Chip Select (CS) signal remain must high between an erase instruction and the next consecutive instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__qspi__erase__instr__config__t.html" title="QSPIC Erase instruction configuration structure (auto access mode)">hw_qspi_erase_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="ga190807cd7fc711d851fa85fd73cbb49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga190807cd7fc711d851fa85fd73cbb49f">&#9670;&nbsp;</a></span>hw_qspi_exit_continuous_mode_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_exit_continuous_mode_instr_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">HW_QSPI_CONTINUOUS_MODE</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a>&#160;</td>
          <td class="paramname"><em>addr_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the exit from continuous mode instruction of the QSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Enable/Disable continuous mode of operation. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_size</td><td>The address size which determines the length of the sequence to exit the connected memory from continuous mode of operation. If the address size is 32 bits, the length of the command sequence is 2 bytes. Otherwise, for address size 24 bits only 1 byte is required.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473" title="QSPIC continuous mode.">HW_QSPI_CONTINUOUS_MODE</a> </dd>
<dd>
<a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743" title="QSPIC memory address size.">HW_QSPI_ADDR_SIZE</a> </dd></dl>

</div>
</div>
<a id="ga1c89c32ecfe235cb5bb727d13a464cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c89c32ecfe235cb5bb727d13a464cde">&#9670;&nbsp;</a></span>hw_qspi_exit_continuous_mode_sequence_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_exit_continuous_mode_sequence_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the 'exit from continuous read mode' sequence in automode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a7f2f4f7fb0fc4354fdf85d5b865f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7f2f4f7fb0fc4354fdf85d5b865f0e">&#9670;&nbsp;</a></span>hw_qspi_exit_continuous_mode_sequence_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_exit_continuous_mode_sequence_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the 'exit from continuous read mode' sequence in automode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga649e01c895366b557f5e3750c7ef2e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga649e01c895366b557f5e3750c7ef2e7a">&#9670;&nbsp;</a></span>hw_qspi_get_access_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a> hw_qspi_get_access_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>QSPIC access mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5" title="QSPIC memory access mode.">HW_QSPI_ACCESS_MODE</a> </dd></dl>

</div>
</div>
<a id="ga4c63e7b1c76aa2546a49e9cb380d75e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c63e7b1c76aa2546a49e9cb380d75e8">&#9670;&nbsp;</a></span>hw_qspi_get_address_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a> hw_qspi_get_address_size </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC address size. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>QSPIC address size</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743" title="QSPIC memory address size.">HW_QSPI_ADDR_SIZE</a> </dd></dl>

</div>
</div>
<a id="ga8e8a236a75187632ee8976a2f41ca8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e8a236a75187632ee8976a2f41ca8e7">&#9670;&nbsp;</a></span>hw_qspi_get_bus_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">HW_QSPI_BUS_STATUS</a> hw_qspi_get_bus_status </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC Bus status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde" title="QSPIC Bus status.">HW_QSPI_BUS_STATUS</a> </dd></dl>

</div>
</div>
<a id="ga6f1422cd22e00c7f2a9926a7bf8485b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1422cd22e00c7f2a9926a7bf8485b3">&#9670;&nbsp;</a></span>hw_qspi_get_clock_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a> hw_qspi_get_clock_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC clock mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>QSPIC clock mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7" title="QSPIC clock mode.">HW_QSPI_CLK_MODE</a> </dd></dl>

</div>
</div>
<a id="gaa50f7e88557f4eff035db5b9842c3f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa50f7e88557f4eff035db5b9842c3f1c">&#9670;&nbsp;</a></span>hw_qspi_get_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a> hw_qspi_get_div </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>QSPIC clock divider setting</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192" title="QSPIC clock divider.">HW_QSPI_CLK_DIV</a> </dd></dl>

</div>
</div>
<a id="ga82c164ff5facf21f61590d25d1853b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c164ff5facf21f61590d25d1853b0d">&#9670;&nbsp;</a></span>hw_qspi_get_drive_current()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a> hw_qspi_get_drive_current </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get drive current of QSPIC pads. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Drive current of QSPIC pads</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9" title="QSPIC pads drive current strength.">HW_QSPI_DRIVE_CURRENT</a> </dd></dl>

</div>
</div>
<a id="ga4dd0a14a5149f34250e17a44de4ac4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd0a14a5149f34250e17a44de4ac4f1">&#9670;&nbsp;</a></span>hw_qspi_get_dummy_bytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t hw_qspi_get_dummy_bytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of dummy bytes in auto access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of dummy bytes (0 - 4) </dd></dl>

</div>
</div>
<a id="ga41cd328b8fdfbdf65e562b58f3bd5fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41cd328b8fdfbdf65e562b58f3bd5fc0">&#9670;&nbsp;</a></span>hw_qspi_get_erase_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">HW_QSPI_ERASE_STATUS</a> hw_qspi_get_erase_status </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get erase status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of sector/block erasing</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9" title="The status of sector/block erasing.">HW_QSPI_ERASE_STATUS</a> </dd></dl>

</div>
</div>
<a id="ga2a8eb7fe073ce7ffdaf22e719cbe6d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a8eb7fe073ce7ffdaf22e719cbe6d98">&#9670;&nbsp;</a></span>hw_qspi_get_hready_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a> hw_qspi_get_hready_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC HReady signal mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HReady signal mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87" title="QSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.">HW_QSPI_HREADY_MODE</a> </dd></dl>

</div>
</div>
<a id="gae749ff8e3992001cd379fcbcbfd41f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae749ff8e3992001cd379fcbcbfd41f51">&#9670;&nbsp;</a></span>hw_qspi_get_io2_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> hw_qspi_get_io2_direction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPI_IO2 direction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>QSPI_IO2 direction</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec" title="QSPIC pad direction.">HW_QSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga5947aaa48df6fbf1146b7a5c76810b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5947aaa48df6fbf1146b7a5c76810b26">&#9670;&nbsp;</a></span>hw_qspi_get_io2_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> hw_qspi_get_io2_value </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the value of QSPI_IO2 pad when QSPI_IO2 direction is output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of QSPI_IO2 pad</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35" title="QSPIC IO2/IO3 pad value.">HW_QSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="ga97cf008c4e8d9a4054ef9040908bc103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97cf008c4e8d9a4054ef9040908bc103">&#9670;&nbsp;</a></span>hw_qspi_get_io3_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> hw_qspi_get_io3_direction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPI_IO3 direction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>QSPI_IO3 direction</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec" title="QSPIC pad direction.">HW_QSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga3afe6478165968ea954eb57f63c76233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3afe6478165968ea954eb57f63c76233">&#9670;&nbsp;</a></span>hw_qspi_get_io3_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> hw_qspi_get_io3_value </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the value of QSPI_IO3 pad when QSPI_IO3 direction is output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of QSPI_IO3 pad</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35" title="QSPIC IO2/IO3 pad value.">HW_QSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="ga3989a7eccbdd92c43e8ec877a032ba85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3989a7eccbdd92c43e8ec877a032ba85">&#9670;&nbsp;</a></span>hw_qspi_get_read_pipe()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a> hw_qspi_get_read_pipe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC read pipe status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status of data read pipe</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e" title="QSPIC read pipe setting.">HW_QSPI_READ_PIPE</a> </dd></dl>

</div>
</div>
<a id="gae6fbe9d9b17c031c4c25eb8f807bef3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6fbe9d9b17c031c4c25eb8f807bef3e">&#9670;&nbsp;</a></span>hw_qspi_get_read_pipe_clock_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a> hw_qspi_get_read_pipe_clock_delay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC read pipe clock delay. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read pipe clock delay</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9" title="QSPIC Read pipe clock delay in relation to the falling edge of QSPI_SCK.">HW_QSPI_READ_PIPE_DELAY</a> </dd></dl>

</div>
</div>
<a id="ga2e4831245b0f4b75b831341e3a4eac29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4831245b0f4b75b831341e3a4eac29">&#9670;&nbsp;</a></span>hw_qspi_get_read_sampling_edge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a> hw_qspi_get_read_sampling_edge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get QSPIC read sampling edge. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read sampling edge</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857" title="QSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.">HW_QSPI_SAMPLING_EDGE</a> </dd></dl>

</div>
</div>
<a id="ga3d6380b40915e0e4b2d19768f8d26946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6380b40915e0e4b2d19768f8d26946">&#9670;&nbsp;</a></span>hw_qspi_get_slew_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a> hw_qspi_get_slew_rate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get slew rate of QSPIC pads. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Slew rate of QSPIC pads</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a" title="QSPIC pads slew rate.">HW_QSPI_SLEW_RATE</a> </dd></dl>

</div>
</div>
<a id="ga562ed58d660bcab92f0f5e4ae98a1467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562ed58d660bcab92f0f5e4ae98a1467">&#9670;&nbsp;</a></span>hw_qspi_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__RETAINED_CODE void hw_qspi_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__qspi__config__t.html">hw_qspi_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the QSPI controller (QSPIC) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to QSPIC configuration structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__qspi__config__t.html" title="QSPIC configuration structure.">hw_qspi_config_t</a> </dd></dl>

</div>
</div>
<a id="gad281bf740da02efced87f599b06e23cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad281bf740da02efced87f599b06e23cd">&#9670;&nbsp;</a></span>hw_qspi_read16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t hw_qspi_read16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 16 bits data transfer from the external device to the QSPIC (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>16 bits value read from the bus </dd></dl>

</div>
</div>
<a id="ga5806715d21862325c73acb3df96934ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5806715d21862325c73acb3df96934ed">&#9670;&nbsp;</a></span>hw_qspi_read32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint32_t hw_qspi_read32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 32 bits data transfer from the external device to the QSPIC (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>32 bits value read from the bus </dd></dl>

</div>
</div>
<a id="gaaa579013c84d513598829ee6b7389616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa579013c84d513598829ee6b7389616">&#9670;&nbsp;</a></span>hw_qspi_read8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t hw_qspi_read8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 8 bits data transfer from the external device to the QSPIC (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>8 bits value read from the bus </dd></dl>

</div>
</div>
<a id="ga2742faaaf4585f33838206dc64ca5762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2742faaaf4585f33838206dc64ca5762">&#9670;&nbsp;</a></span>hw_qspi_read_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_read_instr_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__qspi__read__instr__config__t.html">hw_qspi_read_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dummy_bytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sys_clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the read instruction of the QSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the read instruction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dummy_bytes</td><td>The number of dummy bytes. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sys_clk_freq_hz</td><td>The system clock frequency in Hz, which is used to calculate the minimum QSPI bus clock cycles that the Chip Select (CS) signal must remain high between two consecutive read instructions.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__qspi__read__instr__config__t.html" title="Read instruction configuration structure (auto access mode)">hw_qspi_read_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="gaeed653c655f19b5e9e127700197618d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeed653c655f19b5e9e127700197618d3">&#9670;&nbsp;</a></span>hw_qspi_read_status_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_read_status_instr_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__qspi__read__status__instr__config__t.html">hw_qspi_read_status_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sys_clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the read status register instruction of the QSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the read status register instruction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sys_clk_freq_hz</td><td>The system clock frequency in Hz, which is used to calculate the minimum required delay, in QSPI bus clock cycles, between an erase or erase resume instruction and the next consecutive read status register instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__qspi__read__status__instr__config__t.html" title="QSPIC read status instruction configuration structure (auto access mode)">hw_qspi_read_status_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="gad147931bc2e7d41852adc8f291b75df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad147931bc2e7d41852adc8f291b75df0">&#9670;&nbsp;</a></span>hw_qspi_set_access_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_access_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a>&#160;</td>
          <td class="paramname"><em>access_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">access_mode</td><td>QSPIC access mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5" title="QSPIC memory access mode.">HW_QSPI_ACCESS_MODE</a> </dd></dl>

</div>
</div>
<a id="gab4969737a4ec41182f5aa8ef06824a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4969737a4ec41182f5aa8ef06824a0a">&#9670;&nbsp;</a></span>hw_qspi_set_address_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_address_size </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a>&#160;</td>
          <td class="paramname"><em>addr_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC address size. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_size</td><td>QSPIC address size</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743" title="QSPIC memory address size.">HW_QSPI_ADDR_SIZE</a> </dd></dl>

</div>
</div>
<a id="gac415f4082e59ad23d80923f347a31a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac415f4082e59ad23d80923f347a31a10">&#9670;&nbsp;</a></span>hw_qspi_set_clock_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_clock_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a>&#160;</td>
          <td class="paramname"><em>clk_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC clock mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_mode</td><td>QSPIC clock mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7" title="QSPIC clock mode.">HW_QSPI_CLK_MODE</a> </dd></dl>

</div>
</div>
<a id="ga3cfda0a02fd17eec3643d2de85bb4e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfda0a02fd17eec3643d2de85bb4e0b">&#9670;&nbsp;</a></span>hw_qspi_set_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_div </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a>&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">div</td><td>QSPIC clock divider</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192" title="QSPIC clock divider.">HW_QSPI_CLK_DIV</a> </dd></dl>

</div>
</div>
<a id="gac8ddb70c925c729ec782d57169e68122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8ddb70c925c729ec782d57169e68122">&#9670;&nbsp;</a></span>hw_qspi_set_drive_current()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_drive_current </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a>&#160;</td>
          <td class="paramname"><em>drive_current</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set drive current of QSPIC pads. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">drive_current</td><td>QSPIC pads drive current</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9" title="QSPIC pads drive current strength.">HW_QSPI_DRIVE_CURRENT</a> </dd></dl>

</div>
</div>
<a id="gae40d7cf0856eca98264e468c551ae1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40d7cf0856eca98264e468c551ae1fa">&#9670;&nbsp;</a></span>hw_qspi_set_dummy_bytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_dummy_bytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dummy_bytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the number of dummy bytes in auto access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dummy_bytes</td><td>Number of dummy bytes (0 - 4) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga565daabddf386848998b3ee321759f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565daabddf386848998b3ee321759f97">&#9670;&nbsp;</a></span>hw_qspi_set_erase_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_erase_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>erase_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the address of the block/sector that is requested to be erased. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">erase_addr</td><td>Address to erase. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga50ad804c64c0daababc293870dff101d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50ad804c64c0daababc293870dff101d">&#9670;&nbsp;</a></span>hw_qspi_set_erase_cs_idle_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_erase_cs_idle_delay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>cs_idle_delay_nsec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the minimum number of clocks cycles that CS stays in idle mode, between a write enable, erase, erase suspend and erase resume instruction and the next consecutive command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cs_idle_delay_nsec</td><td>The minimum time in nsec that the CS signal stays idle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_freq_hz</td><td>The QSPI controller clock frequency (in Hz) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ab9bca25a1e71dd4d1f221736022907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ab9bca25a1e71dd4d1f221736022907">&#9670;&nbsp;</a></span>hw_qspi_set_extra_byte()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_extra_byte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>extra_byte</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a>&#160;</td>
          <td class="paramname"><em>bus_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>half_disable_out</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set an extra byte to use with read instructions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">extra_byte</td><td>an extra byte transferred after the address asking memory to stay in continuous read mode or wait for a normal instruction after CS goes inactive </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_mode</td><td>the mode of the SPI bus during the extra byte phase. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">half_disable_out</td><td>true - disable (hi-z) output during the transmission of bits [3:0] of extra byte false - transmit the complete extra byte</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>hw_qspi_set_read_instruction </dd></dl>

</div>
</div>
<a id="ga3f29741083613ba8b443692c0adf148b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f29741083613ba8b443692c0adf148b">&#9670;&nbsp;</a></span>hw_qspi_set_hready_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_hready_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC HReady signal mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>HReady signal mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87" title="QSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.">HW_QSPI_HREADY_MODE</a> </dd></dl>

</div>
</div>
<a id="ga79cb69ddd3af4dcac4af0eb2718bb07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79cb69ddd3af4dcac4af0eb2718bb07f">&#9670;&nbsp;</a></span>hw_qspi_set_io()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_io </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a>&#160;</td>
          <td class="paramname"><em>bus_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the direction and the level of QSPIC IOs based on the Bus Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_mode</td><td>The QSPIC Bus Mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>bus_mode </dd></dl>

</div>
</div>
<a id="ga638fd38fa8a8e3987c3dc890f01143e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga638fd38fa8a8e3987c3dc890f01143e9">&#9670;&nbsp;</a></span>hw_qspi_set_io2_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_io2_direction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a>&#160;</td>
          <td class="paramname"><em>dir</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPI_IO2 direction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dir</td><td>QSPI_IO2 direction</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Set QSPI_IO2 direction to HW_QSPI_IO_DIR_OUTPUT only in Single or Dual SPI mode to control the /WP signal. When the Quad SPI is enabled, dir MUST be set to HW_QSPI_IO_DIR_AUTO_SEL.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec" title="QSPIC pad direction.">HW_QSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga294913ff839ebe229cc58c7ef07fb9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga294913ff839ebe229cc58c7ef07fb9fd">&#9670;&nbsp;</a></span>hw_qspi_set_io2_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_io2_value </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a>&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the value of QSPI_IO2 pad when QSPI_IO2 direction is output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>The value of QSPI_IO2 pad</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35" title="QSPIC IO2/IO3 pad value.">HW_QSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="gab74708e4f0e2f8ba8b88df1dbf568d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab74708e4f0e2f8ba8b88df1dbf568d04">&#9670;&nbsp;</a></span>hw_qspi_set_io3_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_io3_direction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a>&#160;</td>
          <td class="paramname"><em>dir</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPI_IO3 direction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dir</td><td>QSPI_IO3 direction</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Set QSPI_IO3 direction to HW_QSPI_IO_DIR_OUTPUT only in Single or Dual SPI mode to control the /WP signal. When the Quad SPI is enabled, dir MUST be set to HW_QSPI_IO_DIR_AUTO_SEL.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec" title="QSPIC pad direction.">HW_QSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga92eafdd4cc30e9567182f5347633a419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92eafdd4cc30e9567182f5347633a419">&#9670;&nbsp;</a></span>hw_qspi_set_io3_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_io3_value </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a>&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the value of QSPI_IO3 pad when QSPI_IO3 direction is output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>The value of QSPI_IO3 pad</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35" title="QSPIC IO2/IO3 pad value.">HW_QSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="gae316a7a2540c5e6cfa3ac89c0fe7eec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae316a7a2540c5e6cfa3ac89c0fe7eec6">&#9670;&nbsp;</a></span>hw_qspi_set_manual_access_bus_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_manual_access_bus_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a>&#160;</td>
          <td class="paramname"><em>bus_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC bus mode in manual access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_mode</td><td>QSPIC bus mode in manual access mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c" title="QSPIC bus mode.">HW_QSPI_BUS_MODE</a> </dd></dl>

</div>
</div>
<a id="gaf86fb06519083425bf6d3de78fb46976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86fb06519083425bf6d3de78fb46976">&#9670;&nbsp;</a></span>hw_qspi_set_read_cs_idle_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_read_cs_idle_delay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>cs_idle_delay_nsec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the minimum number of clocks cycles that CS stays in idle mode, between two consecutive read commands. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cs_idle_delay_nsec</td><td>The minimum time in nsec that the CS signal stays idle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_freq_hz</td><td>The QSPI controller clock frequency (in Hz) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5db2a6ccde4d554aedb5c2f124be8d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db2a6ccde4d554aedb5c2f124be8d06">&#9670;&nbsp;</a></span>hw_qspi_set_read_pipe()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_read_pipe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a>&#160;</td>
          <td class="paramname"><em>read_pipe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC data read pipe status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">read_pipe</td><td>Status of data read pipe</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e" title="QSPIC read pipe setting.">HW_QSPI_READ_PIPE</a> </dd></dl>

</div>
</div>
<a id="ga4d13e80f9d799986a8ae9d39c3eeeb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d13e80f9d799986a8ae9d39c3eeeb3f">&#9670;&nbsp;</a></span>hw_qspi_set_read_pipe_clock_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_read_pipe_clock_delay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a>&#160;</td>
          <td class="paramname"><em>delay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the QSPIC read pipe clock delay. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>Read pipe clock delay</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9" title="QSPIC Read pipe clock delay in relation to the falling edge of QSPI_SCK.">HW_QSPI_READ_PIPE_DELAY</a> </dd></dl>

</div>
</div>
<a id="ga96689f50bbb5f6b190eb6b4fce09329a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96689f50bbb5f6b190eb6b4fce09329a">&#9670;&nbsp;</a></span>hw_qspi_set_read_sampling_edge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_read_sampling_edge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a>&#160;</td>
          <td class="paramname"><em>edge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set QSPIC read sampling edge. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">edge</td><td>Read sampling edge</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857" title="QSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.">HW_QSPI_SAMPLING_EDGE</a> </dd></dl>

</div>
</div>
<a id="ga6eb53f4dedc66d164f0ad2443f8b8ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eb53f4dedc66d164f0ad2443f8b8ef1">&#9670;&nbsp;</a></span>hw_qspi_set_slew_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_set_slew_rate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a>&#160;</td>
          <td class="paramname"><em>slew_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set slew rate of QSPIC pads. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">slew_rate</td><td>QSPIC pads slew rate</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a" title="QSPIC pads slew rate.">HW_QSPI_SLEW_RATE</a> </dd></dl>

</div>
</div>
<a id="ga07633916e7c476a53268d156c66baa82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07633916e7c476a53268d156c66baa82">&#9670;&nbsp;</a></span>hw_qspi_suspend_resume_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_suspend_resume_instr_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__qspi__suspend__resume__instr__config__t.html">hw_qspi_suspend_resume_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the program and erase suspend/resume instruction of the QSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the program and erase suspend/resume instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__qspi__suspend__resume__instr__config__t.html" title="QSPIC Erase suspend/resume instruction structure (auto access mode)">hw_qspi_suspend_resume_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="ga9a06e21e17e9a6684272a535e96f96ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a06e21e17e9a6684272a535e96f96ea">&#9670;&nbsp;</a></span>hw_qspi_trigger_erase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_trigger_erase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger erase block/sector. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6862c8739a2108efb42beb958a6dcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6862c8739a2108efb42beb958a6dcdb">&#9670;&nbsp;</a></span>hw_qspi_write16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_write16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 16 bits data transfer from the QSPIC to the external device (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>16 bits value to be written on the device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaffcbc45b1ce1fc5def40c1de0e5ceb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffcbc45b1ce1fc5def40c1de0e5ceb67">&#9670;&nbsp;</a></span>hw_qspi_write32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_write32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 32 bits data transfer from the QSPIC to the external device (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>32 bits value to be written on the device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf17789e51bfedfe2c10ee8b74645d14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf17789e51bfedfe2c10ee8b74645d14a">&#9670;&nbsp;</a></span>hw_qspi_write8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_write8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 8 bits data transfer from the QSPIC to the external device (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>8 bits value to be written on the device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga73a36981743827523b849ed07e72bc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a36981743827523b849ed07e72bc6e">&#9670;&nbsp;</a></span>hw_qspi_write_enable_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_qspi_write_enable_instr_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__qspi__write__enable__instr__config__t.html">hw_qspi_write_enable_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the write enable instruction of the QSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>QSPI controller id </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the write enable instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__qspi__write__enable__instr__config__t.html" title="QSPIC write enable instruction configuration structure (auto access mode)">hw_qspi_write_enable_instr_config_t</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 1 2025 18:15:25 for SmartSnippets DA1459x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
