{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646343181106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646343181106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 16:33:01 2022 " "Processing started: Thu Mar 03 16:33:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646343181106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646343181106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Emdad_MdShahid_03_02_2022_four_bit_add_sub -c Emdad_MdShahid_03_02_2022_four_bit_add_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off Emdad_MdShahid_03_02_2022_four_bit_add_sub -c Emdad_MdShahid_03_02_2022_four_bit_add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646343181106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646343181346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646343181346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc_342/assignments/lab 3/emdad_mdshahid_03_02_2022_one_bit_full_adder/emdad_mdshahid_03_02_2022_one_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /csc_342/assignments/lab 3/emdad_mdshahid_03_02_2022_one_bit_full_adder/emdad_mdshahid_03_02_2022_one_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_MdShahid_03_02_2022_one_bit_full_adder-LogicFunc " "Found design unit 1: Emdad_MdShahid_03_02_2022_one_bit_full_adder-LogicFunc" {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646343187731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_MdShahid_03_02_2022_one_bit_full_adder " "Found entity 1: Emdad_MdShahid_03_02_2022_one_bit_full_adder" {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646343187731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646343187731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_mdshahid_03_02_2022_four_bit_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_mdshahid_03_02_2022_four_bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_MdShahid_03_02_2022_four_bit_add_sub-LogicFunc " "Found design unit 1: Emdad_MdShahid_03_02_2022_four_bit_add_sub-LogicFunc" {  } { { "Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_four_bit_add_sub/Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646343187732 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_MdShahid_03_02_2022_four_bit_add_sub " "Found entity 1: Emdad_MdShahid_03_02_2022_four_bit_add_sub" {  } { { "Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_four_bit_add_sub/Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646343187732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646343187732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Emdad_MdShahid_03_02_2022_four_bit_add_sub " "Elaborating entity \"Emdad_MdShahid_03_02_2022_four_bit_add_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646343187748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Emdad_MdShahid_03_02_2022_one_bit_full_adder Emdad_MdShahid_03_02_2022_one_bit_full_adder:Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0 " "Elaborating entity \"Emdad_MdShahid_03_02_2022_one_bit_full_adder\" for hierarchy \"Emdad_MdShahid_03_02_2022_one_bit_full_adder:Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0\"" {  } { { "Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" "Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_four_bit_add_sub/Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646343187778 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_1 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_1\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_1" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_2 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_2\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_2" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_1 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_1\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_1" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_2 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_2\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_2" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_1 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_1\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_1" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_2 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_2\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_2" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_1 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_1\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_1" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Emdad_MdShahid_03_06_2022_HA_2 Emdad_MdShahid_03_02_2022_half_adder " "Node instance \"Emdad_MdShahid_03_06_2022_HA_2\" instantiates undefined entity \"Emdad_MdShahid_03_02_2022_half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_2" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646343187823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646343187922 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 03 16:33:07 2022 " "Processing ended: Thu Mar 03 16:33:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646343187922 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646343187922 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646343187922 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646343187922 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646343188552 ""}
