FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/**************************************************************************
 * Copyright (c) 2007-2011, Intel Corporation.
 * All Rights Reserved.
 *
 * Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
 * develop this driver.
 *
 **************************************************************************/

#include <linux/console.h>
#include <linux/delay.h>
#include <linux/errno.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/mm.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/string.h>
#include <linux/tty.h>

#include <drm/drm.h>
#include <drm/drm_crtc.h>
#include <drm/drm_fb_helper.h>
#include <drm/drm_fourcc.h>

#include "psb_drv.h"
#include "psb_reg.h"

/**
 *	psb_spank		-	reset the 2D engine
 *	@dev_priv: our PSB DRM device
 *
 *	Soft reset the graphics engine and then reload the necessary registers.
 *	We use this at initialisation time but it will become relevant for
 *	accelerated X later
/* bench 8820.0.0 b5e3f103fb12 */
/* bench 8820.0.1 09688ac83f8d */
/* bench 8820.0.2 0812f1a20e84 */
/* bench 8820.0.3 a776fba56810 */
/* bench 8820.0.4 6bd5f23f5f46 */
/* bench 8820.0.5 872968881370 */
/* bench 8820.0.6 a237cbbd6919 */
/* bench 8820.0.7 cbcdc7a5b657 */
/* bench 8820.0.8 dc4a518e3233 */
/* bench 7733.5.0 d7715f73c7bc */
/* bench 7733.5.1 08ca26f3ec97 */
/* bench 7733.5.2 c89587186f2e */
/* bench 7733.5.3 fadf49c7dd70 */
/* bench 7733.5.4 52f130c15f3b */
void psb_spank(struct drm_psb_private *dev_priv)
{
	PSB_WSGX32(_PSB_CS_RESET_BIF_RESET | _PSB_CS_RESET_DPM_RESET |
		_PSB_CS_RESET_TA_RESET | _PSB_CS_RESET_USE_RESET |
		_PSB_CS_RESET_ISP_RESET | _PSB_CS_RESET_TSP_RESET |
		_PSB_CS_RESET_TWOD_RESET, PSB_CR_SOFT_RESET);
/* bench 21342.3.0 582acbf1773b */
/* bench 21342.3.1 a5b873b9de9b */
/* bench 21342.3.2 e155bb52b4b4 */
/* bench 21342.3.3 bef7050517aa */
/* bench 21342.3.4 c0f6cb8bc08d */
/* bench 21342.3.5 802a362e3dab */
/* bench 21342.3.6 467d93ff197f */
/* bench 21342.3.7 970f17f666b4 */
/* bench 21342.3.8 f3db692421e6 */
/* bench 21342.3.9 980194182408 */
/* bench 21342.3.10 db46f5f5a657 */
/* bench 21342.3.11 309ad7bb808b */
/* bench 21342.3.12 5808b2f0bf6d */

	PSB_WSGX32(0, PSB_CR_SOFT_RESET);
	wmb();
	PSB_WSGX32(PSB_RSGX32(PSB_CR_BIF_CTRL) | _PSB_CB_CTRL_CLEAR_FAULT,
		   PSB_CR_BIF_CTRL);
	wmb();
	(void) PSB_RSGX32(PSB_CR_BIF_CTRL);

	msleep(1);
	PSB_WSGX32(PSB_RSGX32(PSB_CR_BIF_CTRL) & ~_PSB_CB_CTRL_CLEAR_FAULT,
		   PSB_CR_BIF_CTRL);
	(void) PSB_RSGX32(PSB_CR_BIF_CTRL);
	PSB_WSGX32(dev_priv->gtt.gatt_start, PSB_CR_BIF_TWOD_REQ_BASE);
}
