CAPI=2:

name: AFRL:ram:dc_block_ram:1.0.0
description: A standard dual clock block ram.

filesets:
  src:
    files:
      - src/dc_block_ram.v
    file_type: verilogSource
  
  tb:
    files:
      - tb/tb_dc_block_ram.v : { file_type: verilogSource }

  dep:
    depend:
      - AFRL:utility:helper:1.0.0
      
  dep_tb:
    depend:
      - AFRL:simulation:clock_stimulator
      - AFRL:utility:sim_helper
    
targets:
  default: &default
    description: Default for IP intergration.
    filesets: [src, dep]

  lint:
    description: Lint with Verible
    filesets: [src]
    toplevel: dc_block_ram
    default_tool: veriblelint
    tools:
      veriblelint:
        rules:
         - "-explicit-parameter-storage-type,-parameter-name-style,-line-length,-no-trailing-spaces"

  sim: &sim
    <<: *default
    default_tool: icarus
    toplevel: tb_dc_block_ram
    filesets_append: [tb, dep_tb]
