                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Projects/SYSTEM/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/SYSTEM/rtl
lappend search_path /home/IC/Projects/SYSTEM/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/SYSTEM/rtl /home/IC/Projects/SYSTEM/std_cells
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
set file_format verilog
verilog
analyze -define {DATA_WIDTH=8 RF_ADDR=4 NUM_OF_CHAINS = 3} -format $file_format [glob /home/IC/Projects/SYSTEM/rtl/*.v]
Running PRESTO HDLC
Compiling source file /home/IC/Projects/SYSTEM/rtl/PULSE_GEN.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/FSM_RX.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/Register.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/FIFO_WR.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/system_top.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/ALU.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/UART_RX.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/MUX.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/FSM_TX.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/parity_check.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/ASYNC_FIFO.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/CLK_GATE.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/CLK_Divider.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/DATA_SYNC.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/CLKDIV_MUX.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/ParityCalc.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/start_check.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/UART_TX.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/serializer.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/data_sampling.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/UART.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/edge_bit_counter.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/DF_SYNC.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/FIFO_RD.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/Stop_check.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/deserializer.v
Compiling source file /home/IC/Projects/SYSTEM/rtl/RST_SYNC.v
Presto compilation completed successfully.
Loading db file '/home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate  $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 11 in file
		'/home/IC/Projects/SYSTEM/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "BUS_WIDTH=8,NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 21 in file
		'/home/IC/Projects/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 33 in file
		'/home/IC/Projects/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_prev_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 46 in file
		'/home/IC/Projects/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 56 in file
		'/home/IC/Projects/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3,FIFO_DEPTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 12 in file
		'/home/IC/Projects/SYSTEM/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_divider'. (HDL-193)

Inferred memory devices in process
	in routine CLK_divider line 29 in file
		'/home/IC/Projects/SYSTEM/rtl/CLK_Divider.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| div_clk_internal_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/Projects/SYSTEM/rtl/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegFile' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=8,ADDR=4,DEPTH=8". (HDL-193)

Inferred memory devices in process
	in routine RegFile_WIDTH8_DEPTH8_ADDR4 line 21 in file
		'/home/IC/Projects/SYSTEM/rtl/Register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  61   |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RdData_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| RegFile_WIDTH8_DEPTH8_ADDR4/47 |   8    |    8    |      3       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "OPER_WIDTH=8,OUT_WIDTH=16". (HDL-193)

Statistics for case statements in always block at line 30 in file
	'/home/IC/Projects/SYSTEM/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_OPER_WIDTH8_OUT_WIDTH16 line 17 in file
		'/home/IC/Projects/SYSTEM/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4,ALU_OUT_WIDTH=16". (HDL-193)

Statistics for case statements in always block at line 92 in file
	'/home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
|            97            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 137 in file
	'/home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           146            |     no/auto      |
|           149            |     no/auto      |
===============================================

Statistics for case statements in always block at line 171 in file
	'/home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           182            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16 line 82 in file
		'/home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16 line 137 in file
		'/home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    is_alu_op_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   rf_addr_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  alu_result_reg_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    oper_B_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    oper_A_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| alu_function_reg_reg | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3,FIFO_DEPTH=8". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 line 20 in file
		'/home/IC/Projects/SYSTEM/rtl/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                block name/line                  | Inputs | Outputs | # sel inputs | MB |
==========================================================================================
| FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8/18 |   8    |    8    |      3       | N  |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8' with
	the parameters "ADDR_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_ADDR_WIDTH3 line 18 in file
		'/home/IC/Projects/SYSTEM/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_empty_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    r_Binary_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8' with
	the parameters "ADDR_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_ADDR_WIDTH3 line 16 in file
		'/home/IC/Projects/SYSTEM/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     w_full_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    w_Binary_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8' with
	the parameters "ADDR_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_ADDR_WIDTH3 line 18 in file
		'/home/IC/Projects/SYSTEM/rtl/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wq_ptr_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DF_SYNC_ADDR_WIDTH3 line 29 in file
		'/home/IC/Projects/SYSTEM/rtl/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rq_ptr_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX' instantiated from design 'UART_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX' instantiated from design 'UART_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 20 in file
	'/home/IC/Projects/SYSTEM/rtl/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 41 in file
	'/home/IC/Projects/SYSTEM/rtl/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 31 in file
		'/home/IC/Projects/SYSTEM/rtl/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/home/IC/Projects/SYSTEM/rtl/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ParityCalc' instantiated from design 'UART_TX_DATA_WIDTH8' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ParityCalc_WIDTH8 line 16 in file
		'/home/IC/Projects/SYSTEM/rtl/ParityCalc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DATA_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ParityCalc_WIDTH8 line 26 in file
		'/home/IC/Projects/SYSTEM/rtl/ParityCalc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'UART_TX_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Warning:  /home/IC/Projects/SYSTEM/rtl/serializer.v:41: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine Serializer_DATA_WIDTH8 line 16 in file
		'/home/IC/Projects/SYSTEM/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer_DATA_WIDTH8 line 30 in file
		'/home/IC/Projects/SYSTEM/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer_DATA_WIDTH8 line 59 in file
		'/home/IC/Projects/SYSTEM/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM_RX'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'/home/IC/Projects/SYSTEM/rtl/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 59 in file
	'/home/IC/Projects/SYSTEM/rtl/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine FSM_RX line 33 in file
		'/home/IC/Projects/SYSTEM/rtl/FSM_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_count'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_count line 13 in file
		'/home/IC/Projects/SYSTEM/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    bit_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   prev_enable_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 19 in file
		'/home/IC/Projects/SYSTEM/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sample_reg1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   sample_reg2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   sample_reg3_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer' instantiated from design 'UART_RX_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine deserializer_DATA_WIDTH8 line 11 in file
		'/home/IC/Projects/SYSTEM/rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check' instantiated from design 'UART_RX_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine parity_check_DATA_WIDTH8 line 19 in file
		'/home/IC/Projects/SYSTEM/rtl/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)

Inferred memory devices in process
	in routine start_check line 9 in file
		'/home/IC/Projects/SYSTEM/rtl/start_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 9 in file
		'/home/IC/Projects/SYSTEM/rtl/Stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stp_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Projects/SYSTEM/syn/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 02:51:47 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'CLK_divider', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C367' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C400' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_DATA_WIDTH8', cell 'C126' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_count', cell 'C106' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_count', cell 'C109' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C79' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', port 'edge_cnt[5]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM_RX', port 'edge_cnt[4]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM_RX', port 'edge_cnt[3]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM_RX', port 'edge_cnt[2]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM_RX', port 'edge_cnt[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM_RX', port 'edge_cnt[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'FSM_RX', output port 'data_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_NAME REF_CLK
set CLK_PER 20
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
set CLK_NAME_2 UART_CLK
set CLK_PER_2 271.267
set RX_PERIOD $CLK_PER_2
set TX_PERIOD [expr $CLK_PER_2 * 32]
set ALU_PERIOD $CLK_PER
## Master Clocks
create_clock -name $CLK_NAME -period $CLK_PER -waveform "0 [expr $CLK_PER/2.0]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME]
set_dont_touch_network "$CLK_NAME"
create_clock -name $CLK_NAME_2 -period $CLK_PER_2 -waveform "0 [expr $CLK_PER_2/2.0]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME_2]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME_2]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME_2]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME_2]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME_2]
set_dont_touch_network "$CLK_NAME_2"
## Generated clocks
create_generated_clock -master_clock $CLK_NAME -source [get_ports REF_CLK]                        -name "ALU_Gated_CLK" [get_port alu_inst/CLK]                        -divide_by 1
set_dont_touch_network "ALU_Gated_CLK"
create_generated_clock -master_clock $CLK_NAME_2 -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port uart_inst/RX_CLK]                        -divide_by 1
set_dont_touch_network "RX_CLK"
create_generated_clock -master_clock $CLK_NAME_2 -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port uart_inst/TX_CLK]                        -divide_by 32
set_dont_touch_network "TX_CLK"
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_Gated_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_Gated_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
# Define asynchronous clock groups (no timing relation between them)
set_clock_groups -asynchronous -group [get_clocks "$CLK_NAME ALU_Gated_CLK"]                                -group [get_clocks "$CLK_NAME_2 RX_CLK TX_CLK"]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$CLK_PER_2]
set out_delay [expr 0.2*$CLK_PER_2]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK_NAME_2 [get_port UART_RX_IN]
#Constrain Output Paths
set_output_delay $out_delay -clock  TX_CLK [get_port UART_TX_O]
set_output_delay $out_delay -clock  $CLK_NAME_2 [get_port framing_error]
set_output_delay $out_delay -clock  $CLK_NAME_2 [get_port parity_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1  [get_port UART_TX_O]
set_load 0.1  [get_port parity_error]
set_load 0.1  [get_port framing_error]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 28 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16'
  Processing 'CLK_GATE'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16'
  Processing 'RegFile_WIDTH8_DEPTH8_ADDR4'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check_DATA_WIDTH8'
  Processing 'deserializer_DATA_WIDTH8'
  Processing 'data_sampling'
  Processing 'edge_bit_count'
  Processing 'FSM_RX'
  Processing 'UART_RX_DATA_WIDTH8'
  Processing 'Serializer_DATA_WIDTH8'
Information: The register 'counter_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'ParityCalc_WIDTH8'
  Processing 'MUX'
  Processing 'FSM'
  Processing 'UART_TX_DATA_WIDTH8'
  Processing 'UART_DATA_WIDTH8'
  Processing 'CLK_divider_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'DF_SYNC_ADDR_WIDTH3'
  Processing 'FIFO_WR_ADDR_WIDTH3'
  Processing 'FIFO_RD_ADDR_WIDTH3'
  Processing 'FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8'
  Processing 'DATA_SYNC_BUS_WIDTH8_NUM_STAGES2'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'edge_bit_count_DW01_inc_0'
  Processing 'edge_bit_count_DW01_cmp6_0'
  Processing 'edge_bit_count_DW01_dec_0'
  Processing 'CLK_divider_1_DW01_inc_0'
  Processing 'CLK_divider_1_DW01_cmp6_0'
  Processing 'CLK_divider_1_DW01_add_0'
  Processing 'CLK_divider_1_DW01_cmp6_1'
  Processing 'CLK_divider_1_DW01_dec_0'
  Processing 'CLK_divider_0_DW01_inc_0'
  Processing 'CLK_divider_0_DW01_cmp6_0'
  Processing 'CLK_divider_0_DW01_add_0'
  Processing 'CLK_divider_0_DW01_cmp6_1'
  Processing 'CLK_divider_0_DW01_dec_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   42025.8      0.00       0.0       0.7                          
    0:00:07   42025.8      0.00       0.0       0.7                          
    0:00:07   42025.8      0.00       0.0       0.7                          
    0:00:07   42025.8      0.00       0.0       0.7                          
    0:00:07   42025.8      0.00       0.0       0.7                          
    0:00:08   21219.4      0.00       0.0       0.0                          
    0:00:08   21190.0      0.00       0.0       0.0                          
    0:00:09   21190.0      0.00       0.0       0.0                          
    0:00:09   21190.0      0.00       0.0       0.0                          
    0:00:09   21171.2      0.00       0.0       0.0                          
    0:00:09   21171.2      0.00       0.0       0.0                          
    0:00:09   21171.2      0.00       0.0       0.0                          
    0:00:09   21171.2      0.00       0.0       0.0                          
    0:00:09   21171.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   21171.2      0.00       0.0       0.0                          
    0:00:09   21171.2      0.00       0.0       0.0                          
    0:00:10   21171.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   21171.2      0.00       0.0       0.0                          
    0:00:10   21171.2      0.00       0.0       0.0                          
    0:00:10   21107.6      0.00       0.0       0.0                          
    0:00:10   21097.1      0.00       0.0       0.0                          
    0:00:10   21093.5      0.00       0.0       0.0                          
    0:00:10   21090.0      0.00       0.0       0.0                          
    0:00:10   21086.5      0.00       0.0       0.0                          
    0:00:10   21086.5      0.00       0.0       0.0                          
    0:00:10   21086.5      0.00       0.0       0.0                          
    0:00:10   21033.5      0.00       0.0       0.0                          
    0:00:10   21033.5      0.00       0.0       0.0                          
    0:00:10   21033.5      0.00       0.0       0.0                          
    0:00:10   21033.5      0.00       0.0       0.0                          
    0:00:10   21033.5      0.00       0.0       0.0                          
    0:00:10   21033.5      0.00       0.0       0.0                          
    0:00:10   21051.2      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/SYSTEM/syn/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output netlists/$top_module.ddc
Writing ddc file 'netlists/SYS_TOP.ddc'.
1
write_sdc  -nosplit sdc/$top_module.sdc
1
write_sdf   sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/SYSTEM/syn/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
################# reporting #######################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min > reports/hold.rpt
report_timing -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
dc_shell> exit

Memory usage for main task 288 Mbytes.
Memory usage for this session 288 Mbytes.
CPU usage for this session 15 seconds ( 0.00 hours ).

Thank you...
