[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Mon Dec 29 07:56:46 2025
[*]
[dumpfile] "/home/sjalloq/git/bsa-pcie-exerciser/tests/integration/dump.fst"
[dumpfile_mtime] "Mon Dec 29 07:47:47 2025"
[dumpfile_size] 35312
[savefile] "/home/sjalloq/git/bsa-pcie-exerciser/tests/integration/waves.gtkw"
[timestart] 3804000
[size] 1440 805
[pos] -1 -1
*-18.741108 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 367
[signals_width] 455
[sst_expanded] 1
[sst_vpaned_height] 228
@28
tb_integration.sys_clk
tb_integration.pcie_clk
@800200
-TAP
@22
tb_integration.testbench_tap_adr[63:0]
@28
tb_integration.testbench_tap_at[1:0]
tb_integration.testbench_tap_attr[1:0]
@22
tb_integration.testbench_tap_bar_hit[5:0]
tb_integration.testbench_tap_dat[63:0]
@28
tb_integration.testbench_tap_first
@22
tb_integration.testbench_tap_first_be[3:0]
@28
tb_integration.testbench_tap_last
@22
tb_integration.testbench_tap_last_be[3:0]
tb_integration.testbench_tap_len[9:0]
tb_integration.testbench_tap_req_id[15:0]
tb_integration.testbench_tap_tag[7:0]
@28
tb_integration.testbench_tap_valid
tb_integration.testbench_tap_we
@1000200
-TAP
@800200
-PHY Rx
@22
tb_integration.phy_rx_bar_hit[5:0]
@28
tb_integration.phy_rx_valid
tb_integration.phy_rx_first
tb_integration.phy_rx_last
tb_integration.phy_rx_ready
@22
tb_integration.phy_rx_be[7:0]
tb_integration.phy_rx_dat[63:0]
@1000200
-PHY Rx
@800200
-PHY Tx
@28
tb_integration.phy_tx_valid
tb_integration.phy_tx_ready
tb_integration.phy_tx_first
tb_integration.phy_tx_last
@22
tb_integration.phy_tx_be[7:0]
tb_integration.phy_tx_dat[63:0]
@1000200
-PHY Tx
@800200
-Header Extractor
@28
tb_integration.testbench_depacketizer_header_extracter_sink_valid
tb_integration.testbench_depacketizer_header_extracter_sink_ready
tb_integration.testbench_depacketizer_header_extracter_sink_first
tb_integration.testbench_depacketizer_header_extracter_sink_last
@1000200
-Header Extractor
@800200
-Wishbone Regs
@28
tb_integration.testbench_bsa_regs_bus_cyc
tb_integration.testbench_bsa_regs_bus_stb
tb_integration.testbench_bsa_regs_bus_ack
tb_integration.testbench_bsa_regs_bus_we
@22
tb_integration.testbench_bsa_regs_bus_adr[31:0]
@28
tb_integration.testbench_bsa_regs_bus_bte[1:0]
@22
tb_integration.testbench_bsa_regs_bus_sel[3:0]
tb_integration.testbench_bsa_regs_bus_dat_w[31:0]
@28
tb_integration.testbench_bsa_regs_bus_cti[2:0]
@22
tb_integration.testbench_bsa_regs_bus_dat_r[31:0]
@28
tb_integration.testbench_bsa_regs_bus_err
@1000200
-Wishbone Regs
@c00200
-ATC
@28
tb_integration.testbench_ats_engine_result_we
tb_integration.testbench_ats_engine_success
tb_integration.testbench_dma_handler_cpl_source_valid
tb_integration.testbench_ats_engine_cpl_valid
tb_integration.testbench_ats_engine_u_bit
@22
tb_integration.testbench_ats_engine_cpl_data[63:0]
@800200
-Lookup
@22
tb_integration.testbench_atc_lookup_addr[63:0]
@28
tb_integration.testbench_atc_lookup_hit
@22
tb_integration.testbench_atc_lookup_output[63:0]
tb_integration.testbench_atc_lookup_pasid_val[19:0]
@28
tb_integration.testbench_atc_lookup_pasid_valid
@22
tb_integration.testbench_atc_lookup_perm[7:0]
@1000200
-Lookup
@800200
-Store
@28
tb_integration.testbench_atc_store
@22
tb_integration.testbench_atc_store_input_addr[63:0]
tb_integration.testbench_atc_store_output_addr[63:0]
tb_integration.testbench_atc_store_pasid_val[19:0]
@28
tb_integration.testbench_atc_store_pasid_valid
@22
tb_integration.testbench_atc_store_permissions[7:0]
tb_integration.testbench_atc_store_range_size[31:0]
@1000200
-Store
@1401200
-ATC
@800201
-MSIX Tabl
@23
tb_integration.testbench_msix_table_port_a_we[7:0]
tb_integration.testbench_msix_table_port_a_adr[4:0]
tb_integration.testbench_msix_table_port_a_dat_r[63:0]
tb_integration.testbench_msix_table_port_a_dat_w[63:0]
tb_integration.testbench_msix_table_port_b_adr[4:0]
tb_integration.testbench_msix_table_port_b_dat_r[63:0]
@29
tb_integration.testbench_msix_table_port_b_re
@1000201
-MSIX Tabl
[pattern_trace] 1
[pattern_trace] 0
