Time resolution is 1 ps
$stop called at time : 320 ns : File "E:/Verilog/Self/Sequence_detector/Sequence_detector.srcs/sim_1/new/sequence_tb.v" Line 58
