// Seed: 1192077793
module module_0 (
    output tri   id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  wand  id_6
    , id_10,
    input  wand  id_7,
    output wire  id_8
);
  logic [7:0] id_11;
  assign id_11[-1] = (-1);
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input wire id_2
    , id_21,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wand id_12,
    output wor id_13,
    output logic id_14,
    output tri0 id_15,
    output logic id_16,
    input tri1 id_17,
    output wor id_18,
    output wand id_19
);
  always @id_22
    while ((id_9)) begin : LABEL_0
      id_14 <= 1;
      if (-1)
        if (1 & -1) id_16 = $realtime;
        else if (1) id_14 = -1;
    end
  module_0 modCall_1 (
      id_19,
      id_10,
      id_19,
      id_4,
      id_9,
      id_11,
      id_4,
      id_11,
      id_18
  );
  assign modCall_1.id_6 = 0;
endmodule
