INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Raynara Lima/Documents/Capitulo 1/and_Gate/and_Gate.sim/sim_1/impl/timing/st_and_GATE_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_GATE
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/and_Gate/and_Gate.srcs/sim_1/new/st_and_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_and_GATE
