Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne23.ecn.purdue.edu, pid 5905
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6db46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6dbd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6dc5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6dcf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6dd7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d62710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d6a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d74710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d7c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d85710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d8f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d97710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d21710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d29710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d33710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d3b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d45710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d4e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d57710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6ce0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6ce8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6cf2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6cfa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d05710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d0d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6d17710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6ca0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6ca9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6cb2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6cbc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6cc5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6ccd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6cd7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c5f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c68710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c71710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c7a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c84710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c8d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c96710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c1f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c29710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c31710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c3a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c43710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c4c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c55710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bde710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6be7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bf1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bf9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c04710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c0c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6c16710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6b9f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6ba8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bb1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bba710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bc3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bcb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bd5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6bdd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6b67710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f19b6b6f710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b78400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b78e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b838d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b8b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b8bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b94828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b9d2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b9dcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b26780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b2e208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b2ec50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b376d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b41160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b41ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b49630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b530b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b53b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b5c588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b5cfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ae5a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6aed4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6aedf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6af69b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6aff438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6affe80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b09908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b11390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b11dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6b1b860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6aa42e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6aa4d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6aad7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ab6240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ab6c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6abf710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ac8198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ac8be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ad0668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ad90f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6ad9b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a635c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a6d048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a6da90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a76518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a76f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a7e9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a87470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a87eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a90940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a993c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a99e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a22898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a2a320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a2ad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a347f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a3d278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a3dcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a46748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b7afc0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b7afcba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b6a55630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b69df0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b69dfb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f19b69e7588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69e7eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69ef128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69ef358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69ef588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69ef7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69ef9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69efc18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69efe48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69fc0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69fc2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69fc518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69fc748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69fc978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69fcba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b69fcdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f19b6a07048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f19b69aef28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f19b69b7588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40087837725500 because a thread reached the max instruction count
