#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 29 17:10:08 2021
# Process ID: 14700
# Current directory: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2036 E:\Memristor_testboard\FPGA_test\DAC_PSI_platform\ip_repo\edit_DAC_PSI_v1_0.xpr
# Log file: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/vivado.log
# Journal file: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/edit_DAC_PSI_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.113 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AD1A5DB
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/newGenesysDDR/PSI/Genesys_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2289.504 ; gain = 1.172
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/newGenesysDDR/PSI/Genesys_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.961 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
[Thu Jul 29 17:20:23 2021] Launched synth_1...
Run output will be captured here: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/edit_DAC_PSI_v1_0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
[Thu Jul 29 17:21:13 2021] Launched impl_1...
Run output will be captured here: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/edit_DAC_PSI_v1_0.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/edit_DAC_PSI_v1_0.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
[Thu Jul 29 17:21:27 2021] Launched synth_1...
Run output will be captured here: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/edit_DAC_PSI_v1_0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
[Thu Jul 29 17:22:19 2021] Launched impl_1...
Run output will be captured here: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/edit_DAC_PSI_v1_0.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2596.684 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2682.574 ; gain = 0.277
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2682.574 ; gain = 0.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2682.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.727 ; gain = 555.805
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AD1A5DB
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AD1A5DB
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ipx::open_ipxact_file E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_port rst [ipx::current_core]
ERROR: [Common 17-39] 'ipx::remove_port' failed due to earlier errors.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
ipx::unload_core e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml
ipx::open_ipxact_file E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0'
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AD1A5DB
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AD1A5DB
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0/hdl/DAC_PSI_v1_0.v:]
[Thu Jul 29 20:51:28 2021] Launched synth_1...
Run output will be captured here: E:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/edit_DAC_PSI_v1_0.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 29 20:55:47 2021...
