{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518446163279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518446163279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rpds17 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"rpds17\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518446163328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518446163372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518446163372 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518446163858 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518446163894 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518446164698 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1518446164859 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 58 " "No exact pin location assignment(s) for 2 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1518446165102 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1518446170406 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G10 " "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1518446170701 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 2142 global CLKCTRL_G7 " "clk_clk~inputCLKENA0 with 2142 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1518446170701 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1518446170701 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518446170702 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446172248 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1518446172248 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518446172319 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518446172328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172332 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172333 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172334 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172334 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 50 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at unsaved_cpu.sdc(50): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172335 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172338 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 52 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(52): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172340 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 53 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(53): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172343 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172343 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518446172344 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518446172347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 48 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios32_cpu.sdc(48): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172352 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 49 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios32_cpu.sdc(49): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518446172353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446172353 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518446172353 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518446172374 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518446172374 "|rpds17|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518446172445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1518446172445 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518446172454 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1518446172454 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1518446172454 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518446172455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518446172455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518446172455 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1518446172455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518446172591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518446172600 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518446172666 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518446172666 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1518446172666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518446172667 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518446172684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518446172685 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518446172699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518446173337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518446173347 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518446173347 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518446173347 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518446173347 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1518446173347 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518446173347 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518446173644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518446177103 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1518446178076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518446206042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518446235769 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518446240265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518446240266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518446245754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518446252401 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518446252401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1518446265133 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518446265133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518446265137 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.99 " "Total time spent on timing analysis during the Fitter is 2.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518446270498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518446270564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518446274016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518446274018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518446277203 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518446287297 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518446287654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.fit.smsg " "Generated suppressed messages file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518446287984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2290 " "Peak virtual memory: 2290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518446290427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 09:38:10 2018 " "Processing ended: Mon Feb 12 09:38:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518446290427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518446290427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:06 " "Total CPU time (on all processors): 00:04:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518446290427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518446290427 ""}
