{"vcs1":{"timestamp_begin":1681477640.404909914, "rt":0.78, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681477641.223306804, "rt":1.08, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681477642.330352855, "rt":0.89, "ut":0.06, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681477640.107732617}
{"VCS_COMP_START_TIME": 1681477640.107732617}
{"VCS_COMP_END_TIME": 1681477643.972420739}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238988}}
