

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Sat Jun 15 17:11:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_userdma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2_fu_140  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.22>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 21 'read' 'out_memory_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_en_clrsts, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %in_en_clrsts"   --->   Operation 23 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s2m_len, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_s2m_len"   --->   Operation 25 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 10, i32 1024, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln12 = br i1 %in_en_clrsts_read, void %VITIS_LOOP_18_1, void %if.then" [userdma.cpp:12]   --->   Operation 29 'br' 'br_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%final_s2m_len_load = load i32 %final_s2m_len" [userdma.cpp:13]   --->   Operation 30 'load' 'final_s2m_len_load' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %final_s2m_len_load" [userdma.cpp:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%sub_ln16 = sub i33 0, i33 %zext_ln16" [userdma.cpp:16]   --->   Operation 32 'sub' 'sub_ln16' <Predicate = (in_en_clrsts_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln14 = store i32 0, i32 %final_s2m_len" [userdma.cpp:14]   --->   Operation 33 'store' 'store_ln14' <Predicate = (in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln16 = br void %VITIS_LOOP_18_1" [userdma.cpp:16]   --->   Operation 34 'br' 'br_ln16' <Predicate = (in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phi_ln21 = phi i33 %sub_ln16, void %if.then, i33 0, void %entry" [userdma.cpp:21]   --->   Operation 35 'phi' 'phi_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 36 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i33 %phi_ln21" [userdma.cpp:18]   --->   Operation 37 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_21_2" [userdma.cpp:18]   --->   Operation 39 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [userdma.cpp:21]   --->   Operation 40 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.63ns)   --->   "%count = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount" [userdma.cpp:19]   --->   Operation 41 'read' 'count' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %count" [userdma.cpp:8]   --->   Operation 42 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%icmp_ln21 = icmp_sgt  i32 %count, i32 0" [userdma.cpp:21]   --->   Operation 43 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i64 %idx_load" [userdma.cpp:21]   --->   Operation 44 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.46ns)   --->   "%add_ln21 = add i62 %trunc_ln21, i62 %sext_ln18" [userdma.cpp:21]   --->   Operation 45 'add' 'add_ln21' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln21, i2 0" [userdma.cpp:21]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln21_1 = add i64 %out_memory_read, i64 %shl_ln" [userdma.cpp:21]   --->   Operation 47 'add' 'add_ln21_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln21_1, i32 2, i32 63" [userdma.cpp:21]   --->   Operation 48 'partselect' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.73ns)   --->   "%empty = select i1 %icmp_ln21, i31 %trunc_ln8, i31 0" [userdma.cpp:21]   --->   Operation 49 'select' 'empty' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i62 %trunc_ln21_1" [userdma.cpp:21]   --->   Operation 50 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln21_1" [userdma.cpp:21]   --->   Operation 51 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %empty" [userdma.cpp:21]   --->   Operation 52 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln21" [userdma.cpp:21]   --->   Operation 53 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_48 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (4.14ns)   --->   "%call_ln19 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2, i32 %count, i32 %gmem0, i62 %trunc_ln21_1, i33 %inbuf" [userdma.cpp:19]   --->   Operation 55 'call' 'call_ln19' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln19 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2, i32 %count, i32 %gmem0, i62 %trunc_ln21_1, i33 %inbuf" [userdma.cpp:19]   --->   Operation 56 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 57 [14/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 57 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 58 [13/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 58 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 59 [12/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 59 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 60 [11/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 60 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 61 [10/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 61 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 62 [9/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 62 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 63 [8/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 63 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 64 [7/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 64 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 65 [6/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 65 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 66 [5/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 66 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 67 [4/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 67 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 68 [3/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 68 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 69 [2/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 69 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [userdma.cpp:18]   --->   Operation 70 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i32 %count" [userdma.cpp:21]   --->   Operation 71 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [1/14] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [userdma.cpp:26]   --->   Operation 72 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 73 [1/1] (3.52ns)   --->   "%add_ln26 = add i64 %sext_ln21, i64 %idx_load" [userdma.cpp:26]   --->   Operation 73 'add' 'add_ln26' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%final_s2m_len_load_1 = load i32 %final_s2m_len" [userdma.cpp:27]   --->   Operation 74 'load' 'final_s2m_len_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln27 = add i32 %final_s2m_len_load_1, i32 %count" [userdma.cpp:27]   --->   Operation 75 'add' 'add_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %add_ln27, i32 %final_s2m_len" [userdma.cpp:27]   --->   Operation 76 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 77 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_eq  i32 %add_ln27, i32 %in_s2m_len_read" [userdma.cpp:29]   --->   Operation 77 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %do.cond, void %if.then8" [userdma.cpp:29]   --->   Operation 78 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln30 = store i1 1, i1 %out_sts" [userdma.cpp:30]   --->   Operation 79 'store' 'store_ln30' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln31 = br void %do.cond" [userdma.cpp:31]   --->   Operation 80 'br' 'br_ln31' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%out_sts_load = load i1 %out_sts" [userdma.cpp:32]   --->   Operation 81 'load' 'out_sts_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_ult  i32 %add_ln27, i32 %in_s2m_len_read" [userdma.cpp:34]   --->   Operation 82 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln26 = store i64 %add_ln26, i64 %idx" [userdma.cpp:26]   --->   Operation 83 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %do.end, void %VITIS_LOOP_21_2" [userdma.cpp:34]   --->   Operation 84 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %out_sts_load" [userdma.cpp:32]   --->   Operation 85 'write' 'write_ln32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [userdma.cpp:36]   --->   Operation 86 'ret' 'ret_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_en_clrsts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_s2m_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ final_s2m_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ out_sts]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface ) [ 00000000000000000000]
out_memory_read      (read          ) [ 00111111111111111111]
specinterface_ln0    (specinterface ) [ 00000000000000000000]
in_en_clrsts_read    (read          ) [ 01000000000000000000]
specinterface_ln0    (specinterface ) [ 00000000000000000000]
in_s2m_len_read      (read          ) [ 00111111111111111111]
specinterface_ln0    (specinterface ) [ 00000000000000000000]
specinterface_ln0    (specinterface ) [ 00000000000000000000]
specinterface_ln0    (specinterface ) [ 00000000000000000000]
br_ln12              (br            ) [ 00000000000000000000]
final_s2m_len_load   (load          ) [ 00000000000000000000]
zext_ln16            (zext          ) [ 00000000000000000000]
sub_ln16             (sub           ) [ 00000000000000000000]
store_ln14           (store         ) [ 00000000000000000000]
br_ln16              (br            ) [ 00000000000000000000]
phi_ln21             (phi           ) [ 00000000000000000000]
idx                  (alloca        ) [ 01111111111111111111]
sext_ln18            (sext          ) [ 00111111111111111111]
store_ln0            (store         ) [ 00000000000000000000]
br_ln18              (br            ) [ 00000000000000000000]
idx_load             (load          ) [ 00011111111111111111]
count                (read          ) [ 00011111111111111111]
trunc_ln8            (trunc         ) [ 00000000000000000000]
icmp_ln21            (icmp          ) [ 00000000000000000000]
trunc_ln21           (trunc         ) [ 00000000000000000000]
add_ln21             (add           ) [ 00000000000000000000]
shl_ln               (bitconcatenate) [ 00000000000000000000]
add_ln21_1           (add           ) [ 00000000000000000000]
trunc_ln21_1         (partselect    ) [ 00011100000000000000]
empty                (select        ) [ 00010000000000000000]
sext_ln21_1          (sext          ) [ 00000000000000000000]
gmem0_addr           (getelementptr ) [ 00001111111111111111]
zext_ln21            (zext          ) [ 00000000000000000000]
empty_47             (writereq      ) [ 00000000000000000000]
empty_48             (wait          ) [ 00000000000000000000]
call_ln19            (call          ) [ 00000000000000000000]
specloopname_ln18    (specloopname  ) [ 00000000000000000000]
sext_ln21            (sext          ) [ 00000000000000000000]
empty_49             (writeresp     ) [ 00000000000000000000]
add_ln26             (add           ) [ 00000000000000000000]
final_s2m_len_load_1 (load          ) [ 00000000000000000000]
add_ln27             (add           ) [ 00000000000000000000]
store_ln27           (store         ) [ 00000000000000000000]
icmp_ln29            (icmp          ) [ 00111111111111111111]
br_ln29              (br            ) [ 00000000000000000000]
store_ln30           (store         ) [ 00000000000000000000]
br_ln31              (br            ) [ 00000000000000000000]
out_sts_load         (load          ) [ 00000000000000000000]
icmp_ln34            (icmp          ) [ 00111111111111111111]
store_ln26           (store         ) [ 00000000000000000000]
br_ln34              (br            ) [ 00000000000000000000]
write_ln32           (write         ) [ 00000000000000000000]
ret_ln36             (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="incount">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_s2m_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_memory">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="final_s2m_len">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_sts">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sts"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="idx_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_memory_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_en_clrsts_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_s2m_len_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="count_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_writeresp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="31" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_47/3 empty_49/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln32_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/19 "/>
</bind>
</comp>

<comp id="130" class="1005" name="phi_ln21_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="33" slack="2147483647"/>
<pin id="132" dir="1" index="1" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln21 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="phi_ln21_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="33" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln21/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="62" slack="2"/>
<pin id="145" dir="0" index="4" bw="33" slack="0"/>
<pin id="146" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_s2m_len_load/1 final_s2m_len_load_1/19 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln16_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_ln16_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln14_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln18_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="33" slack="0"/>
<pin id="173" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="idx_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln8_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln21_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln21_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln21_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="62" slack="0"/>
<pin id="199" dir="0" index="1" bw="33" slack="1"/>
<pin id="200" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="62" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln21_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln21_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="62" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="0" index="3" bw="7" slack="0"/>
<pin id="220" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="31" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln21_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="62" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="gmem0_addr_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="62" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln21_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln21_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="17"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/19 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln26_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/19 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln27_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="17"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/19 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln27_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/19 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln29_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="18"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/19 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln30_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/19 "/>
</bind>
</comp>

<comp id="277" class="1004" name="out_sts_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_sts_load/19 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln34_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="18"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/19 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln26_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="18"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/19 "/>
</bind>
</comp>

<comp id="292" class="1005" name="out_memory_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_memory_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="in_s2m_len_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="18"/>
<pin id="302" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="idx_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="313" class="1005" name="sext_ln18_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="62" slack="1"/>
<pin id="315" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="321" class="1005" name="count_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="328" class="1005" name="trunc_ln21_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="62" slack="1"/>
<pin id="330" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="empty_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="1"/>
<pin id="336" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="339" class="1005" name="gmem0_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="3"/>
<pin id="341" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="78" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="86" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="147"><net_src comp="76" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="133" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="110" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="110" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="180" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="230"><net_src comp="187" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="183" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="150" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="255" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="84" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="286"><net_src comp="255" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="250" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="92" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="303"><net_src comp="104" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="309"><net_src comp="88" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="316"><net_src comp="171" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="324"><net_src comp="110" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="331"><net_src comp="215" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="337"><net_src comp="225" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="342"><net_src comp="236" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_buf_sts | {19 }
	Port: gmem0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: final_s2m_len | {1 19 }
	Port: out_sts | {19 }
 - Input state : 
	Port: streamtoparallelwithburst : inbuf | {4 5 }
	Port: streamtoparallelwithburst : incount | {2 }
	Port: streamtoparallelwithburst : in_en_clrsts | {1 }
	Port: streamtoparallelwithburst : in_s2m_len | {1 }
	Port: streamtoparallelwithburst : out_memory | {1 }
	Port: streamtoparallelwithburst : final_s2m_len | {1 19 }
	Port: streamtoparallelwithburst : out_sts | {19 }
  - Chain level:
	State 1
		zext_ln16 : 1
		sub_ln16 : 2
		phi_ln21 : 3
		sext_ln18 : 4
		store_ln0 : 1
	State 2
		trunc_ln21 : 1
		add_ln21 : 2
		shl_ln : 3
		add_ln21_1 : 4
		trunc_ln21_1 : 5
		empty : 1
	State 3
		gmem0_addr : 1
		empty_47 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln26 : 1
		add_ln27 : 1
		store_ln27 : 2
		icmp_ln29 : 2
		br_ln29 : 3
		icmp_ln34 : 2
		store_ln26 : 2
		br_ln34 : 3
		write_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                        |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        add_ln21_fu_197                        |    0    |    69   |
|    add   |                       add_ln21_1_fu_210                       |    0    |    71   |
|          |                        add_ln26_fu_250                        |    0    |    71   |
|          |                        add_ln27_fu_255                        |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2_fu_140 |   128   |    77   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        icmp_ln21_fu_187                       |    0    |    39   |
|   icmp   |                        icmp_ln29_fu_266                       |    0    |    39   |
|          |                        icmp_ln34_fu_282                       |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|
|    sub   |                        sub_ln16_fu_158                        |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|
|  select  |                          empty_fu_225                         |    0    |    31   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                   out_memory_read_read_fu_92                  |    0    |    0    |
|   read   |                  in_en_clrsts_read_read_fu_98                 |    0    |    0    |
|          |                  in_s2m_len_read_read_fu_104                  |    0    |    0    |
|          |                       count_read_fu_110                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
| writeresp|                      grp_writeresp_fu_116                     |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   write  |                    write_ln32_write_fu_123                    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   zext   |                        zext_ln16_fu_154                       |    0    |    0    |
|          |                        zext_ln21_fu_243                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        sext_ln18_fu_171                       |    0    |    0    |
|   sext   |                       sext_ln21_1_fu_233                      |    0    |    0    |
|          |                        sext_ln21_fu_247                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   trunc  |                        trunc_ln8_fu_183                       |    0    |    0    |
|          |                       trunc_ln21_fu_193                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|bitconcatenate|                         shl_ln_fu_202                         |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|partselect|                      trunc_ln21_1_fu_215                      |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   Total  |                                                               |   128   |   514   |
|----------|---------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     count_reg_321     |   32   |
|     empty_reg_334     |   31   |
|   gmem0_addr_reg_339  |   32   |
|      idx_reg_306      |   64   |
|in_s2m_len_read_reg_300|   32   |
|out_memory_read_reg_292|   64   |
|    phi_ln21_reg_130   |   33   |
|   sext_ln18_reg_313   |   62   |
|  trunc_ln21_1_reg_328 |   62   |
+-----------------------+--------+
|         Total         |   412  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_116 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_116 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   128  |   514  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   412  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   540  |   523  |
+-----------+--------+--------+--------+
