EESchema-LIBRARY Version 2.3  Date: Tue 12 Jul 2016 04:30:09 PM CST
#encoding utf-8
#
# MK20DX128VFM5
#
DEF MK20DX128VFM5 U 0 40 Y Y 1 F N
F0 "U" -2200 -3375 60 H V C CNN
F1 "MK20DX128VFM5" -1875 -3475 60 H V C CNN
F2 "~" -1550 2600 60 H V C CNN
F3 "~" -1550 2600 60 H V C CNN
$FPLIST
 QFN32
$ENDFPLIST
DRAW
S -2250 3000 2250 -3300 0 1 0 N
X VDD 1 -2450 2550 200 R 50 50 1 1 P
X VSS 2 -2450 1700 200 R 50 50 1 1 P
X USB0_DP 3 -2450 -350 200 R 50 50 1 1 I
X USB0_DM 4 -2450 -250 200 R 50 50 1 1 I
X VOUT33 5 -2450 -150 200 R 50 50 1 1 I
X VREGIN 6 -2450 -50 200 R 50 50 1 1 I
X VDDA 7 -2450 2350 200 R 50 50 1 1 P
X VSSA 8 -2450 1800 200 R 50 50 1 1 I
X XTAL32 9 -2450 -1200 200 R 50 50 1 1 I
X EXTAL32 10 -2450 -1100 200 R 50 50 1 1 I
X ADC0_SE8/TSI0_CH0/PTB0/I2C0_SCL/FTM1_CH0/FTM1_QD_PHA/LLWU_P5 20 2450 150 200 L 50 50 1 1 P
X ADC0_SE6B/PTD5/SPI0_PCS2/~UART0_CTS~/~UART0_COL~/FTM0_CH5/~EWM_OUT~ 30 2450 -2600 200 L 50 50 1 1 P
X VBAT 11 -2450 800 200 R 50 50 1 1 I
X ADC0_SE9/TSI0_CH6/PTB1/I2C0_SDA/FTM1_CH1/FTM1_QD_PHB 21 2450 50 200 L 50 50 1 1 P
X ADC0_SE7B/PTD6/SPI0_PCS3/UART0_RX/FTM0_CH6/FTM0_FLT0/LLWU_P15 31 2450 -2700 200 L 50 50 1 1 P
X JTAG_TCLK/SWD_CLK/EZP_CLK/TSI0_CH1/PTA0/~UART0_CTS~/~UART0_COL~/FTM0_CH5 12 2450 2250 200 L 50 50 1 1 P
X ADC0_SE15/TSI0_CH14/PTC1/SPI0_PCS3/~UART1_RTS~/FTM0_CH0/I2S0_TXD0/LLWU_P6 22 2450 -900 200 L 50 50 1 1 P
X PTD7/CMT_IRO/UART0_TX/FTM0_CH7/FTM0_FLT1 32 2450 -2800 200 L 50 50 1 1 P
X JTAG_TDI/EZP_DI/TSI0_CH2/PTA1/UART0_RX/FTM0_CH6 13 2450 2150 200 L 50 50 1 1 P
X ADC0_SE4B/CMP1_IN0/TSI0_CH15/PTC2/SPI0_PCS2/~UART1_CTS~/FTM0_CH1/I2S0_TX_FS 23 2450 -1000 200 L 50 50 1 1 P
X GPAD 33 -2450 1600 200 R 50 50 1 1 P
X JTAG_TDO/TRACE_SWO/EZP_DO/TSI0_CH3/PTA2/UART0_TX/FTM0_CH7 14 2450 2050 200 L 50 50 1 1 P
X CMP1_IN1/PTC3/SPI0_PCS1/UART1_RX/FTM0_CH2/I2S0_TX_BCLK/LLWU_P7 24 2450 -1100 200 L 50 50 1 1 P
X JTAG_TMS/SWD_DIO/TSI0_CH4/PTA3/~UART0_RTS~/FTM0_CH0 15 2450 1950 200 L 50 50 1 1 P
X PTC4/SPI0_PCS0/UART1_TX/FTM0_CH3/CMP1_OUT/LLWU_P8 25 2450 -1200 200 L 50 50 1 1 P
X ~NMI~/~EZP_CS~/TSI0_CH5/PTA4/FTM0_CH1/LLWU_P3 16 2450 1850 200 L 50 50 1 1 P
X PTC5/SPI0_SCK/LPTMR0_ALT2/I2S0_RXD0/CMP0_OUT/LLWU_P9 26 2450 -1300 200 L 50 50 1 1 P
X EXTAL0/PTA18/FTM0_FLT2/FTM_CLKIN0 17 2450 1050 200 L 50 50 1 1 P
X CMP0_IN0/PTC6/SPI0_SOUT/PDB0_EXTRG/I2S0_RX_BCLK/I2S0_MCLK/LLWU_P10 27 2450 -1400 200 L 50 50 1 1 P
X XTAL0/PTA19/FTM1_FLT0/FTM_CLKIN1/LPTMR0_ALT1 18 2450 950 200 L 50 50 1 1 P
X CMP0_IN1/PTC7/SPI0_SIN/USB_SOF_OUT/I2S0_RX_FS 28 2450 -1500 200 L 50 50 1 1 P
X ~RESET 19 -2450 -2150 200 R 50 50 1 1 I
X PTD4/SPI0_PCS1/~UART0_RTS~/FTM0_CH4/EWM_IN/LLWU_P14 29 2450 -2500 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# TEST_POINT
#
DEF TEST_POINT TP 0 40 Y Y 1 F N
F0 "TP" 25 -100 60 H V C CNN
F1 "TEST_POINT" 200 -200 60 H V C CNN
F2 "~" 50 -50 60 H V C CNN
F3 "~" 50 -50 60 H V C CNN
DRAW
C 0 0 50 0 1 0 F
X ~ ~ 50 0 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
