// Seed: 3975653660
module module_0;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_1 = 1'b0;
  if (id_5) begin
    wire id_7;
  end else begin : id_8
    assign id_3 = 1;
  end
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wor id_5
);
  wire id_7;
  logic [7:0] id_8;
  wire id_9;
  wire id_10;
  module_0();
  assign id_8[1'b0] = 1'b0;
  wire id_11;
endmodule
