<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GPIO Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">GPIO Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___g_p_i_o___register___accessor___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html">GPIO - Register accessor macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___g_p_i_o___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___masks.html">GPIO Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(0x400FF000u)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8bd75d8b47b51132005ce9bbcbab7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga3a8bd75d8b47b51132005ce9bbcbab7f">GPIOA_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga3a8bd75d8b47b51132005ce9bbcbab7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(0x400FF040u)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4701cf222c28bfdcc2768a296b4171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga3f4701cf222c28bfdcc2768a296b4171">GPIOB_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga3f4701cf222c28bfdcc2768a296b4171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(0x400FF080u)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b26484b0ad91fdbf93e27aa6ee7571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga39b26484b0ad91fdbf93e27aa6ee7571">GPIOC_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:ga39b26484b0ad91fdbf93e27aa6ee7571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(0x400FF0C0u)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080871bcecac6697912c87d4af0a8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga080871bcecac6697912c87d4af0a8298">GPIOD_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga080871bcecac6697912c87d4af0a8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(0x400FF100u)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d17758f0829d938753761d4a53c0a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga5d17758f0829d938753761d4a53c0a7c">GPIOE_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga5d17758f0829d938753761d4a53c0a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f97513de5235b3600dc07bf327fe315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315">GPIO_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a> }</td></tr>
<tr class="separator:ga7f97513de5235b3600dc07bf327fe315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f7206167a584b1e75a81a5c30fa1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2">GPIO_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a> }</td></tr>
<tr class="separator:gad0f7206167a584b1e75a81a5c30fa1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3037b53880ddd4072d88ed493e6581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>&#160;&#160;&#160;(0x400FF000u)</td></tr>
<tr class="separator:ga6e3037b53880ddd4072d88ed493e6581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953adcb40e14085a9ffd1aa0ae40084b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>)</td></tr>
<tr class="separator:ga953adcb40e14085a9ffd1aa0ae40084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd67de0ed62c0fe8395cc6e40af2451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>&#160;&#160;&#160;(0x400FF040u)</td></tr>
<tr class="separator:ga8cd67de0ed62c0fe8395cc6e40af2451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab245b794143f5d4aea6d1a5336b8b33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>)</td></tr>
<tr class="separator:gab245b794143f5d4aea6d1a5336b8b33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee763d072e472e36b335f8944b5de96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>&#160;&#160;&#160;(0x400FF080u)</td></tr>
<tr class="separator:gafee763d072e472e36b335f8944b5de96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7deefa3e1c7e45e4ccb31a8117bc181f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>)</td></tr>
<tr class="separator:ga7deefa3e1c7e45e4ccb31a8117bc181f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa002f1a0c5f963f8d162916b91e21bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>&#160;&#160;&#160;(0x400FF0C0u)</td></tr>
<tr class="separator:gaa002f1a0c5f963f8d162916b91e21bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee2910b398755be94f612b243052efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe">PTD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>)</td></tr>
<tr class="separator:gacee2910b398755be94f612b243052efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac65442c7407ccb219eea68a45c2bdc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a>&#160;&#160;&#160;(0x400FF100u)</td></tr>
<tr class="separator:gaac65442c7407ccb219eea68a45c2bdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074482d761e5bcd022a14aa7b8c294d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a>)</td></tr>
<tr class="separator:ga074482d761e5bcd022a14aa7b8c294d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3037b53880ddd4072d88ed493e6581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>&#160;&#160;&#160;(0x400FF000u)</td></tr>
<tr class="separator:ga6e3037b53880ddd4072d88ed493e6581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953adcb40e14085a9ffd1aa0ae40084b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>)</td></tr>
<tr class="separator:ga953adcb40e14085a9ffd1aa0ae40084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf98f6ee2bbfd42102e378a66b29b9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td></tr>
<tr class="separator:gadf98f6ee2bbfd42102e378a66b29b9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd67de0ed62c0fe8395cc6e40af2451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>&#160;&#160;&#160;(0x400FF040u)</td></tr>
<tr class="separator:ga8cd67de0ed62c0fe8395cc6e40af2451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab245b794143f5d4aea6d1a5336b8b33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>)</td></tr>
<tr class="separator:gab245b794143f5d4aea6d1a5336b8b33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ab0f28e891ea28f152505ce2021747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td></tr>
<tr class="separator:ga59ab0f28e891ea28f152505ce2021747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee763d072e472e36b335f8944b5de96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>&#160;&#160;&#160;(0x400FF080u)</td></tr>
<tr class="separator:gafee763d072e472e36b335f8944b5de96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7deefa3e1c7e45e4ccb31a8117bc181f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>)</td></tr>
<tr class="separator:ga7deefa3e1c7e45e4ccb31a8117bc181f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3dc05c2a51a960067e1de6863fd3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td></tr>
<tr class="separator:gaaa3dc05c2a51a960067e1de6863fd3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa002f1a0c5f963f8d162916b91e21bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>&#160;&#160;&#160;(0x400FF0C0u)</td></tr>
<tr class="separator:gaa002f1a0c5f963f8d162916b91e21bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee2910b398755be94f612b243052efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe">PTD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>)</td></tr>
<tr class="separator:gacee2910b398755be94f612b243052efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61d2c33375f3becbae1353eee4c1317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td></tr>
<tr class="separator:gaa61d2c33375f3becbae1353eee4c1317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac65442c7407ccb219eea68a45c2bdc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a>&#160;&#160;&#160;(0x400FF100u)</td></tr>
<tr class="separator:gaac65442c7407ccb219eea68a45c2bdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074482d761e5bcd022a14aa7b8c294d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a>)</td></tr>
<tr class="separator:ga074482d761e5bcd022a14aa7b8c294d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa230685f72ad1540850ab8d12366775c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td></tr>
<tr class="separator:gaa230685f72ad1540850ab8d12366775c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f97513de5235b3600dc07bf327fe315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315">GPIO_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___backward___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a> }</td></tr>
<tr class="separator:ga7f97513de5235b3600dc07bf327fe315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f7206167a584b1e75a81a5c30fa1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2">GPIO_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>, <a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>, <a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>, <a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>, <a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a> }</td></tr>
<tr class="separator:gad0f7206167a584b1e75a81a5c30fa1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(0x400FF000u)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8bd75d8b47b51132005ce9bbcbab7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga3a8bd75d8b47b51132005ce9bbcbab7f">GPIOA_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga3a8bd75d8b47b51132005ce9bbcbab7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(0x400FF040u)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4701cf222c28bfdcc2768a296b4171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga3f4701cf222c28bfdcc2768a296b4171">GPIOB_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga3f4701cf222c28bfdcc2768a296b4171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(0x400FF080u)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b26484b0ad91fdbf93e27aa6ee7571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga39b26484b0ad91fdbf93e27aa6ee7571">GPIOC_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:ga39b26484b0ad91fdbf93e27aa6ee7571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(0x400FF0C0u)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080871bcecac6697912c87d4af0a8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga080871bcecac6697912c87d4af0a8298">GPIOD_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga080871bcecac6697912c87d4af0a8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(0x400FF100u)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d17758f0829d938753761d4a53c0a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga5d17758f0829d938753761d4a53c0a7c">GPIOE_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga5d17758f0829d938753761d4a53c0a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f97513de5235b3600dc07bf327fe315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315">GPIO_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a> }</td></tr>
<tr class="separator:ga7f97513de5235b3600dc07bf327fe315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f7206167a584b1e75a81a5c30fa1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2">GPIO_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a> }</td></tr>
<tr class="separator:gad0f7206167a584b1e75a81a5c30fa1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga9275f70cfdeadb6b6c69be29a471cb0b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></td></tr>
<tr class="separator:ga9275f70cfdeadb6b6c69be29a471cb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9275f70cfdeadb6b6c69be29a471cb0b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></td></tr>
<tr class="separator:ga9275f70cfdeadb6b6c69be29a471cb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9275f70cfdeadb6b6c69be29a471cb0b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></td></tr>
<tr class="separator:ga9275f70cfdeadb6b6c69be29a471cb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7f97513de5235b3600dc07bf327fe315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f97513de5235b3600dc07bf327fe315">&#9670;&nbsp;</a></span>GPIO_BASE_ADDRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of GPIO peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03983">3983</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7f97513de5235b3600dc07bf327fe315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f97513de5235b3600dc07bf327fe315">&#9670;&nbsp;</a></span>GPIO_BASE_ADDRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___backward___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>, <a class="el" href="group___backward___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of GPIO peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07451">7451</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7f97513de5235b3600dc07bf327fe315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f97513de5235b3600dc07bf327fe315">&#9670;&nbsp;</a></span>GPIO_BASE_ADDRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of GPIO peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07551">7551</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad0f7206167a584b1e75a81a5c30fa1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f7206167a584b1e75a81a5c30fa1c2">&#9670;&nbsp;</a></span>GPIO_BASE_PTRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of GPIO peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03985">3985</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad0f7206167a584b1e75a81a5c30fa1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f7206167a584b1e75a81a5c30fa1c2">&#9670;&nbsp;</a></span>GPIO_BASE_PTRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>, <a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>, <a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>, <a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>, <a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of GPIO peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07453">7453</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad0f7206167a584b1e75a81a5c30fa1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f7206167a584b1e75a81a5c30fa1c2">&#9670;&nbsp;</a></span>GPIO_BASE_PTRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of GPIO peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07553">7553</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac485358099728ddae050db37924dd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac485358099728ddae050db37924dd6b7">&#9670;&nbsp;</a></span>GPIOA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOA base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03960">3960</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac485358099728ddae050db37924dd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac485358099728ddae050db37924dd6b7">&#9670;&nbsp;</a></span>GPIOA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOA base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07528">7528</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad7723846cc5db8e43a44d78cf21f6efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7723846cc5db8e43a44d78cf21f6efa">&#9670;&nbsp;</a></span>GPIOA_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE&#160;&#160;&#160;(0x400FF000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOA base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03958">3958</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad7723846cc5db8e43a44d78cf21f6efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7723846cc5db8e43a44d78cf21f6efa">&#9670;&nbsp;</a></span>GPIOA_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE&#160;&#160;&#160;(0x400FF000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOA base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07526">7526</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3a8bd75d8b47b51132005ce9bbcbab7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a8bd75d8b47b51132005ce9bbcbab7f">&#9670;&nbsp;</a></span>GPIOA_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03961">3961</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3a8bd75d8b47b51132005ce9bbcbab7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a8bd75d8b47b51132005ce9bbcbab7f">&#9670;&nbsp;</a></span>GPIOA_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07529">7529</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga68b66ac73be4c836db878a42e1fea3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b66ac73be4c836db878a42e1fea3cd">&#9670;&nbsp;</a></span>GPIOB <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOB base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03965">3965</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga68b66ac73be4c836db878a42e1fea3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b66ac73be4c836db878a42e1fea3cd">&#9670;&nbsp;</a></span>GPIOB <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOB base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07533">7533</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac944a89eb789000ece920c0f89cb6a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac944a89eb789000ece920c0f89cb6a68">&#9670;&nbsp;</a></span>GPIOB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE&#160;&#160;&#160;(0x400FF040u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOB base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03963">3963</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac944a89eb789000ece920c0f89cb6a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac944a89eb789000ece920c0f89cb6a68">&#9670;&nbsp;</a></span>GPIOB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE&#160;&#160;&#160;(0x400FF040u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOB base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07531">7531</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3f4701cf222c28bfdcc2768a296b4171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f4701cf222c28bfdcc2768a296b4171">&#9670;&nbsp;</a></span>GPIOB_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03966">3966</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3f4701cf222c28bfdcc2768a296b4171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f4701cf222c28bfdcc2768a296b4171">&#9670;&nbsp;</a></span>GPIOB_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07534">7534</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2dca03332d620196ba943bc2346eaa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dca03332d620196ba943bc2346eaa08">&#9670;&nbsp;</a></span>GPIOC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOC base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03970">3970</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2dca03332d620196ba943bc2346eaa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dca03332d620196ba943bc2346eaa08">&#9670;&nbsp;</a></span>GPIOC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOC base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07538">7538</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga26f267dc35338eef219544c51f1e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f267dc35338eef219544c51f1e6b3f">&#9670;&nbsp;</a></span>GPIOC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE&#160;&#160;&#160;(0x400FF080u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOC base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03968">3968</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga26f267dc35338eef219544c51f1e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f267dc35338eef219544c51f1e6b3f">&#9670;&nbsp;</a></span>GPIOC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE&#160;&#160;&#160;(0x400FF080u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOC base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07536">7536</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga39b26484b0ad91fdbf93e27aa6ee7571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b26484b0ad91fdbf93e27aa6ee7571">&#9670;&nbsp;</a></span>GPIOC_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03971">3971</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga39b26484b0ad91fdbf93e27aa6ee7571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b26484b0ad91fdbf93e27aa6ee7571">&#9670;&nbsp;</a></span>GPIOC_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07539">7539</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7580b1a929ea9df59725ba9c18eba6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7580b1a929ea9df59725ba9c18eba6ac">&#9670;&nbsp;</a></span>GPIOD <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOD base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03975">3975</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7580b1a929ea9df59725ba9c18eba6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7580b1a929ea9df59725ba9c18eba6ac">&#9670;&nbsp;</a></span>GPIOD <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOD base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07543">7543</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1a93ab27129f04064089616910c296ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a93ab27129f04064089616910c296ec">&#9670;&nbsp;</a></span>GPIOD_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE&#160;&#160;&#160;(0x400FF0C0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOD base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03973">3973</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1a93ab27129f04064089616910c296ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a93ab27129f04064089616910c296ec">&#9670;&nbsp;</a></span>GPIOD_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE&#160;&#160;&#160;(0x400FF0C0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOD base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07541">7541</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga080871bcecac6697912c87d4af0a8298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga080871bcecac6697912c87d4af0a8298">&#9670;&nbsp;</a></span>GPIOD_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03976">3976</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga080871bcecac6697912c87d4af0a8298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga080871bcecac6697912c87d4af0a8298">&#9670;&nbsp;</a></span>GPIOD_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07544">7544</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae04bdb5e8acc47cab1d0532e6b0d0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae04bdb5e8acc47cab1d0532e6b0d0763">&#9670;&nbsp;</a></span>GPIOE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOE base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03980">3980</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae04bdb5e8acc47cab1d0532e6b0d0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae04bdb5e8acc47cab1d0532e6b0d0763">&#9670;&nbsp;</a></span>GPIOE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOE base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07548">7548</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab487b1983d936c4fee3e9e88b95aad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab487b1983d936c4fee3e9e88b95aad9d">&#9670;&nbsp;</a></span>GPIOE_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE&#160;&#160;&#160;(0x400FF100u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOE base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03978">3978</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab487b1983d936c4fee3e9e88b95aad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab487b1983d936c4fee3e9e88b95aad9d">&#9670;&nbsp;</a></span>GPIOE_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE&#160;&#160;&#160;(0x400FF100u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral GPIOE base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07546">7546</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5d17758f0829d938753761d4a53c0a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d17758f0829d938753761d4a53c0a7c">&#9670;&nbsp;</a></span>GPIOE_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03981">3981</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5d17758f0829d938753761d4a53c0a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d17758f0829d938753761d4a53c0a7c">&#9670;&nbsp;</a></span>GPIOE_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07549">7549</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga953adcb40e14085a9ffd1aa0ae40084b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953adcb40e14085a9ffd1aa0ae40084b">&#9670;&nbsp;</a></span>PTA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTA base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04662">4662</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga953adcb40e14085a9ffd1aa0ae40084b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953adcb40e14085a9ffd1aa0ae40084b">&#9670;&nbsp;</a></span>PTA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581">PTA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTA base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07428">7428</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6e3037b53880ddd4072d88ed493e6581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e3037b53880ddd4072d88ed493e6581">&#9670;&nbsp;</a></span>PTA_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTA_BASE&#160;&#160;&#160;(0x400FF000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTA base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04660">4660</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga6e3037b53880ddd4072d88ed493e6581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e3037b53880ddd4072d88ed493e6581">&#9670;&nbsp;</a></span>PTA_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTA_BASE&#160;&#160;&#160;(0x400FF000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTA base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07426">7426</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadf98f6ee2bbfd42102e378a66b29b9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf98f6ee2bbfd42102e378a66b29b9ef">&#9670;&nbsp;</a></span>PTA_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTA_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07429">7429</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab245b794143f5d4aea6d1a5336b8b33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab245b794143f5d4aea6d1a5336b8b33e">&#9670;&nbsp;</a></span>PTB <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTB base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04666">4666</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gab245b794143f5d4aea6d1a5336b8b33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab245b794143f5d4aea6d1a5336b8b33e">&#9670;&nbsp;</a></span>PTB <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451">PTB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTB base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07433">7433</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8cd67de0ed62c0fe8395cc6e40af2451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cd67de0ed62c0fe8395cc6e40af2451">&#9670;&nbsp;</a></span>PTB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTB_BASE&#160;&#160;&#160;(0x400FF040u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTB base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04664">4664</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga8cd67de0ed62c0fe8395cc6e40af2451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cd67de0ed62c0fe8395cc6e40af2451">&#9670;&nbsp;</a></span>PTB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTB_BASE&#160;&#160;&#160;(0x400FF040u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTB base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07431">7431</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga59ab0f28e891ea28f152505ce2021747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ab0f28e891ea28f152505ce2021747">&#9670;&nbsp;</a></span>PTB_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTB_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07434">7434</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7deefa3e1c7e45e4ccb31a8117bc181f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7deefa3e1c7e45e4ccb31a8117bc181f">&#9670;&nbsp;</a></span>PTC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTC base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04670">4670</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga7deefa3e1c7e45e4ccb31a8117bc181f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7deefa3e1c7e45e4ccb31a8117bc181f">&#9670;&nbsp;</a></span>PTC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96">PTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTC base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07438">7438</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafee763d072e472e36b335f8944b5de96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee763d072e472e36b335f8944b5de96">&#9670;&nbsp;</a></span>PTC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTC_BASE&#160;&#160;&#160;(0x400FF080u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTC base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04668">4668</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gafee763d072e472e36b335f8944b5de96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee763d072e472e36b335f8944b5de96">&#9670;&nbsp;</a></span>PTC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTC_BASE&#160;&#160;&#160;(0x400FF080u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTC base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07436">7436</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaaa3dc05c2a51a960067e1de6863fd3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3dc05c2a51a960067e1de6863fd3dd">&#9670;&nbsp;</a></span>PTC_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTC_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07439">7439</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacee2910b398755be94f612b243052efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee2910b398755be94f612b243052efe">&#9670;&nbsp;</a></span>PTD <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTD base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04674">4674</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gacee2910b398755be94f612b243052efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee2910b398755be94f612b243052efe">&#9670;&nbsp;</a></span>PTD <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0">PTD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTD base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07443">7443</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa002f1a0c5f963f8d162916b91e21bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa002f1a0c5f963f8d162916b91e21bf0">&#9670;&nbsp;</a></span>PTD_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTD_BASE&#160;&#160;&#160;(0x400FF0C0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTD base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04672">4672</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gaa002f1a0c5f963f8d162916b91e21bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa002f1a0c5f963f8d162916b91e21bf0">&#9670;&nbsp;</a></span>PTD_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTD_BASE&#160;&#160;&#160;(0x400FF0C0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTD base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07441">7441</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa61d2c33375f3becbae1353eee4c1317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa61d2c33375f3becbae1353eee4c1317">&#9670;&nbsp;</a></span>PTD_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTD_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07444">7444</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga074482d761e5bcd022a14aa7b8c294d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga074482d761e5bcd022a14aa7b8c294d7">&#9670;&nbsp;</a></span>PTE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTE base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04678">4678</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga074482d761e5bcd022a14aa7b8c294d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga074482d761e5bcd022a14aa7b8c294d7">&#9670;&nbsp;</a></span>PTE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> *)<a class="el" href="group___backward___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6">PTE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTE base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07448">7448</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaac65442c7407ccb219eea68a45c2bdc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac65442c7407ccb219eea68a45c2bdc6">&#9670;&nbsp;</a></span>PTE_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTE_BASE&#160;&#160;&#160;(0x400FF100u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTE base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04676">4676</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gaac65442c7407ccb219eea68a45c2bdc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac65442c7407ccb219eea68a45c2bdc6">&#9670;&nbsp;</a></span>PTE_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTE_BASE&#160;&#160;&#160;(0x400FF100u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PTE base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07446">7446</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa230685f72ad1540850ab8d12366775c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa230685f72ad1540850ab8d12366775c">&#9670;&nbsp;</a></span>PTE_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTE_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07449">7449</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga9275f70cfdeadb6b6c69be29a471cb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9275f70cfdeadb6b6c69be29a471cb0b">&#9670;&nbsp;</a></span>GPIO_MemMapPtr <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> * <a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9275f70cfdeadb6b6c69be29a471cb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9275f70cfdeadb6b6c69be29a471cb0b">&#9670;&nbsp;</a></span>GPIO_MemMapPtr <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> * <a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9275f70cfdeadb6b6c69be29a471cb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9275f70cfdeadb6b6c69be29a471cb0b">&#9670;&nbsp;</a></span>GPIO_MemMapPtr <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a> * <a class="el" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:53 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
