-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Wed Jan 11 14:49:50 2017
-- Host        : txjs-130 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_69_18_1dsp_ip/multiplier_69_18_1dsp_ip_funcsim.vhdl
-- Design      : multiplier_69_18_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
kSqGaa0kNeDBEkCq0jge/IvyArkk0zi6X7PP5j7eO1fy+CShBTnPZMGgHSRpoZBKMrJKRMobLmnD
cNFojPeq4voLB42nm4fOkzSZ2BizWm2YTz9UAy/7g1w1s3r5WlIOuljhQRWuv3/nu2QWD+rlwpZd
smBuSfFBiIkxD/1ALDKtsx1TUpwW8L+ZKtj4V+kSxKx1ps6solSihqdlCucldDdTyC5S1fKmOrTY
hTYTIL3fRqoNf3ZxMameXXFKAsoX+PEWvpzHFjZ5XLJxnciWAsSM7yFpJg5gMr486Vz+6UnZEIMQ
ykuEg2uf887eqaQUjmR4RiINzuvdP/3n54vIqA==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
P05Se0PA7Gxxzalo3x3dELmlJLEFKz4W/cw8vcaz9WnbR+JXVli8n0FWj4M9265h5+FpmvxJUMhv
2sAhx31q0+sgXIaUE3wrulyr2rMTaT7MNYy9cZ7I36SANqWb4ZA9GBk+GAzJYSBSMCs+bs4WHkhV
hbpJDb2W1Lr67JCucUz9jRFP6w92elyJxULhUWCwT3R4ClnS1I1La0uKgmVSTB4+noL9Q+SkH1zB
bgvNgJoyWtKI6hi146gSu0+1pi0wsXxW2L221BLmLskmuIMOcbmo8FydrubFGU75rEGSs23+sF/f
nnnMSKqx4OpHJq/LqWawE7tD8Jpx4Uxh6z6vog==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6048)
`protect data_block
NC7sUKIL7n805hUXJCCNO8ZTk0/wQIn0afMH45M1EgRaPhIr73rSSggVnrlivZke6t6QXlAtg+VL
jY/d8nc3mGdwDJnpxsHKgosR+P8498iXW1orw3nVSl2uBU7xrceCsELKkQPDCUgdY93oMv/cgc3o
szvxtwQ2rGv/YZwRXZBdI4PLcYNPsnlIv7MDlCgiFmjATk3ThuOe2PzmRmCmAEIQ7xcspGcoEl6/
WZb53CFzP3CmetOs4BJdPzSVfKURAKeg2fMog7Wn2MLUdpfyhaAf+ik6NY4VE7ZSRCQXJXrvw1cK
ekJu8+qOcEzdBUM4F+uVtqqeZPMZ7ZWS4Su+tUt2SIp07wPNoA7PJpyXuU9CGot4EZ3JUJzJDavw
AVcHpndeKzSJbcXCDCh/BpABt2BV48hH0OnQkfCovvQ4pvDMo5oS1NkkwDeOpMwOD8fhoEC0vWg6
vHN53vjex1UJXRzBMsozGMx2SwoGIm8xA0xkyqPCBaluiJ+XySMJW7TFazm1FRFrgRcgm2YMeeJZ
dqJiTk4ofc61+vkNXYpO27uZxTlZftIAysNgCijL6u6s/uYPitGWVYG0sv8hSJlFZPTJMVHEQp40
iL0sqimhcuYrfnOr1/jl5UHDZ4BV9JhGk0wSyzYFAmznl9vrlcjmDpz3UfSoc9P89Q6O4i7t430g
B6cM1h6YRaoP5GD86LnP3nocBtCaKnyxDuNgCjcOeZyDeB4wqm9g1duHvP+PnDICzLMMhwafbLNC
twUKKVA8UqW01Z6LydFSwSUBk5QNYCQ2cctpgxy+BQ2pbQ529XAl3pcJbYPdZsbMRofxFxBSyAkj
4iXJKlBOc9YCpCjy7nTlHqmY8S6BFUalr4I05oGGeZEMt6J5n8mL52ux172QwSAKJon6pXdJZeUG
NYrhPTL+S8d+VUtEYEte4c91LmzP7HCGYjI11xOD4QYJsQvztD2L7rQPaf7JLSkQwe6TPqstffvD
D4TjFbxfvvYnk8N7lTugZr5EUYY3URAuj2h5odf3BEPXzfmqP6O+Zev3BZZ7mlIxCs3egqJm3Ssd
wL6RfDRxSjVgSSZ+rmy2W6xp8lEV/NZE+bm8bQ8WSXMUOpdxGqyQW4sDolcM/PeE1Lb+1BRfY3Y7
zIVJnhrPfF1cRV3Qq6J35bIFOVHRmVeh3e140GQ7DI9PGknNTd9NbrvU5VQyQvfHdbLBVfDfeN5g
0Mb1oqUeqWsvzIGnCiN9RRzHByp+GtfNo5xQX4ea8PxxiqAkx7Q2ltgFdahi5Ln11VuZBsbvVD3p
38OVrc74O8SZ0H2TQdxreO8GLXtFZe5IQ712NwcIYtbM54I0jcESvPU9FHGBFxrXVEHXBHWHgy+D
tpuvEi5HzUdCWUbTab9TQ4ZWJi6So0oPh0H1zd+q6fAz9QhCi2zoTkg68r43AeBs2+rbQOAOp5mB
78W/e5sWm4+pQ2w/Plr70djOyA1TRIKjZHctaCz2QbvD1MB9xn/TWK39B2zJQAdmaQoY8nC4WolV
VIfbhNJ/yOKLoomb8ytqSO6/6iCcGxCO9+i9tgGhRXJjhwfQLto9JIn3i7BdNtoP+rxZSQge8lnR
nLFZXwNmIlDzIMTyHeocW0UJ4LjMreQskPsp5mcVNh2i+dUpOaHnOovez6LD9glPDp5q32WaGMJF
z1Xgvmgf56/wZFwUYgk5uP4RzQU9slf6tpV01D2qVCDIjvS/QSMdX18fLrP24UESGoT/mQ5uEKY4
eF+04EMZGh2dXEAN/qxYuA8EAJc0d9odzD08PJ2+ApYJ89ZSdXetOBGpvJdSOTCjMKfU5UZTD1MK
Yx2Y8cbcPZz6bxfhApRtupNBUm2ZbYefQKQKgYO0gcpjUvDMgTDva+9ooxUAlZLhrowOHjAREwa7
XpNGq01/zdOjEiGnaIprnRdi8kkNJYgKKSzpWaik95pbAXN50S4uYUoiBX2XJglLLaJeTctK1s4H
AZt+n003qBTyNfVZl0iLSDXcJrEjnLJ0hnoL3HPXOMvuxQEeYqJo9Mji/kidKyDe5LWUCST33tIe
fSz4eu8MGLCYpbmEdKSD65yOr2kf630B3CepdNShPJaziyLoCHE0SwOhFJTf62xTOvyX47GiHtow
GGdV9cXxSOAZuWdwmD24EnmH1jZi5k/UqlblclVyHSZEUDiLTgtt9M5Hj+jZwEWqx65fDlf9fInt
dDI64tzAR8Ju2PX7XKUY2JMxmnNDk/50w5UdWr9v8y7vczZ1ANzvi9OAdspTeQkOnEzppZxMFgTq
k42PZYwdBX7im9Ps/DHNkbJua07ad+gNZU/pKuQzgnLIYBhXKv7Kq+kZWyxFJugpqqdnmcnoQmkh
MYsigYZtfNNCDFUFBS4+i/POfvMuCcF89CfukaSat/aWdp+WhJox6g8ORfLvgIlBZImlvpmmuseA
YAahEM+bpU3Hhk90gRBfRbMHxd4JjkeEZ/f2QTKBQcS4yN+RTrOMJEHC/x1d1vQYziESnxFL89nK
s68T3FHFqW23rhQy7e927Pvi7f/324Jt7UtwyHaH3ziUbloOcNMOF9byAZTKoiKwwGSSEcD+Xod4
FH4qaR/oVGxTA+AV762s7EpfUovv5iYF4Vyj7MJMqUWkW1TB2Dxa3NVHopdSVleKV8VDpIduOrB0
qo9RiIwMwQIaNsWDzeoW0Y+WCtiLnKgCnVrTb0mtV7I0ilbwLR2Dbt9gTlkT10dsyWGqLGsYogQ5
+tqqMtqIRccz5aj1PdgtIyuEfHlTtpOnlf4DtkNV0o1G14kv642BgJsPB8OrlLR/CKXxepHDHZSF
nfe05sr+lz3uFnJKlOU91adoS/cV2K5pbY0n2ckBC2MfoHTyOUYMQ3cSkzxngdnomfgpNHuGLh+s
JQv6J6SmQk1vf0BBjRtSKCD253Z+hq7m1P/219Brh4xh0FMkZTfdahE9wZr1AioitVlDKnvy9UOp
J93YRPbOQmgXlWpxkxpXDDacA0KdVZNOAkU5nbjIeEhoLAyFxfXJ8QobIQW4Lr2mTAputt7nwswa
eBNHZXTzh6UYeIeWQMQydLxmi7yh/3eq36Q7bzxtR+u1CjHmnqWZeqA1cno4MHgr4A8375lbrcvX
OR3smswyd8Tl3NRQcEsv3pRDNzkCFSz1HjA6RHP2FA2PtCvp4RTGsfgw9bwWItIsJNw4BzCxqXXb
qwcjsSoxFGRw7NKueKR08gqV7gOA89MpZhZ1dliZWoma+ybhiNdgdOXsFY0aWd6wQOmnwSQju0d8
gx0PR8xItKgRMiTUOOd2IPuYN6ydJBvQRNHScwwXa7EfHZR9nT9HofI9HO3kNNHDxUVzyufx1AbB
ys19qdwmVoJj42gSqdEHoZliPM0a7WSHnmHxobFT0nmt7G9YV77pdfZ7SrqdEuTyr5R72ON9QRPu
RvkyqOzgv1QCncOrBIIFNljDv72KhynPlytXzjrgc30BRKCXvle2FBDi6q0Wg53OjXXtRj7lK25t
lLvaWSzQ+SCAVzKh8xYACVvD2MrLkpfY7HjwJ7Uz4BeLRI3Rqhc+j+YikJJ83Z9075oFul/hXCaO
yg1Kk9dq3/Jax4hSxMNpmXxLkW1PvTdLlbI91h21Y8zrhaqjddOY9lSGI0mZADlfPKWMUkncwhbS
tkdbfOT0lGtlTW3ivQ+G8lRkufffeoSXdQOc5Y0qI0PpuLSxH3+6GnUq1u+AXY4t0s1rjRbItGPf
afkBEaMR0jyHYZNU1HYlYQHz7/pcGxXJDIQ/dQU7fojJ93Gd2H+tCYYhAbaMGVDElq+OqGgzyE0D
zn1rm/7h75VZe3uIo1layZbTgvUIlHntI/1NTC5Ofv4CQe1zZNx7i/IqJx4C1CHhjZwVS7fdMEJB
rbDfOwh4qkj3/IbKq9XQu0IckHbIvTuzaZx9ZSW22gLV11Pc3tWhcRArQr0MR9Wk/2Kp/De8c78B
fgf9UBKhBdS7+Vm4sl+7Nkp+phtACJoEI+VQ4eiUE0jLLhNAeqwOTFS1G8Z2dErwXylji6h2Yanw
yJR2ZrKzYUienJYrlcW07eM/YH0XJf8gc5cgDm9WNy7TYoH+M/W83Ihhd0F4WyQ0ljjiAeSjiUzL
4mpU+O07etsST3NU/S2rKywZ+8mNM0Txm9+W7gBcFjbCzgzojPnCFJOmAgceCs9v+RBPEM2i7Tej
ptZLAOK7bdvFB/UUDm8XEv1+EWnU50qVdtfBLATymTN2ElQ4dARqkkYc9fatKOsM0jqXiIyAXRqN
wZJC/fDxe8hRPbAZOvVNnAExN4CXCaN76n+Cwf7eS9naOTNHSNOyHsNgKCLfVR+ytFE1xjdAKRM4
grvGbrBYrRjUXLobHvEfxOjB9wAdstOGiKLwJkO2mlb2Z9warcP7h6+Az06Oh0EAEK13eXOjIBbN
7n3PPdqMrYZ7lrvbc4SymGK3icdd2vhnX2MHgEVCKp6oRuDfSm83d+abtU0to2M0rIrVQYvQGq65
/2m7Ik8WWktjK29GyCVLGIADfX/xztmBpNFMfZFdkNgxLmszyWk5kCDXRpL7FzETO+GXW7FZhT8t
geESCRC2FZmSZpu9aNJqutHlDqoYV4fu7NlS/wLqiYyZZn2wDYUbghCIM5ZyBq0T+T8NSDkMO5bE
esnLaK+rfwjJarNmLPKFuLBRPLbluiTjNMRXiWr2LSA+5g8NFNBa3QPGl69DsX/k5VLSt2hXNFAI
97XqUUsSNUiMJuW43FTrBFpl7aS38XTBH3rai9Uj4/HSRd8kTVyftBLZCHKF+7JPlbsdEAR4xqJd
JaiL58lAmaUe8rCFfqm8xPJbvPXMaukHnr46QxXRtaZvG6ipcuNBxBWB+ypbiIpHRdgVheB3mL4G
BtNz/KANP37EGns244RyuEhWJVRtv/8et1KrW/qlerAGUceC2/A3tBZctrpBlX3PofvQsrYKFjs7
2t6N/MG2PQCMCI6SWnGVgt7qVIywFXn9yL3J05HTySvsw9B8vRf6L5dG9hPHoF1vUKmpmhve121I
CixRYebJMOJauVxrigeWFFnX9o/t3gwD5ggEA1Ua39xVRD8ZFNBHR8N3dNdYAyyFwn2lwCQNcgJk
WTPQTJp/3pW5KTZfw1k7z5/8yhi1PJ+MhPhosF+parMnc3mwwL+IPsFUTOjItDjYiT9+s3sxzRQj
7/nzZlDN9aWcWfX80C1EJfYclGhuKG1yw6Aen8PxRkM5/Nlh9gVtVpDxwhg1K96KB7R1y14oy8VV
wI4OBeCp5J9ABK+CxTpEz1wBgXbUWZDXYkuqcEDOVQlnBtMUxAHsk6uf2GSq6VU1KHWLzOJNDduW
/ycsV785I0l/83hJM/7/63TAqq4kg2hp+8nCDsnJubAT+sLFSOqMRrNDjg0XNX9y3FJOxK4WOQbH
sqymh6jsUhFtSXv9kcnF+cmE86F2sgKQlFApP28srD8DWPw8bg8UOu0scDeAsP/rjXAXhGT3o/eC
EYgVumoQOakGfksdy/DcLmYu4YzhYqPxzQgY5w9pfbcTJEn40GJ9GyHWJddtS8C/pMlJRVpA4Wl0
sHbRq20uULrPgy+XkeVr1SR6gbEMMty/jk7IWwtdCmTKuHijp1sE8JZ4cbYWTueCxwOrGVZ7nsa9
kUkkw2Fm2wUA9DXYF655wUXYF54KlHRZXfDaPbB1BOuD/P6oWD8FiHZqvOY4v4Ea492gq91bD7HN
chwSxLHAZV/MPM6mhXZdRsVKQdNmFsmhUFRKovH1Wb5k/tDnytnyhvZc8MXMiXmLP65ShhHonl9m
vVnBjTUrP6emnxKh3kMOdMeB3ZIDx9ZhaQh/RBXW/QH4GU8Ytuq78pxFlwLWBTzo4VevOn1jmomw
2MJSQMMXKqU7DLTE0WKIKniJxqP1L+RzLTaF+x4eTGWJ0S2NX2hnAsmPZ9kMb6ilPZcRqSRCFlsu
M9IvT5K6ffDgM644HQRxqOkq0GCuwXI/cbiGq2mvpg9Ls0XcH5nK/iHl4cU13iwLh/1KwllrqXwx
qOWFuv7Qfhb6RLkwLY5POrRkyEc0r4BMVEUEk/5t1ZoTWKLwMPvHDMWjSAEXCZzth5Uh7z2lSi1N
92TKoVsfntoypIMckiWjtS2ozzjRJq9AaWhgmn9yLdULJiBgL34xGz0oSgSQ3ixmQwCLq1kze7jJ
UutEpyxy5TXYsHc6w14MIbNUzeGCPdWVcRdZljCAdp+sWysB+z1ZXmQdIT9dmigc0e2ga0WEznlZ
nSXJ38QR+6Tw8lX2Yj671QXbe9NiIgWt38Pq2Hp8Um467oSWfywpUlbbBdAVVw4D8dbW5yOnTyHy
/PQF0tOW3EjLywjE+lFTryQdvgNl2qeiUmRb3/qQk37cNstRlz/Kc4ndUzxpIpxDPuADf0MHcgMa
YXB6zRnRdVC6fn90r3mzpMaLwUL6lgkOvHrEEiP1OHTtElJ8FUFXGjzjk5cDxeS6Rp6MaDZ0e47h
rORNZjWgT0N5ycwcA4Z8zMFGPENph5SpwObwiw16DNgZugyhnKERxpnMaakKFoDfxmq32Rlug4Ax
gaZyEMfF61uWWw9EUOsrzF5Nl7+8qM8vMBBwyUXhJ+Skf++/HJS6K/dd0s/oYBJGuLeHTesrBJq9
um6BAebLRiDFyxwKNOWkVjuAxBS22/W/KRRmKyXhGm1XrSGkFTyoiLoBvA2rhmH1FhGKXDC2DSPL
Nof3DZMh5Qzkcxfvy4LDTL3YAWfI/xbbH1BAEU2HaD8HaJJbKOlBBn2009/JYXUTiz2GrhORx8UA
QTXw/BTAjojjjt5gmy45UkRPjUzWYwZLS+hIxw8u671aoqjvd7URWPliT9QHqJAux2QlS9EthGlG
0LQ1AFf2o0NqHnJBqbEjmU6QP34XQ+H5WLo4Y5+DzH96mP8o12kL34F4FP4zpE+IVSzm1g5l2m4k
5CMTZdAwCGe+eVD7kC8JJwcR1a036BIevrpdlm7I6TwLB/lzOK0af4VAg4XRE6iXO2to9QeMdPYq
p2zNsnMQCOuOW3ntXoM0NskUY08CTYbxV/VO8sHEwnTS5Gbc672OX4dJztyiBQizKmst1G7mo75y
MagetgY4DeCGPEP+LxnCda4E6dkffPdSBC2RN1RXssINY+ZsIOd6yMz85WD2PkOiEjYnjtDF24gB
l2O7sBD5AHgyxV6M5U184K8n9lHxRrnjWnW1qv3C7p/ajF7Q37axORHmoYOme/PHbNQ+fqxY1ye3
tNx8oybme7oCbumTbcRSJfT0GudLEMr8eYbqH1auiDxY2/SwVU2q2p5Zb5ImvND0W87yaBfLwsiR
y1ND23J0HRAMJ9E7N4hBfhamU++OsAByZkS9iE0ik84OkwSQDGklKiOsXReLOdB76556JIuverQg
lDf5kFWukEIsjPD5aYxcxmCjDw1K9Uw0qjpyehTq2Aa9dGFGSCjfHlGtvFG6fvRvgRuxU1dncgSU
xG8sxvxjbVg6M53VYezn52q1tSaNgXASTL6PDniEpgawOIlEV8NY1io0LxveT9W7fU3K9nqf18+q
J+hdRiJnc0lRK83OnJ4+07rqKR50VCDInm8ubFNitx/dUVwapr+4ffvNTeEslhSPijPwR1jM4LBt
+Z2cA9PrC9oXUXokap+u21zWB1IpG/ZUg47+I+6ueGbc4sBZc8OKy48F4FbbD6E1IIvV7rWqXZse
GsWB2I1Ad89KM2gdTrTMBExWdybdk0YQ1Z6GCBwGLvQu/iQzpSY7S7iS9r0CfgDCz292yq8pijSm
Ruj3SK5Q2BfZcgfcrUNUDadzxtbKY1mmdtye8c35n7+SOnl3qx/BizV1UpQB+AP1Pg2rM2Fc6drz
iKJ9fCLAGIG2iDsIIfr5hDmiuQ7ICk5R14lwFm41+o+Weilp2EJ3Mx0ooo1WfpZP3rqyRJqTqZoj
kyt9TVbdNCdfAyk79x3R4WxxSszofJfrapQV1IJOKdfBVK9R3Puql5IEZtxWrFuAlqD3nv6nD/yQ
BfAol5anui7tKOkeHfxN+i+iypFeilfF+6UA6l1Elis1r9M1mwvvgSDnTDRbCKTWlNL9QGHcZETR
/nMbpvl3
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
kSqGaa0kNeDBEkCq0jge/IvyArkk0zi6X7PP5j7eO1fy+CShBTnPZMGgHSRpoZBKMrJKRMobLmnD
cNFojPeq4voLB42nm4fOkzSZ2BizWm2YTz9UAy/7g1w1s3r5WlIOuljhQRWuv3/nu2QWD+rlwpZd
smBuSfFBiIkxD/1ALDKtsx1TUpwW8L+ZKtj4V+kSxKx1ps6solSihqdlCucldDdTyC5S1fKmOrTY
hTYTIL3fRqoNf3ZxMameXXFKAsoX+PEWvpzHFjZ5XLJxnciWAsSM7yFpJg5gMr486Vz+6UnZEIMQ
ykuEg2uf887eqaQUjmR4RiINzuvdP/3n54vIqA==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
P05Se0PA7Gxxzalo3x3dELmlJLEFKz4W/cw8vcaz9WnbR+JXVli8n0FWj4M9265h5+FpmvxJUMhv
2sAhx31q0+sgXIaUE3wrulyr2rMTaT7MNYy9cZ7I36SANqWb4ZA9GBk+GAzJYSBSMCs+bs4WHkhV
hbpJDb2W1Lr67JCucUz9jRFP6w92elyJxULhUWCwT3R4ClnS1I1La0uKgmVSTB4+noL9Q+SkH1zB
bgvNgJoyWtKI6hi146gSu0+1pi0wsXxW2L221BLmLskmuIMOcbmo8FydrubFGU75rEGSs23+sF/f
nnnMSKqx4OpHJq/LqWawE7tD8Jpx4Uxh6z6vog==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11648)
`protect data_block
NC7sUKIL7n805hUXJCCNO8ZTk0/wQIn0afMH45M1EgRaPhIr73rSSggVnrlivZke6t6QXlAtg+VL
jY/d8nc3mGdwDJnpxsHKgosR+P8498iXW1orw3nVSl2uBU7xrceCsELKkQPDCUgdY93oMv/cgc3o
szvxtwQ2rGv/YZwRXZBdI4PLcYNPsnlIv7MDlCgiJI1ePcB2lDsQpKfOTl4C+4P+u1rNZQ+8OX6d
x1MlVji5WWOFwil1pQNhiaiNddxvighcdrcE9IWRhQTFZXkVPvU61Xf439imM19bNdtSroTb4ZuE
lrKkc/t0sAc8b3ha6fs/tIX7/Or16eYrf+MZhnJit0Qkm7bQF/xZQShAG+2lpXkMaEPW927M4fWU
0HRbryawdkrx0o/NjktESpU6gjFL1A47Gn+dzKE2Q4pm3RLZq899OFg3uEaPw4H0Pp73x9vu1y5h
tTVL02g7cRX9dWzrHGCs6moGioyvKzrzvZTmKGuqrQvGIA6LPD91efpDlrDsfyZNEB4xEeiLAZAk
+AkcKi+meRF9uVeu9xGcSZd3ebLlucG3FC+VFrXtXoviOeQmuWzcpJglsEe6FLyN7CiRC8in+huw
OYTDhcSk6epL1MTfOompHnDCCpwgJq47qmF8ESz8WNfbKXfMM/kzvw3SOlye/xOY6p7YA49lj/ND
nQmSnJah+c3VGAEX43hH8oE6B2soQuDwnkyPdlurzeW3I4yLcnVKOIsgyX9tMw2ZdB0JGGjt8GCh
8sfln81YxDyXEEQQzhJbXj6+/sCAyOj6b9bQls6NtmyOOGaL4MIDASuGylkIUF962xmpdRHKjS6c
zhhR4JRdWNWXlPfW1ZbpCAnfzNfpK73pGE6aDcEkgL3yTa1WJo7YOvBBD9bvyYyrM6eRkSVCBQS3
aBoBvcwp3oQdqhpAzwtzEafFu2XvO8U/Tx5mXZ9UZpEuH0+BIH4VznW3o5KaW8wCjBmaEkE/AmxJ
C1mv/aVnyRCrz1uYR0GLfvtx1uHrNdhLqDV73VRBDwz2BbvETxdDoUKeo0zLwLUnnBWNH8F/BC7V
4mZxUGb2gFUQyrTpFiWzTo/TlB1q32rfnkx9KovxVLgp/DPulEPqBkeZn7uEmupIwelCH2vCXaxl
JAtybwcxHNOIRoJ2jy199xXxXCLOo4MNnSj8TvbS+VcANMP2l2QRpkh4ZKeltiZMxOWHoPyA8F/M
tjKjg053XrFxvHhIRrKNMkTZq1RnyTfEGZx1Tjxs8nuT4l1beRLem5Hi31xTtB/LHhbbqbEsrSdD
q8nRdEAwcftSGXgoeraNv/YykHN4Y0hZUGRIEoi4T0LuHZec3AlwFrCMfreAcfVjQwVbA65SePju
OY2Qb2Ekgw+zeN370XHEHOENNo/dZ63X8mOpGHA4bFMWirsZVMUpG+9zkqY9KAg11yljMaeA1o0h
/LpoNtt7VkasDTxqaXhJKusnYRDpiJHq9Gg34tC+kpnZrblMh2J2d2M4U9/Czn0FW8eOuCvbblwJ
pu205jH4ccShApNf4ePAR4Q9dp4JVSVryBb+49fGd2cA/xk2e8LDg1v7ucVgc6W0Ut8xbEOGZogC
X/lWb0ylEy4/Xs+bR+XtfXLCnh/unohJX2w+kNyh83pVLtCQ/U4k33zCRjTq91gcf8AftTD26v2l
NclTKLFdaGYUIDLr9JrPsIUfLlMIAptvm0ldmb4GSZF32SFiolk2y4gom1he6ZsEiSlW9zAF8foZ
bKIQ4wrfPtFNYK0U8zWHhswGVEm6VrjmRKwcZd2lmduHkyw5FIX4PZiTDmnhJG3m90xnZMgk39TU
/n74nWoIBM7GBvstjErs0RHVBJf5ZhVDhSgme1Xt07jdcfXzGts9Jt+WT/PyeIDM0dgmH26YgPYq
MWDW2kYI+9TG1GJQ9+S9JJUnqEdBNyVOFj0Zth33wOmUUrdSUUxjsYlcfjahdU2FmWLRp0STpNS7
ldqmeIqaGWfYDTGEJ5K7NIJKzNVL7KJhoo145U3YcSKZrNn/XSY6Qb/P4MBFV4uwGFjgf9KMK0SH
2XQuzyGiIKGUhj6vs3AtYYrrQk+TbgZicun+uB0zAOUzaOCCTbTE8DtXXcNvSZjldENJP4NhX835
FAHRqpEuT6h063mobnoLcqGwv/JvXM+L9my2hdzk/aWTUye3u3UPQ92OB1u+JAvoSuIJ+pzI0Ecb
zdblnSTMKG9RCYG5abu2Leagzk9K2HCC/9/lRnXhMdsqGcEiWfcA/5rSM/bRoarjuxr5SAKnLuiX
Xs/gxSp6tNhg1Mlwbb5vltINbtR4Ua3AqaNYyhCD20zQsReuja1Jzab3ZSJshupq82gpYhOBZQwV
Yw7BkitlWXzIsY3b7lnGK8b2pnYVrPSORDMUAZb62Gf9+ftjboz0j+hYO/2RMusjY5zVrwRF18Cv
DRulYJ2u7IlbM0jZMh6Hnfs1iTLFbt/S1/RZu3gh3slg2CluRzo5qsPORIo3w0S4RLbey9pGah15
XUpSRk6fwBPuMHYBiKgsAJlaEYn43WRroChuwcK8E5eeWJaIZl1cdIlbZByEdYTccSSvo4d6rTAK
s+exaV/PO2GazbnWgpF8IrCXYBuiubacwnoPT7u+fS0ZEhr+6+hMPCfXsnO2GbdNJl3lSkoXmZHM
1ZgVF6+FXvxz4nPuIil2pM46ROyh0RRg4pX3LjmGDCN8oS5CR5IF6JZSRuRIb6hj7bIoZ25eFWM5
fchynurhIh5BFqEyWfxaaeoaPC9W6n2yA9G9G855sOdJTfnvGMJEZ+JlPU7RAJ/CucpgomA60c6c
uek+KfmblyU426OVci2s2JSjKnLyhw/5T2qKhOVK/f94o7V69Tgc827f9CDw26rA7Rgm96XlD4Ne
RLJMi8BSl3C4XhWfple5WdRG/9MpLC4KU3eJcivg+oLZ0zK8Gllt7IhsQ5z8ZF5Jf9d1b422gSDC
1LJ+HNe/2qGjKIn1ny3ERHr7GXzKa5HRRsY/m/7JzXofe3LO3FV/vGC9mrjayRi9qsFy5TWoUuQz
RTsG2/d3HiVRiWWd+FdJaZDuWQKU9sZErJm+GVaNuZ+VW4mku8DKplWy9S3BKzHkOaaT8fP7xQ0i
Zf73a4GH3VwvTm/sNACC/TIFU0Y3vK3kWljar8wNK9eJZ4A3Zt7vi9oBWrC8kET0ImS4tv3fuKxO
D2Pd4ZBGMxP1wc7lcub1JioC2LTGjSko9224dbHtXA+BjJ7hKdV3hMsvkSyIui5SiccgfEHhmR7a
n9Ie4hNW+ywwGs5lQM5iYFLp7nSNAeqN8KZqBM8v79fSNT97qf2MCe4XEesNEC6ExbpGH1f1b4Nc
VFAXe1NaY0AZ9bioNWZ/hPoAUHhutpUS2LxDTOrC9vOje5KKxqSrFR1wnQr+2IiCt0utW4xDHCC+
ai1ffIrZYlazd/GPVhzQs9+2Y1ARcn32towCeXSpZ2F211bg6h6s4Q+aKH5VITIHP3ZCfip3xf3d
jQbc8z5U3oXiF8maXzI+ARVGpb/cbwZA5h8SpVWWXNBKZB9cepi6WHAinkZPzjplKG0fMg/cCTBo
InI4uu0VxZC3g0JRMVYvGmLajpNf/+9L7LQl1ud/hA+38a4XVy29BKtVg2Np1KV7Iw5DizRQjHv7
3HgrJ0lgs/dv9c8YkksaXFETi3DGb4AixI37fjAn35gxulXyY6GN9Fm5zsPVaFwYTJAHzNzIQGT+
FOxGzYhQo7UQA2GNs9qEpj1S/k8L0x8dOD5auSWzAnS5bwaSPgbdb0rddm3ToAsjqDHjdUlDSrYC
M4tf8y8yXYyPD8pGHqqbTsCrbWDeuPX56xreIyqBfaQYtqcx7vHklGU1ZH/WGArdAYeyHiPJaVIF
hBEms+5tOE0s8VIH91XNxFZZL+AKUZiuyEQ4LXnrUozBPT+Tzv/r1MmpZcPoA5tKsEuSDRX9NeHm
1Lt2Md77ZXuBU+Itv/aN7RrLxB1XN9B0CY09MY9xRuYISfgKiQmQZMyOO/UhkDmEBrp9fhm+OyYo
IhEdVaZEMSWG1HC1lss0taxyDbYoScKYuGubCXkPvV1LPJ2YYNcjmnEOSY0kHe/hENrNdDhIeGxg
Qgy6sDUdyGy3b+Xs8lVAdzDuvAi1cmyz6HynGLYcqlRfegpD9d/SNAz9wnnGJrHxZPBLMdas8vFx
0TTwi6PNN4C2wEf4xrisslghlP1TNpeHSg5BUYGZRA8Kdj7KL//1OG/J2SGV1owRvh+xQ0mr/hYi
c0N4XF7Hq2j5MNCmL3jaGRCLSMKXxY4ogfvTB7QIHjtfqU+JnNWBBMGiMQ8/IUsk1ZtZPu6MqCO0
uDa+hbtyi7Ih1viwt3UxD3viGIiteSCKnKAYSYtAMLfdPh3T39HA2yDKmgnH+eS6dGH3MzRm9aBo
Kz54vKiadElzq4q1k/9nhV0iy4EH6DfBD+uYflps9c/AwXyBh1ED3xrKvdFozJ38WJvoOaXcdO6n
GL4AT4JC2GpMhAI0z5RUDspxTCJdOUAPRxo0+r/oLlOHIjy5D9IJUaORc+gT3p96quRgvmgsoavD
v8rQS18RE6WEYRRhVuxe7mPfXHi8R07JITTMfiEJ9n0tpFMoEEM7ajLGP9t6FkkH9EZx93U4l1gD
bl2AxLVtk7/3MEDcHeVzUfgej8M+b42d068mDGZxdRslXe9VI/HS9P3UrKtXWvIyzKFXkP8fFglg
sscV69PaWA0qNYNOXu6pjVE7qyOyT1LBrSUynELwLWaX7Fp612efG363r2XEnIiwss8boFvEUgVU
eaBhmeDZ28nczPTvK2LNkriYZTjexzioAbhMy+5R1MxlwWE9THWge7EsxGU6NR+P3V0vnAUbNedH
3l+1NixwjfjGMqz69YnZOU89EhNF6uF+pqqs3LNd8+//f9h+TAKrQWEryl73QnjHf34XN9kLOGri
PpciLiDrsPOyyjNZ47CMGI0agO5DYCALnu2Jdahd4zukJ1o4lXTZdEEpktPFAdJ1Dl+nmj/3fxDU
8Rsu8Gel1+5fcUDKK6b118vY5reDuE74hs2BhAvTZEns6Av+igh+bKD64L6vwcgspC6qVr1YNIfx
YC7w4/oajBB0EqNoPjAQw2zscNv37ACVmmUhzE+GuFznJlfl7F6EC+tWZ3gVIrW2WCMoVxG7TDQi
5YpXD/ecJ2syhDfIm/UAWXLYqLO+PPVongL1tR3ZIj7Cl78944e5sRnLpKzIihrVnNVpuC359x1B
TC3xaXz/MNUXEo5SVOEAXVbWN74loHRwiS2ma9Jq8HA32RjFwBZwR5RvJPLkJSgTFaKheuZuli4E
9UE6MqzXEC+rtZalI/VwrMHPX5V6yCLNUn4z67RNLzsQNRDSJvwvjvQcGFhtBi7Gugcprc92/KdG
UtykNNR2DvNuVKhs/Dd8A3oZDTrtobgT53c0aKBXl2UoefPsqF0NvTI0GmsY7IObawTRjD/1dG+c
GI7gpdcAUZkwNftPgTzSOCdvIWUL62SxFEeWlpP3pKvxDbResCAo3ocFHjt8OtAoiozlgamzJIwX
D/61ptQkHL1OgARYUV/ns3RADn0u77Z9hTiV/TN8KqCyWqglyKz6noVPfNHFoxLknZ19JrWmMld+
4zlIx/xZS3l7piBFWfD0npubOMZSpFixK/6c5cwEaeoOYwBflzsHHNl4p7e0FAAcqh33ByaZRXho
eZlWUwU/qMFuvgaWMsRPW675t0QAgOToiCnnupoXsSijBLyXiLc5YXbzvn28gBMXpL6ZEvdn7Yol
ZdaaEXeAVuobqALdbuyYZAtnhRKJJPOOKvG/HbQLd2lhgZvRHytxWJPNnm46FaX9FcS4Eg6WP7AP
ZAlnMJE3na9kLTh1PoRFbXILOWAlrc1JCRCQ/cVmzmwtcrOKg0dzh8fzxrkZTXUZ4tbgP5ClLL8K
zAd0M/GXSEiMgUFQNUBShZPPhLs1D5Dqv4RmPb4+G/HDzEyS7/iS4c6te2i/WkKIXnj5R+4eP7bh
/ZNc+clKM5NjeTeVSO6OcOSU2gX3BPJntd83um26RIcHcpegtSK/FNKrfCIDf7P+5eTt6mhqr1lg
qisi0QCGZyMuRgwkbYbWNng7ZmVBxf/QEte4cMdepxnHkb9KaEJuXA9AZORP6DWAETw6f9vRao2H
2h7KRrwtPP8BOmLLsikSU+OAZZORoixNdNavEe+GG1nINmNvbxeB8ZYYMVWM4IZsM2mbf/m3o7kB
B7ztdQG39v+v/MNjtGDw+O5JkNBXYYXuWIHOEgOzORof2bVolUecOQy9gdA25egOUZ6irFdo4iGr
MpVtdQVfz7fpcwAXO+/z6eT2jpfVg3Ac5dBKW85TZ1TOI6PmAVSNTLg2bLehTx8ml2fXhsKg3vEQ
IOuzX+Si/rtYXe7RE5l4kANBOKwZfuhySWfVWMFUIFGPbOMMQSGoZmC7xi/ZgXijcXCyzyUg9lC6
8/uEJKjidzSTNKtksdB0MLl+DUElbFWItTbv6SDDLF3/VjHymnYVnWmHeIDJvdhAE9f7nCUz0ZGM
I5n8AZxD8aASwPq+e7sdzzrZxXAZqoRjxqIiETtkDPVefHvmsOyUSFW/sGzqvsGxlY+iwLBL1SVT
aH2JgPsDJ+qNejjXGpRbpc6sPy0pLmD3Ti4/iVCvE1yF6Z0zt3tqe9LjRDAd6NfN9/uU2lI80QbD
Oq4tru0nolNq6wI3uwLw50vribePP2CQ74beTRin3dUuW9spwhPgZkeiHcghknzUdvlv04YclLLK
48jMsdPP8KAF3BaaEOWzOKJV8Bbjs6ww6fnbyxF0YCzQpH9ClEIqP3XOMyaKI/ukcItiOPpMrM7p
e+9VOMEOl/oA0uEdib6uFTrQQIAKDJxQf5CUddLE4qc9aujLc5prMppxJJtHMzOfl0mlmDbmzJD6
pwycU4NQIaiAPLoNFJCa6EJJ6IHiOvcJnUlpxCwYc2OVpbPWU4+LCTzQLdZE/UEK0llktijQFAE9
Q35X37haB4tG+230rvI3IFJaGSfFmdGUqBe0YbU0eV6T9y/o1AIyfwoEfwsNWPjb8UYNRiAhH8l+
xQG+b1L9TJ+987lCBdxdw+8ykic9CaI3ulI5OgkFL2wxVvmORtLRzwc/+L2IKDlcQ0jnNQl9U98U
xAYYXZZ7/CPaoa8juIE37dS65e4iGIwnt2d6M0fsU78awt4B0a6CnggSBnLEOcdWm2Ibgmr8f7l1
JubCRNe2+MOx4AQS7ZcE8arWl79DDOiHGwUf7z2HuUGwirknpVqA7t/Gii62vGR9yIxCnb6eGo0C
RBMjNaaG9y/Mkft3Kq2KJxblsP68C0k2zXGSgSiyHJfam6JVuJCNXzbbLVxwpOKGeiou35ARBHNZ
VQiSPsWSSFr6r3r6m/gKbmzB2hDEBEr5gZTWDEjZUSz7wHei9cgWSHAiaagI2R3PI16dWnZX1Di+
urjmSS++jG/IT8bDeJSF/LhI9q41jizctjH6ITIhUtd+o+tiDWQRI2QkjptfyLFrEmLFXJn/v1qy
oqKwWqaLaqPpkxXLp6Z4PhbinZSRCtW90WLNNQPSNj1baAnC/xugWoVGAK8kgOXvEbf9Vvw/8Dw3
5rqxmyx1GIYoVnDddS8ZzbMlqoSqWmAE/SYVQDmWpQlhh5bJBGJVfGSpYOGDyQNtB8VEgFRaIEkp
0IRw6LPfIuwKXekDgDsamaN1M+0WJycAR6CIAYgunoNDVrl5V0PsHJf3GtWp4uCkn74SzoR+UJ2T
JtlVr3ReQ5xiLWzjUy58u6wvjFw8BZ0hXeUdOyABNsMc3p0XLeP/AYotuqaP4vh4AnVPD8TYoG9x
+OeSbchSPvvX3uKzPSAtEa1OxGmAbvIZdJSwYNX2ZTpESg7MfWrqDTPArzkpfCJGuYTw2bO5oDHt
q0Mynk5wiiLA2uK9rURbOdUtPWQh8e3Yni5Jl6m383lfITF8kzAYn0K8KyraW+SgePPqkmmaFBRc
B4goIS9lMpI/ycUCIWEoKAbEkpQeTpPuvS2tQ9wwH1G/W6XWbZFgkbTUoxi0D/tpdz++f41cRcV4
EbmAZqiA9R84VRo9tfa7U9EBAlISCmOYZDjqbMoZvg/5SAQao0bsAryJyWqLhnNNudqabGTrlJv7
5btMvnWr8XHNjZSJmiYDVCd0C0ZTmpMcldycoAgf+XZCHrAR9bRcygQuA6OXU3Zhn9oJwKVaivUL
Z1cuV+MZS+BnM/M0R2STIbdz48hZjnUI7GFF7PLqzCBpKhhgNQnzUfgv4Jn0SW8YbABkGb2E/T8W
lvd43H2HNTZpXXehPzqrQcpSCNX7jk4QUtA2bA2YmXgmV3d7xveo56P9xcqOvvYAVa66Eb7HXKtt
+2NLO8g/swL3icPXHYY/bgqF6ju2b+iQ7N41S00aAF89XQGmvE2zzAgZlHYbo6NsLnlF2j7Hnlbf
YeosyysdTx4Zm+klEW1UvWrFnu+HQr/ot1ADqq8ifU9OWEvVz6xs1L+l7J6WJd0/2CHpdrOFYcxF
XmLUvvKtgKfl07cP8xE63QRyGpfIHh3z9KpM7kFRxI/dRXRUtc/nArukYWKtsJOCEhYqiGeCP8wy
QFYRhKA0c1hwz5YUHOoNbch9kBoddzqjpHGLSRa/lGjk790wzMi9eCNe3hNXaeSvx1V+zVZr8TFf
FInr2Al1bGdpu9Cwd7DPZmz9DRe84EsBOulX2E/LVuvm1RN22y0QP5ggQxSOUlyye9L8A+DmgnXl
UUGQoiZ7JZhoVgtY6a4ALK4hawH4fbtrJzw1vjJ4Z2WOhwR5SLVUlcf6CAriXW2QzEwtQzhiXC3L
HD943nRnQU/EUYqUPIZqAxyy/dza7umgZv1ahYhoABWqdUxEEMQf4bWAyxa84sHgOPpDSBIDhxXF
+MZ92JZ0cgXH+hwKPovaXrKC2IRRSPdF5ORZw1Mfzn7fR2jd0viPXIvL0B6QVu2wrSDSlVv+0ZMn
4kXaAHeXz4FPsxznc+iBWKQi1+lJIEKX5aNwxLLR3R7YuKxdk3AmVL/caiDB0NYiJcSqeq0YYnKG
hKGeZFLyx6KWGGl9PvZNlcYSbxo7GO6zga61HeAi92OPhhBT6TeZEA1rvmJtzeH4SMwLtyzc8U7E
OVzFH8QY+bwwhEC7FSlVedvgDz1Fi9kLdxgVwQwgS74q8kAQNg0XQWGva8Sx7YPp9rkAWce7Yt5z
/A1YtPYCF3WaR6vepQuNLaGHcW/iIIA5QPpjIh4y2UXL0tBKRvuk0v7/8IetJJAZTD6wAQcXzy/B
YqluF7PPr4gnGwr/KprAFRyV88Njou+zA15xMQL0rG1Qrpw7mcA4PWQfrtTXQaXWI0sUiVmAGSIT
L2Z+5LelR70Oxo4cJTbWtmwc0U7M59/ZtcFgzwFBrYfX0OtlZ0vJO8PXl2UmSzBsfwJf397iBROA
AG0Aw9lhMngA6XR6p3GYQw651U6u0WBR3JXcmpXbY6QuxL2rtnE0koLmmyoMZzATrXXmPWfEgsbf
xB9V9qS/kCB5e4ZeUcCU+5ItBYxktJNcHTu1dUUB3vsi+Q7Wbhg/NHPeQzdPRmaHgnBvDV2/Qf8+
AIUue9EM1+qszELFwASKJmvGvmw/Ng0Vm51pE6z2/AxCe+eh0H69NIHHhMOqyIbP13pZz1eUE+xG
XnQQ6rBO6lO0TvdcuXQ9MAn2xstNDng1aWlJRe3RPBtozHEMwlQHBSzIicvWBqST/u1ziE6bpLwR
UCXpWjIWQoGtOKonL1dAO6C4X8Dcv3SOxAtdOUux5mkid8/TND3Ui6bHp5PSFjqJ7M8ND7vQPtfs
vDizhC9kneK9koM7wPapVJvnQhtTGOj0ll1gZvwEJ2xDn8SomUlzEYiRMUAub2Zob4jLPJowEX+l
JR/Fp5lgOUfgH2ImD4sklu1XXYwHzrrOWTrPtcC++jbmVJ08DSSyhU8u0fBd+wepUPZrblZqCjXz
hLeCr9Pqscwdg8RGy2LskllvpwIpnDQjPt5rOsjKOq2BnXOZgLDMIreoJDGbNVdI6zO7HcPFkdgq
iE6KNxvBrAuPqGbbBs9wUSvVe20inbEBNjbPIizS2Yn7FdrDwre32vckh5RkHylQhMHycZZbcBJ4
tRl+GScPKj/OzIpxgda0xwMpdOqaFBekuAwf0XQTy+afMfxH55Qq2MBLgj1LCAzK/d4NRZNVZdCP
Rr0/CHZTrjgkhTzkOniuviFw49Hy838zHyDuQuszhDm7QEs6CxEoLD/ni5YII5NCju5NQ9Ke19h+
+R/8e5WagFies0CtXvaV2zY7DVxkXvhncbTz1gcbKEPQt7X8XF1B56OBWxwCLFssFmduXWKPKd4T
azgnUwANluBybLZrY9HnKb+6lWZXr5n5JKJ9ImTEYbfBMrju88J6cNbFSHW17mQX4+MZW6wNL0e6
rhKys80EdoayFllgS6COGSUU+cMK3WLOUY/IjjOQK3Orqlpoz88TIGqkNkvEvq8mwP5iVvyr6li0
MVkwD98HeDLrXsxHkOeAdAjy4EU6J02+6KALzo8Rw91ouIEhk3xZqqAThw2ippJoM+5hqAgAKJAq
cUCIPHundJt6o0w0+5c5K+ieDw5W6migkAQDWdiw+mJjQuPK+e9QO6B6yCjiKOWiykYpivabTVrA
Sj31v0DT6Y2rXF6p4HtF7b9tKIsunISK+DtirE+Q3edHfWODiCty1HlaV+k8YbWmFrzCAd8fwTt1
fl6btAulWFyTPW4PZLCbewAXg6BP/HROlizbhT3t9ArONoZb6ejNQpYtl0m9QBp27az3y59I4NFd
IaZ5MaYAecAaFq9dckR9Zi46EOa+nZqPNrJ4iQUcZxXT7VjyjWvNqHWBrK3mReiDRFZDzzBk2rEu
2FSW9st2O57uFpKxGDDf2ltdilpSZxp9nIMLpGuRPROgAq50XRrsaI8wIUu/+8VfvjcdJXsG5mcX
RpiNdkZc7ixP65U6KAEArQIN07JNwSmTZF0COKrHVPg2OrwuY0xaWkJlIrKJfuJp9/HsQIxddCB3
DyBU8kaRkKSqQuWA3fA6rcmXlH/X9XQ007QLFZGkpn8hUMwImemMtbjm2+C7rYfFYo5OIWx6M3QA
KMmFLxcu5g362sZYLVJbOCV4zYIDofoI6Sh4tkkRJMG/Hubeex3hpFOMg7aevL3VIsvHyrVi3Nv8
5qO/o1tfQSZ/9Cln7S3Jrg1Gs/KFQmuCt9BmRDH76Ptp/CW1wOdDjjxGa+rCQEHP+/oy/+gQfqkL
K44D/m2yoSm+vn+olFvNvc8f6gmDqAw39Z4cwcf2zIl9FgfdiJWhUXv5p5u6wCGnH1l33W6HRhfX
3x3nxFbOiYlE9FymHNx8R4G0I2JRdF2qs6BiYW+DYuX1JpTwjafgWPGJyUTdFIOYM0eiApo91S4z
2+msG7X0i1SP5Dyp6Q4/Pe+/k900YnY+IRhLxow1cMTZ6uLgVNjagwsqaVM9KAvO0j0UZjGgPbR4
VXphUQIiWvXwbsqPZjnCayh/+L3aFvBUPQ03qeqbXbJ+O1MSqUShIiNIbIy4b2iPNfIeWLMrIjCO
uYD04Q1N1qWULZIwNPUOqcRY0zFz6jTO77SNeA5Ru4UenTRe5EYOK5Y3GW0keF91yQzdqX9jz93m
zCoBTL/mZqS50an26QEeTzi1wyWstRRpZFkohwKlvk898Y/s22xOcLmjHjRAQORgUsTu87+gsd0b
n7JE8Xlh6o5GKTrXIvMNZS5yIJOQc2m5sRtDd+x/+XhjH+DeX8A7jqd8OlP779Cc62qQNTAx7nVy
lKsOHBP03JcBVJi0HcvaFWOLv2+tKZ9Ys1w/FSL49QXaYrHoFM/c/8Glpo/zErFqH4K7s2xBKlaX
ozp2zMS7LNwEdRBdYZsMKXD9cfskk1pqgdrGKwwzqBxANprFW97VN+L06F9vfhV39aZHdE3K9/Fv
V9P9/Yx25b6IvKIKqlJnwjwVHvNfWEmg/VBHfo0BE9hPnL2x1CsVetky0RiaHmz1gPpCCetTAkFf
wDsx1XMI5SdSFAbHhj0gSFkiHc6VQrB1BnJ149CGeXtQbkZpHuHeH0hVW+/KK55nS559QW/9Ol9y
dFqNvaI/YrSJzN5+2ox4xw17Q0MtuMbzSWO2nvkOweyZpIU5g+EHClgEM1sjKYnZTFc4XQjt1vuT
a98XmI3I2gLcORTIoGRrlfaBODqgfrp5Ll9MsXoorlpfXF8AY8lcrxFt2Kz9n64SlqBXF8xVwhi7
EjSY25yGCHsALw8zDggM/hcFUykINxdzHudRPt32CGpLYyfL2iJgyeheWQnwWDJ7Y4cp6nqulTUy
JETlDzEFryh0kgMex5sMBNI1O+YM0Md90JAawGcgbywZTV+lHsEf5YMNvajvu/5byG1nlY8912kL
fSRIUU9aROXy28nCuNrG0gl+tRwAneTMOUlaAu09XF3SkfvK4plPUd32r0rRPBSD6FQCSemR/KgW
r0uhnFv5qagGmZE45lLeWMpvql1gSSDDPkN746qv1R0gCNy8RCOyPOV1qlNxCRMKt2CS6/jjDMa0
ETX5vn6nDhWEyf+y9Ftq0vXKalNyh0aDeKbrML+xiS3Cbs8WArAJwS+o6bEdg7v0E5nd1xh/Os1L
xm7mXU/Bche05+fbBwjGupGAtxxNbM5jgYkLTHKNAbaxC6E5T6uTF0HgFolzyTacTppXDIJwuQrU
4l6C6oxphOKvxkf5bcRnoZWrwCk/EtJCErexA5mPFAOAnoa+vJfX89couvHWXQRDgADbnAAnuWxk
Orqzp+JIorjUJ4nfqwdHlOg1k+8i3SPK0MDSZ+fuR5tPTSTTwp+9UX8tV4fstfWmYXxX4jGCaFad
z01lvS2VGlDD7scdvPxFtVrMPkmErs9U/88aG5ws0kxWmQAVLwBTXItQWrQ9krlBZdyINIyRlLcY
BIVEBdBHjhFVNOf9v7l3AIPOMrIFqMUXsTiWdSMO/bcl/CLXHk/872GJ7zwpkXXQwCyifZgEy/a0
3i/cOsciR3ecuXWTQ5D+LmIJY0EqMd//8JpN5nn6aq/pgMqLntbXoeL5VWiKncMkFCFaj+XZU7PA
vgSO2yNVVpcxP3mG5pvWQcilwBs3pGJMrVCql+Y35n8s9XeshHnDIPKLBLtNiEXvwq2nXrpf+Knp
6kBkR89xFLSx9GJLzaZcCdhgbWkGNqrSlnLfYdXJmg0dd/fW9mYW6IaQA29GoQMmWMDjVWxn7vKX
Gmfb3KITz6MwNDquUcPvNjS5PU3w9wm1FDiAFZEg1MR6A8cCFrTZCTCQCAAtEl6naom9LhJRI3O/
3QyRx/pIC3p5+VBpD2ULqJbVqXSs+Zkq411dMpfYAp+tcI7xlr9YlesHYXXM+uUSnQgxSkRTDsP7
S60UAdSS9fn4oW1VYNm6yjaucZqU2+G8ElD6oaAEVVN/rWoYbe7+IKKs4Y1+7twZeelNNJjH6OPU
I7E5yzZQOkwowuhARD3cBvxkVG++AsZVJcrmZWqxz/2iEf+ULKsOGFDJfcAp7d7+473otWRHPVb4
YbL0VxQAhzOkbUNOkIfA+gE0Ma7kqVX8ZsmOpBFvPCxFVQLFcpPzOCTWll4QS51wU/4ltyZbEY0r
JWwvy+OaTmSUlRtfRS4hgFNmxgnMawUAw2/rAfVOWfYPTlvM45VDH8ullUBsQvX8X8H9c3fhllG6
8q3WXQnalxdC09Rtdy8UnIZoeccB0m2xlS3HrX/cX7LC6eENdoaMfkiSSUQ/wPUgQSFdO8wSGAw/
p4Os39OpPMvwhfussjezAdLSVYz5vr28Byu0v5/fwLXMtYOAal3pq/BFco4LMA7VzP9izog8whaN
ApIkLQtkgtDkqdQ773Xf75aclh/S+Vlcp0apIPp6Gv0uEpua69dXMneXR0Ltq+P65zgWRvHfWz1/
kHbT0C2OiKJbjf4sXi8YpRwPTribcqfygJe9ONDz1Id/+iIR601UUB2oCg8WYAmJisUp4YCi8mAh
DYM9n64p+Xt2XrKPLmAdoTfYCRu+FDDuSWZuQ23ztz9JbUXeCZMG5r2pHR0k75S1nX+KzOidIdXF
TklXwbw30B0lcwD8ORCkr+TNH+zzqaEwp+PvPCDUpErY7vjgraAmctTvesbFPaBnu59JZCvS6E+X
fzghHHQnIR0NP+kxVqPKDoKlZPeIkttpWI4AvxHPOr0BM6igSldI/QtVLJ+8smevjWpT4wijcSl9
6tXUMZ7+EA3S8OX/UcujEOq1Lk5bCdJtCsUApFY5HdTrx1VRkz2/PDM3gnkyeJyiBIYY2nEy+5xN
y+zvgkM1N7qhR+fUv/08Aa9kYzL7UfitpZzK2FzoSOmYLzVirPQ9FTBpi9M+YiKRY6agXqmvYClf
9iHvj81bxM5fF8fsylLKrLXVQqzYgnGpfIIaxzkStNbvjnj0H/tYWp28q1W4MU6k8BUWj+DWBLdk
V23Fsa1z9/GX87iuOZfD0F3f9C+iwNd4eBmHb7d19/RtEg7ZHxdmG+R9LoefyCJfCsX+TJfeKkDs
r76VVP8qpFRuvA2ycrY/tlh/C8MkYImY9/5rqmggEFjH9osrBGFB8LUSrBs2pndmPL8RiPzFedub
KSrntI+dhdF/IBFEoOpq2pf/eaNO09Xa6D6fKLRbP0Nh6Lxo3YvglVWrnVgYAaXl4iQyVkLkeHlj
CkpGWvBDdgBq0E6X/5Kp1caRFH0lfiuwLvNa2TkncNZrA5DnynmLTSfxxUc+EbfSU/DTXm35bnl3
Wz7BUF1gOKLtv9Er4Tr+js4wmge60FFZAtbjo2lv5KpH70syZm1HjBqYplQZymJZUkS0hv+HzlLL
ArY8OjgSFQCeY1nQivjJhdWdvR2lQnLgvuXYEXrREQfU9+JBL7rl9GDgNid+FIFDmRp4DWMbTyBj
lYACBRgvTFLhI9aHW+DRg5ITCA+/T4EXMXD7X/XoxIkJlbyQnGloRZoQTBozF300aoWzXxhO81hB
sjK41hGgP/1+lTQnRBJxVc8WFtD+567LX686+t8EwO4JNj1PIIi1/fPu7lLA8ELUzm+SfZNWG7rY
mGS8J33RugbJyqxTit9gSkA+7iFi0cEnmdY6KffMxRwOr4vXrAA1ZMA6R7Ok3rxyvXYCMOD/LPaD
58UgCMY+aEovvi5dIQeD7zJ5fLw1xiQfhJFcQ/Dv5XqFFoomYjYBCL2nd6l0/zuXr9AldOV/8hPz
HG79d9vVxmmHU2YM5pp9URGsClTuORPcuj1YQevcEF6MMvnxuPrSpYZvoLsHBre7tqF5tS8BzZSo
5oi0OD8ayRO6OvGH91MSqeneYljflV/DBzEfwgSitPfVldJ554zYY2i32yZKz2n07OI9ZCnEUpK7
KMBHxk0oie+yrwLR1M06fzNaWo9yKEac34mUcka6xzEpXHcXdAXeZSLYru92PADBHvgTVaM4X33Q
DvibTfdkfEicvaUISMdJgEcYbyJko0A5PuHThikoY8mmO938IVS54UtfUzlgfU8fMpTNvImUa6tM
0blWXgbgLhe2TLCdHEEdYO+Q5Ow=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000100100000010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_dsp48_mul_ip is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 50 downto 0 );
    \c_in_reg[51]\ : out STD_LOGIC;
    \c_in_reg[81]\ : out STD_LOGIC;
    \c_in_reg[51]_0\ : out STD_LOGIC;
    \c_in_reg[52]\ : out STD_LOGIC;
    \c_in_reg[53]\ : out STD_LOGIC;
    \c_in_reg[54]\ : out STD_LOGIC;
    \c_in_reg[55]\ : out STD_LOGIC;
    \c_in_reg[56]\ : out STD_LOGIC;
    \c_in_reg[57]\ : out STD_LOGIC;
    \c_in_reg[58]\ : out STD_LOGIC;
    \c_in_reg[59]\ : out STD_LOGIC;
    \c_in_reg[60]\ : out STD_LOGIC;
    \c_in_reg[61]\ : out STD_LOGIC;
    \c_in_reg[62]\ : out STD_LOGIC;
    \c_in_reg[63]\ : out STD_LOGIC;
    \c_in_reg[81]_0\ : out STD_LOGIC;
    \c_in_reg[82]\ : out STD_LOGIC;
    \c_in_reg[83]\ : out STD_LOGIC;
    \c_in_reg[84]\ : out STD_LOGIC;
    \c_in_reg[85]\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \en_buf_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \en_buf_reg[3]\ : in STD_LOGIC;
    \en_buf_reg[6]_0\ : in STD_LOGIC;
    \en_buf_reg[5]\ : in STD_LOGIC;
    \en_buf_reg[4]\ : in STD_LOGIC;
    \en_buf_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_dsp48_mul_ip : entity is "dsp48_mul_ip";
end multiplier_69_18_1dsp_ip_dsp48_mul_ip;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_dsp48_mul_ip is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \c_in[80]_i_2_n_0\ : STD_LOGIC;
  signal \^c_in_reg[51]\ : STD_LOGIC;
  signal u_p : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[63]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[80]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[81]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[82]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[83]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[84]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[85]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[85]_i_2\ : label is "soft_lutpair3";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  \c_in_reg[51]\ <= \^c_in_reg[51]\;
U0: entity work.multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => '0',
      C(46) => '0',
      C(45) => '0',
      C(44) => '0',
      C(43) => '0',
      C(42) => '0',
      C(41) => '0',
      C(40) => '0',
      C(39) => '0',
      C(38) => '0',
      C(37) => '0',
      C(36) => '0',
      C(35) => '0',
      C(34) => '0',
      C(33) => '0',
      C(32) => '0',
      C(31) => '0',
      C(30) => '0',
      C(29) => '0',
      C(28) => '0',
      C(27) => '0',
      C(26) => '0',
      C(25) => '0',
      C(24) => '0',
      C(23) => '0',
      C(22) => '0',
      C(21) => '0',
      C(20) => '0',
      C(19) => '0',
      C(18) => '0',
      C(17) => '0',
      C(16) => '0',
      C(15) => '0',
      C(14) => '0',
      C(13) => '0',
      C(12) => '0',
      C(11) => '0',
      C(10) => '0',
      C(9) => '0',
      C(8) => '0',
      C(7) => '0',
      C(6) => '0',
      C(5) => '0',
      C(4) => '0',
      C(3) => '0',
      C(2) => '0',
      C(1) => '0',
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47 downto 17) => u_p(47 downto 17),
      P(16 downto 0) => \^p\(16 downto 0),
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\c_in[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(0),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(17),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(0)
    );
\c_in[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(1),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(18),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(1)
    );
\c_in[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(2),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(19),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(2)
    );
\c_in[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(3),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(20),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(3)
    );
\c_in[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(4),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(21),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(4)
    );
\c_in[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(5),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(22),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(5)
    );
\c_in[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(6),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(23),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(6)
    );
\c_in[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(7),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(24),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(7)
    );
\c_in[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(8),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(25),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(8)
    );
\c_in[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(9),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(26),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(9)
    );
\c_in[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(10),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(27),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(10)
    );
\c_in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(11),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(28),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(11)
    );
\c_in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(12),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(29),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(12)
    );
\c_in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(13),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(30),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(13)
    );
\c_in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(14),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(31),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(14)
    );
\c_in[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(15),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(32),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(15)
    );
\c_in[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \^p\(16),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(33),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(16)
    );
\c_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(34),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(17),
      I4 => \^p\(0),
      I5 => \en_buf_reg[4]\,
      O => D(17)
    );
\c_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(35),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(18),
      I4 => \^p\(1),
      I5 => \en_buf_reg[4]\,
      O => D(18)
    );
\c_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(36),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(19),
      I4 => \^p\(2),
      I5 => \en_buf_reg[4]\,
      O => D(19)
    );
\c_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(37),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(20),
      I4 => \^p\(3),
      I5 => \en_buf_reg[4]\,
      O => D(20)
    );
\c_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(38),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(21),
      I4 => \^p\(4),
      I5 => \en_buf_reg[4]\,
      O => D(21)
    );
\c_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(39),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(22),
      I4 => \^p\(5),
      I5 => \en_buf_reg[4]\,
      O => D(22)
    );
\c_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(40),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(23),
      I4 => \^p\(6),
      I5 => \en_buf_reg[4]\,
      O => D(23)
    );
\c_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(41),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(24),
      I4 => \^p\(7),
      I5 => \en_buf_reg[4]\,
      O => D(24)
    );
\c_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(42),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(25),
      I4 => \^p\(8),
      I5 => \en_buf_reg[4]\,
      O => D(25)
    );
\c_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(43),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(26),
      I4 => \^p\(9),
      I5 => \en_buf_reg[4]\,
      O => D(26)
    );
\c_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(44),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(27),
      I4 => \^p\(10),
      I5 => \en_buf_reg[4]\,
      O => D(27)
    );
\c_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(45),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(28),
      I4 => \^p\(11),
      I5 => \en_buf_reg[4]\,
      O => D(28)
    );
\c_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(46),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(29),
      I4 => \^p\(12),
      I5 => \en_buf_reg[4]\,
      O => D(29)
    );
\c_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \^c_in_reg[51]\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(30),
      I3 => \^p\(13),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(30)
    );
\c_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \^c_in_reg[51]\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(31),
      I3 => \^p\(14),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(31)
    );
\c_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \^c_in_reg[51]\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(32),
      I3 => \^p\(15),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(32)
    );
\c_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \^c_in_reg[51]\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(33),
      I3 => \^p\(16),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(33)
    );
\c_in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(34),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(17),
      I4 => \^p\(0),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[51]_0\
    );
\c_in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(35),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(18),
      I4 => \^p\(1),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[52]\
    );
\c_in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(36),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(19),
      I4 => \^p\(2),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[53]\
    );
\c_in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(37),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(20),
      I4 => \^p\(3),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[54]\
    );
\c_in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(38),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(21),
      I4 => \^p\(4),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[55]\
    );
\c_in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(39),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(22),
      I4 => \^p\(5),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[56]\
    );
\c_in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(40),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(23),
      I4 => \^p\(6),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[57]\
    );
\c_in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(41),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(24),
      I4 => \^p\(7),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[58]\
    );
\c_in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(42),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(25),
      I4 => \^p\(8),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[59]\
    );
\c_in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(43),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(26),
      I4 => \^p\(9),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[60]\
    );
\c_in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(44),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(27),
      I4 => \^p\(10),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[61]\
    );
\c_in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(45),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(28),
      I4 => \^p\(11),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[62]\
    );
\c_in[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(47),
      O => \^c_in_reg[51]\
    );
\c_in[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[5]\,
      I1 => u_p(46),
      I2 => \en_buf_reg[4]\,
      I3 => u_p(29),
      I4 => \^p\(12),
      I5 => \en_buf_reg[3]_0\,
      O => \c_in_reg[63]\
    );
\c_in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(30),
      I3 => \^p\(13),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(34)
    );
\c_in[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(31),
      I3 => \^p\(14),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(35)
    );
\c_in[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(32),
      I3 => \^p\(15),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(36)
    );
\c_in[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(33),
      I3 => \^p\(16),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(37)
    );
\c_in[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(34),
      I3 => u_p(17),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(38)
    );
\c_in[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(35),
      I3 => u_p(18),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(39)
    );
\c_in[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(36),
      I3 => u_p(19),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(40)
    );
\c_in[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(37),
      I3 => u_p(20),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(41)
    );
\c_in[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(38),
      I3 => u_p(21),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(42)
    );
\c_in[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(39),
      I3 => u_p(22),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(43)
    );
\c_in[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(40),
      I3 => u_p(23),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(44)
    );
\c_in[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(41),
      I3 => u_p(24),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(45)
    );
\c_in[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(42),
      I3 => u_p(25),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(46)
    );
\c_in[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(43),
      I3 => u_p(26),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(47)
    );
\c_in[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(44),
      I3 => u_p(27),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(48)
    );
\c_in[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(45),
      I3 => u_p(28),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(49)
    );
\c_in[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[80]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(46),
      I3 => u_p(29),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(50)
    );
\c_in[80]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \en_buf_reg[3]\,
      I1 => \en_buf_reg[6]\(3),
      I2 => \en_buf_reg[6]\(2),
      I3 => u_p(47),
      O => \c_in[80]_i_2_n_0\
    );
\c_in[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(30),
      O => \c_in_reg[81]_0\
    );
\c_in[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(31),
      O => \c_in_reg[82]\
    );
\c_in[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(32),
      O => \c_in_reg[83]\
    );
\c_in[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(33),
      O => \c_in_reg[84]\
    );
\c_in[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80000"
    )
        port map (
      I0 => \en_buf_reg[6]\(1),
      I1 => u_p(47),
      I2 => \en_buf_reg[6]\(2),
      I3 => \en_buf_reg[6]\(3),
      I4 => \en_buf_reg[3]\,
      O => \c_in_reg[81]\
    );
\c_in[85]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(34),
      O => \c_in_reg[85]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_c : out STD_LOGIC_VECTOR ( 85 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 68 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp : entity is "multiplier_69_18_1dsp";
end multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \a_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal b_buf : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \c_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[85]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[85]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_7\ : STD_LOGIC;
  signal c_in : STD_LOGIC_VECTOR ( 80 downto 17 );
  signal \c_in[16]_i_1_n_0\ : STD_LOGIC;
  signal \c_in[46]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[46]_i_3_n_0\ : STD_LOGIC;
  signal \c_in[46]_i_4_n_0\ : STD_LOGIC;
  signal \c_in[63]_i_3_n_0\ : STD_LOGIC;
  signal \c_in[80]_i_3_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \in\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \^o_c\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_a[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[12]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[15]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[16]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[9]\ : STD_LOGIC;
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_b[17]_i_1_n_0\ : STD_LOGIC;
  signal u_dsp48_mul_ip_n_68 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_69 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_70 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_71 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_72 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_73 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_74 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_75 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_76 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_77 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_78 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_79 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_80 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_81 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_82 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_83 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_84 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_85 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_86 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_87 : STD_LOGIC;
  signal u_p : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_c_acc_reg[85]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_c_acc_reg[85]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[46]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[46]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[63]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[80]_i_3\ : label is "soft_lutpair4";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  o_c(85 downto 0) <= \^o_c\(85 downto 0);
\a_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(0),
      Q => \a_buf_reg_n_0_[0]\,
      R => '0'
    );
\a_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(10),
      Q => \a_buf_reg_n_0_[10]\,
      R => '0'
    );
\a_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(11),
      Q => \a_buf_reg_n_0_[11]\,
      R => '0'
    );
\a_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(12),
      Q => \a_buf_reg_n_0_[12]\,
      R => '0'
    );
\a_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(13),
      Q => \a_buf_reg_n_0_[13]\,
      R => '0'
    );
\a_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(14),
      Q => \a_buf_reg_n_0_[14]\,
      R => '0'
    );
\a_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(15),
      Q => \a_buf_reg_n_0_[15]\,
      R => '0'
    );
\a_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(16),
      Q => \a_buf_reg_n_0_[16]\,
      R => '0'
    );
\a_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(17),
      Q => \a_buf_reg_n_0_[17]\,
      R => '0'
    );
\a_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(18),
      Q => \a_buf_reg_n_0_[18]\,
      R => '0'
    );
\a_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(19),
      Q => \a_buf_reg_n_0_[19]\,
      R => '0'
    );
\a_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(1),
      Q => \a_buf_reg_n_0_[1]\,
      R => '0'
    );
\a_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(20),
      Q => \a_buf_reg_n_0_[20]\,
      R => '0'
    );
\a_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(21),
      Q => \a_buf_reg_n_0_[21]\,
      R => '0'
    );
\a_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(22),
      Q => \a_buf_reg_n_0_[22]\,
      R => '0'
    );
\a_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(23),
      Q => \a_buf_reg_n_0_[23]\,
      R => '0'
    );
\a_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(24),
      Q => \a_buf_reg_n_0_[24]\,
      R => '0'
    );
\a_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(25),
      Q => \a_buf_reg_n_0_[25]\,
      R => '0'
    );
\a_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(26),
      Q => \a_buf_reg_n_0_[26]\,
      R => '0'
    );
\a_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(27),
      Q => \a_buf_reg_n_0_[27]\,
      R => '0'
    );
\a_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(28),
      Q => \a_buf_reg_n_0_[28]\,
      R => '0'
    );
\a_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(29),
      Q => \a_buf_reg_n_0_[29]\,
      R => '0'
    );
\a_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(2),
      Q => \a_buf_reg_n_0_[2]\,
      R => '0'
    );
\a_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(30),
      Q => \a_buf_reg_n_0_[30]\,
      R => '0'
    );
\a_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(31),
      Q => \a_buf_reg_n_0_[31]\,
      R => '0'
    );
\a_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(32),
      Q => \a_buf_reg_n_0_[32]\,
      R => '0'
    );
\a_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(33),
      Q => \a_buf_reg_n_0_[33]\,
      R => '0'
    );
\a_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(34),
      Q => \a_buf_reg_n_0_[34]\,
      R => '0'
    );
\a_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(35),
      Q => \a_buf_reg_n_0_[35]\,
      R => '0'
    );
\a_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(36),
      Q => \a_buf_reg_n_0_[36]\,
      R => '0'
    );
\a_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(37),
      Q => \a_buf_reg_n_0_[37]\,
      R => '0'
    );
\a_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(38),
      Q => \a_buf_reg_n_0_[38]\,
      R => '0'
    );
\a_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(39),
      Q => \a_buf_reg_n_0_[39]\,
      R => '0'
    );
\a_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(3),
      Q => \a_buf_reg_n_0_[3]\,
      R => '0'
    );
\a_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(40),
      Q => \a_buf_reg_n_0_[40]\,
      R => '0'
    );
\a_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(41),
      Q => \a_buf_reg_n_0_[41]\,
      R => '0'
    );
\a_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(42),
      Q => \a_buf_reg_n_0_[42]\,
      R => '0'
    );
\a_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(43),
      Q => \a_buf_reg_n_0_[43]\,
      R => '0'
    );
\a_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(44),
      Q => \a_buf_reg_n_0_[44]\,
      R => '0'
    );
\a_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(45),
      Q => \a_buf_reg_n_0_[45]\,
      R => '0'
    );
\a_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(46),
      Q => \a_buf_reg_n_0_[46]\,
      R => '0'
    );
\a_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(47),
      Q => \a_buf_reg_n_0_[47]\,
      R => '0'
    );
\a_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(48),
      Q => \a_buf_reg_n_0_[48]\,
      R => '0'
    );
\a_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(49),
      Q => \a_buf_reg_n_0_[49]\,
      R => '0'
    );
\a_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(4),
      Q => \a_buf_reg_n_0_[4]\,
      R => '0'
    );
\a_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(50),
      Q => \a_buf_reg_n_0_[50]\,
      R => '0'
    );
\a_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(51),
      Q => data0(0),
      R => '0'
    );
\a_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(52),
      Q => data0(1),
      R => '0'
    );
\a_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(53),
      Q => data0(2),
      R => '0'
    );
\a_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(54),
      Q => data0(3),
      R => '0'
    );
\a_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(55),
      Q => data0(4),
      R => '0'
    );
\a_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(56),
      Q => data0(5),
      R => '0'
    );
\a_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(57),
      Q => data0(6),
      R => '0'
    );
\a_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(58),
      Q => data0(7),
      R => '0'
    );
\a_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(59),
      Q => data0(8),
      R => '0'
    );
\a_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(5),
      Q => \a_buf_reg_n_0_[5]\,
      R => '0'
    );
\a_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(60),
      Q => data0(9),
      R => '0'
    );
\a_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(61),
      Q => data0(10),
      R => '0'
    );
\a_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(62),
      Q => data0(11),
      R => '0'
    );
\a_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(63),
      Q => data0(12),
      R => '0'
    );
\a_buf_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(64),
      Q => data0(13),
      R => '0'
    );
\a_buf_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(65),
      Q => data0(14),
      R => '0'
    );
\a_buf_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(66),
      Q => data0(15),
      R => '0'
    );
\a_buf_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(67),
      Q => data0(16),
      R => '0'
    );
\a_buf_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(68),
      Q => data0(17),
      R => '0'
    );
\a_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(6),
      Q => \a_buf_reg_n_0_[6]\,
      R => '0'
    );
\a_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(7),
      Q => \a_buf_reg_n_0_[7]\,
      R => '0'
    );
\a_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(8),
      Q => \a_buf_reg_n_0_[8]\,
      R => '0'
    );
\a_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_a(9),
      Q => \a_buf_reg_n_0_[9]\,
      R => '0'
    );
\b_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(0),
      Q => b_buf(0),
      R => '0'
    );
\b_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(10),
      Q => b_buf(10),
      R => '0'
    );
\b_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(11),
      Q => b_buf(11),
      R => '0'
    );
\b_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(12),
      Q => b_buf(12),
      R => '0'
    );
\b_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(13),
      Q => b_buf(13),
      R => '0'
    );
\b_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(14),
      Q => b_buf(14),
      R => '0'
    );
\b_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(15),
      Q => b_buf(15),
      R => '0'
    );
\b_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(16),
      Q => b_buf(16),
      R => '0'
    );
\b_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(17),
      Q => b_buf(17),
      R => '0'
    );
\b_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(1),
      Q => b_buf(1),
      R => '0'
    );
\b_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(2),
      Q => b_buf(2),
      R => '0'
    );
\b_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(3),
      Q => b_buf(3),
      R => '0'
    );
\b_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(4),
      Q => b_buf(4),
      R => '0'
    );
\b_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(5),
      Q => b_buf(5),
      R => '0'
    );
\b_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(6),
      Q => b_buf(6),
      R => '0'
    );
\b_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(7),
      Q => b_buf(7),
      R => '0'
    );
\b_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(8),
      Q => b_buf(8),
      R => '0'
    );
\b_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_en,
      D => i_b(9),
      Q => b_buf(9),
      R => '0'
    );
\c_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => \^q\(0),
      I2 => \^o_c\(11),
      O => \c_acc[11]_i_2_n_0\
    );
\c_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => \^q\(0),
      I2 => \^o_c\(10),
      O => \c_acc[11]_i_3_n_0\
    );
\c_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => \^q\(0),
      I2 => \^o_c\(9),
      O => \c_acc[11]_i_4_n_0\
    );
\c_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => \^q\(0),
      I2 => \^o_c\(8),
      O => \c_acc[11]_i_5_n_0\
    );
\c_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => \^q\(0),
      I2 => \^o_c\(15),
      O => \c_acc[15]_i_2_n_0\
    );
\c_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => \^q\(0),
      I2 => \^o_c\(14),
      O => \c_acc[15]_i_3_n_0\
    );
\c_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => \^q\(0),
      I2 => \^o_c\(13),
      O => \c_acc[15]_i_4_n_0\
    );
\c_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => \^q\(0),
      I2 => \^o_c\(12),
      O => \c_acc[15]_i_5_n_0\
    );
\c_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => \^q\(0),
      I2 => \^o_c\(19),
      O => \c_acc[19]_i_2_n_0\
    );
\c_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => \^q\(0),
      I2 => \^o_c\(18),
      O => \c_acc[19]_i_3_n_0\
    );
\c_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => \^q\(0),
      I2 => \^o_c\(17),
      O => \c_acc[19]_i_4_n_0\
    );
\c_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => \^q\(0),
      I2 => \^o_c\(16),
      O => \c_acc[19]_i_5_n_0\
    );
\c_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => \^q\(0),
      I2 => \^o_c\(23),
      O => \c_acc[23]_i_2_n_0\
    );
\c_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => \^q\(0),
      I2 => \^o_c\(22),
      O => \c_acc[23]_i_3_n_0\
    );
\c_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => \^q\(0),
      I2 => \^o_c\(21),
      O => \c_acc[23]_i_4_n_0\
    );
\c_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => \^q\(0),
      I2 => \^o_c\(20),
      O => \c_acc[23]_i_5_n_0\
    );
\c_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => \^q\(0),
      I2 => \^o_c\(27),
      O => \c_acc[27]_i_2_n_0\
    );
\c_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => \^q\(0),
      I2 => \^o_c\(26),
      O => \c_acc[27]_i_3_n_0\
    );
\c_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => \^q\(0),
      I2 => \^o_c\(25),
      O => \c_acc[27]_i_4_n_0\
    );
\c_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => \^q\(0),
      I2 => \^o_c\(24),
      O => \c_acc[27]_i_5_n_0\
    );
\c_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => \^q\(0),
      I2 => \^o_c\(31),
      O => \c_acc[31]_i_2_n_0\
    );
\c_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => \^q\(0),
      I2 => \^o_c\(30),
      O => \c_acc[31]_i_3_n_0\
    );
\c_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => \^q\(0),
      I2 => \^o_c\(29),
      O => \c_acc[31]_i_4_n_0\
    );
\c_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => \^q\(0),
      I2 => \^o_c\(28),
      O => \c_acc[31]_i_5_n_0\
    );
\c_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => \^q\(0),
      I2 => \^o_c\(35),
      O => \c_acc[35]_i_2_n_0\
    );
\c_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => \^q\(0),
      I2 => \^o_c\(34),
      O => \c_acc[35]_i_3_n_0\
    );
\c_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => \^q\(0),
      I2 => \^o_c\(33),
      O => \c_acc[35]_i_4_n_0\
    );
\c_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => \^q\(0),
      I2 => \^o_c\(32),
      O => \c_acc[35]_i_5_n_0\
    );
\c_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => \^q\(0),
      I2 => \^o_c\(39),
      O => \c_acc[39]_i_2_n_0\
    );
\c_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => \^q\(0),
      I2 => \^o_c\(38),
      O => \c_acc[39]_i_3_n_0\
    );
\c_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => \^q\(0),
      I2 => \^o_c\(37),
      O => \c_acc[39]_i_4_n_0\
    );
\c_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => \^q\(0),
      I2 => \^o_c\(36),
      O => \c_acc[39]_i_5_n_0\
    );
\c_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => \^q\(0),
      I2 => \^o_c\(3),
      O => \c_acc[3]_i_2_n_0\
    );
\c_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => \^q\(0),
      I2 => \^o_c\(2),
      O => \c_acc[3]_i_3_n_0\
    );
\c_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => \^q\(0),
      I2 => \^o_c\(1),
      O => \c_acc[3]_i_4_n_0\
    );
\c_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => \^q\(0),
      I2 => \^o_c\(0),
      O => \c_acc[3]_i_5_n_0\
    );
\c_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => \^q\(0),
      I2 => \^o_c\(43),
      O => \c_acc[43]_i_2_n_0\
    );
\c_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => \^q\(0),
      I2 => \^o_c\(42),
      O => \c_acc[43]_i_3_n_0\
    );
\c_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => \^q\(0),
      I2 => \^o_c\(41),
      O => \c_acc[43]_i_4_n_0\
    );
\c_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => \^q\(0),
      I2 => \^o_c\(40),
      O => \c_acc[43]_i_5_n_0\
    );
\c_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => \^q\(0),
      I2 => \^o_c\(47),
      O => \c_acc[47]_i_2_n_0\
    );
\c_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => \^q\(0),
      I2 => \^o_c\(46),
      O => \c_acc[47]_i_3_n_0\
    );
\c_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => \^q\(0),
      I2 => \^o_c\(45),
      O => \c_acc[47]_i_4_n_0\
    );
\c_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => \^q\(0),
      I2 => \^o_c\(44),
      O => \c_acc[47]_i_5_n_0\
    );
\c_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => \^q\(0),
      I2 => \^o_c\(51),
      O => \c_acc[51]_i_2_n_0\
    );
\c_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => \^q\(0),
      I2 => \^o_c\(50),
      O => \c_acc[51]_i_3_n_0\
    );
\c_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => \^q\(0),
      I2 => \^o_c\(49),
      O => \c_acc[51]_i_4_n_0\
    );
\c_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => \^q\(0),
      I2 => \^o_c\(48),
      O => \c_acc[51]_i_5_n_0\
    );
\c_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => \^q\(0),
      I2 => \^o_c\(55),
      O => \c_acc[55]_i_2_n_0\
    );
\c_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => \^q\(0),
      I2 => \^o_c\(54),
      O => \c_acc[55]_i_3_n_0\
    );
\c_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => \^q\(0),
      I2 => \^o_c\(53),
      O => \c_acc[55]_i_4_n_0\
    );
\c_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => \^q\(0),
      I2 => \^o_c\(52),
      O => \c_acc[55]_i_5_n_0\
    );
\c_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => \^q\(0),
      I2 => \^o_c\(59),
      O => \c_acc[59]_i_2_n_0\
    );
\c_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => \^q\(0),
      I2 => \^o_c\(58),
      O => \c_acc[59]_i_3_n_0\
    );
\c_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => \^q\(0),
      I2 => \^o_c\(57),
      O => \c_acc[59]_i_4_n_0\
    );
\c_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => \^q\(0),
      I2 => \^o_c\(56),
      O => \c_acc[59]_i_5_n_0\
    );
\c_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => \^q\(0),
      I2 => \^o_c\(63),
      O => \c_acc[63]_i_2_n_0\
    );
\c_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => \^q\(0),
      I2 => \^o_c\(62),
      O => \c_acc[63]_i_3_n_0\
    );
\c_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => \^q\(0),
      I2 => \^o_c\(61),
      O => \c_acc[63]_i_4_n_0\
    );
\c_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => \^q\(0),
      I2 => \^o_c\(60),
      O => \c_acc[63]_i_5_n_0\
    );
\c_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => \^q\(0),
      I2 => \^o_c\(67),
      O => \c_acc[67]_i_2_n_0\
    );
\c_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => \^q\(0),
      I2 => \^o_c\(66),
      O => \c_acc[67]_i_3_n_0\
    );
\c_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => \^q\(0),
      I2 => \^o_c\(65),
      O => \c_acc[67]_i_4_n_0\
    );
\c_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => \^q\(0),
      I2 => \^o_c\(64),
      O => \c_acc[67]_i_5_n_0\
    );
\c_acc[71]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(71),
      I1 => \^q\(0),
      I2 => \^o_c\(71),
      O => \c_acc[71]_i_2_n_0\
    );
\c_acc[71]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(70),
      I1 => \^q\(0),
      I2 => \^o_c\(70),
      O => \c_acc[71]_i_3_n_0\
    );
\c_acc[71]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(69),
      I1 => \^q\(0),
      I2 => \^o_c\(69),
      O => \c_acc[71]_i_4_n_0\
    );
\c_acc[71]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => \^q\(0),
      I2 => \^o_c\(68),
      O => \c_acc[71]_i_5_n_0\
    );
\c_acc[75]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(75),
      I1 => \^q\(0),
      I2 => \^o_c\(75),
      O => \c_acc[75]_i_2_n_0\
    );
\c_acc[75]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(74),
      I1 => \^q\(0),
      I2 => \^o_c\(74),
      O => \c_acc[75]_i_3_n_0\
    );
\c_acc[75]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(73),
      I1 => \^q\(0),
      I2 => \^o_c\(73),
      O => \c_acc[75]_i_4_n_0\
    );
\c_acc[75]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(72),
      I1 => \^q\(0),
      I2 => \^o_c\(72),
      O => \c_acc[75]_i_5_n_0\
    );
\c_acc[79]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(79),
      I1 => \^q\(0),
      I2 => \^o_c\(79),
      O => \c_acc[79]_i_2_n_0\
    );
\c_acc[79]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(78),
      I1 => \^q\(0),
      I2 => \^o_c\(78),
      O => \c_acc[79]_i_3_n_0\
    );
\c_acc[79]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(77),
      I1 => \^q\(0),
      I2 => \^o_c\(77),
      O => \c_acc[79]_i_4_n_0\
    );
\c_acc[79]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(76),
      I1 => \^q\(0),
      I2 => \^o_c\(76),
      O => \c_acc[79]_i_5_n_0\
    );
\c_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => \^q\(0),
      I2 => \^o_c\(7),
      O => \c_acc[7]_i_2_n_0\
    );
\c_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => \^q\(0),
      I2 => \^o_c\(6),
      O => \c_acc[7]_i_3_n_0\
    );
\c_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => \^q\(0),
      I2 => \^o_c\(5),
      O => \c_acc[7]_i_4_n_0\
    );
\c_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => \^q\(0),
      I2 => \^o_c\(4),
      O => \c_acc[7]_i_5_n_0\
    );
\c_acc[83]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(83),
      I1 => \^q\(0),
      I2 => \^o_c\(83),
      O => \c_acc[83]_i_2_n_0\
    );
\c_acc[83]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(82),
      I1 => \^q\(0),
      I2 => \^o_c\(82),
      O => \c_acc[83]_i_3_n_0\
    );
\c_acc[83]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(81),
      I1 => \^q\(0),
      I2 => \^o_c\(81),
      O => \c_acc[83]_i_4_n_0\
    );
\c_acc[83]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(80),
      I1 => \^q\(0),
      I2 => \^o_c\(80),
      O => \c_acc[83]_i_5_n_0\
    );
\c_acc[85]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(85),
      I1 => \^q\(0),
      I2 => \^o_c\(85),
      O => \c_acc[85]_i_2_n_0\
    );
\c_acc[85]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(84),
      I1 => \^q\(0),
      I2 => \^o_c\(84),
      O => \c_acc[85]_i_3_n_0\
    );
\c_acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_7\,
      Q => \^o_c\(0),
      R => '0'
    );
\c_acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_5\,
      Q => \^o_c\(10),
      R => '0'
    );
\c_acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_4\,
      Q => \^o_c\(11),
      R => '0'
    );
\c_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[7]_i_1_n_0\,
      CO(3) => \c_acc_reg[11]_i_1_n_0\,
      CO(2) => \c_acc_reg[11]_i_1_n_1\,
      CO(1) => \c_acc_reg[11]_i_1_n_2\,
      CO(0) => \c_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \c_acc_reg[11]_i_1_n_4\,
      O(2) => \c_acc_reg[11]_i_1_n_5\,
      O(1) => \c_acc_reg[11]_i_1_n_6\,
      O(0) => \c_acc_reg[11]_i_1_n_7\,
      S(3) => \c_acc[11]_i_2_n_0\,
      S(2) => \c_acc[11]_i_3_n_0\,
      S(1) => \c_acc[11]_i_4_n_0\,
      S(0) => \c_acc[11]_i_5_n_0\
    );
\c_acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_7\,
      Q => \^o_c\(12),
      R => '0'
    );
\c_acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_6\,
      Q => \^o_c\(13),
      R => '0'
    );
\c_acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_5\,
      Q => \^o_c\(14),
      R => '0'
    );
\c_acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_4\,
      Q => \^o_c\(15),
      R => '0'
    );
\c_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[11]_i_1_n_0\,
      CO(3) => \c_acc_reg[15]_i_1_n_0\,
      CO(2) => \c_acc_reg[15]_i_1_n_1\,
      CO(1) => \c_acc_reg[15]_i_1_n_2\,
      CO(0) => \c_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \c_acc_reg[15]_i_1_n_4\,
      O(2) => \c_acc_reg[15]_i_1_n_5\,
      O(1) => \c_acc_reg[15]_i_1_n_6\,
      O(0) => \c_acc_reg[15]_i_1_n_7\,
      S(3) => \c_acc[15]_i_2_n_0\,
      S(2) => \c_acc[15]_i_3_n_0\,
      S(1) => \c_acc[15]_i_4_n_0\,
      S(0) => \c_acc[15]_i_5_n_0\
    );
\c_acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_7\,
      Q => \^o_c\(16),
      R => '0'
    );
\c_acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_6\,
      Q => \^o_c\(17),
      R => '0'
    );
\c_acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_5\,
      Q => \^o_c\(18),
      R => '0'
    );
\c_acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_4\,
      Q => \^o_c\(19),
      R => '0'
    );
\c_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[15]_i_1_n_0\,
      CO(3) => \c_acc_reg[19]_i_1_n_0\,
      CO(2) => \c_acc_reg[19]_i_1_n_1\,
      CO(1) => \c_acc_reg[19]_i_1_n_2\,
      CO(0) => \c_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \c_acc_reg[19]_i_1_n_4\,
      O(2) => \c_acc_reg[19]_i_1_n_5\,
      O(1) => \c_acc_reg[19]_i_1_n_6\,
      O(0) => \c_acc_reg[19]_i_1_n_7\,
      S(3) => \c_acc[19]_i_2_n_0\,
      S(2) => \c_acc[19]_i_3_n_0\,
      S(1) => \c_acc[19]_i_4_n_0\,
      S(0) => \c_acc[19]_i_5_n_0\
    );
\c_acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_6\,
      Q => \^o_c\(1),
      R => '0'
    );
\c_acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_7\,
      Q => \^o_c\(20),
      R => '0'
    );
\c_acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_6\,
      Q => \^o_c\(21),
      R => '0'
    );
\c_acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_5\,
      Q => \^o_c\(22),
      R => '0'
    );
\c_acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_4\,
      Q => \^o_c\(23),
      R => '0'
    );
\c_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[19]_i_1_n_0\,
      CO(3) => \c_acc_reg[23]_i_1_n_0\,
      CO(2) => \c_acc_reg[23]_i_1_n_1\,
      CO(1) => \c_acc_reg[23]_i_1_n_2\,
      CO(0) => \c_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \c_acc_reg[23]_i_1_n_4\,
      O(2) => \c_acc_reg[23]_i_1_n_5\,
      O(1) => \c_acc_reg[23]_i_1_n_6\,
      O(0) => \c_acc_reg[23]_i_1_n_7\,
      S(3) => \c_acc[23]_i_2_n_0\,
      S(2) => \c_acc[23]_i_3_n_0\,
      S(1) => \c_acc[23]_i_4_n_0\,
      S(0) => \c_acc[23]_i_5_n_0\
    );
\c_acc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_7\,
      Q => \^o_c\(24),
      R => '0'
    );
\c_acc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_6\,
      Q => \^o_c\(25),
      R => '0'
    );
\c_acc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_5\,
      Q => \^o_c\(26),
      R => '0'
    );
\c_acc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_4\,
      Q => \^o_c\(27),
      R => '0'
    );
\c_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[23]_i_1_n_0\,
      CO(3) => \c_acc_reg[27]_i_1_n_0\,
      CO(2) => \c_acc_reg[27]_i_1_n_1\,
      CO(1) => \c_acc_reg[27]_i_1_n_2\,
      CO(0) => \c_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \c_acc_reg[27]_i_1_n_4\,
      O(2) => \c_acc_reg[27]_i_1_n_5\,
      O(1) => \c_acc_reg[27]_i_1_n_6\,
      O(0) => \c_acc_reg[27]_i_1_n_7\,
      S(3) => \c_acc[27]_i_2_n_0\,
      S(2) => \c_acc[27]_i_3_n_0\,
      S(1) => \c_acc[27]_i_4_n_0\,
      S(0) => \c_acc[27]_i_5_n_0\
    );
\c_acc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_7\,
      Q => \^o_c\(28),
      R => '0'
    );
\c_acc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_6\,
      Q => \^o_c\(29),
      R => '0'
    );
\c_acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_5\,
      Q => \^o_c\(2),
      R => '0'
    );
\c_acc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_5\,
      Q => \^o_c\(30),
      R => '0'
    );
\c_acc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_4\,
      Q => \^o_c\(31),
      R => '0'
    );
\c_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[27]_i_1_n_0\,
      CO(3) => \c_acc_reg[31]_i_1_n_0\,
      CO(2) => \c_acc_reg[31]_i_1_n_1\,
      CO(1) => \c_acc_reg[31]_i_1_n_2\,
      CO(0) => \c_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \c_acc_reg[31]_i_1_n_4\,
      O(2) => \c_acc_reg[31]_i_1_n_5\,
      O(1) => \c_acc_reg[31]_i_1_n_6\,
      O(0) => \c_acc_reg[31]_i_1_n_7\,
      S(3) => \c_acc[31]_i_2_n_0\,
      S(2) => \c_acc[31]_i_3_n_0\,
      S(1) => \c_acc[31]_i_4_n_0\,
      S(0) => \c_acc[31]_i_5_n_0\
    );
\c_acc_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_7\,
      Q => \^o_c\(32),
      R => '0'
    );
\c_acc_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_6\,
      Q => \^o_c\(33),
      R => '0'
    );
\c_acc_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_5\,
      Q => \^o_c\(34),
      R => '0'
    );
\c_acc_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_4\,
      Q => \^o_c\(35),
      R => '0'
    );
\c_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[31]_i_1_n_0\,
      CO(3) => \c_acc_reg[35]_i_1_n_0\,
      CO(2) => \c_acc_reg[35]_i_1_n_1\,
      CO(1) => \c_acc_reg[35]_i_1_n_2\,
      CO(0) => \c_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \c_acc_reg[35]_i_1_n_4\,
      O(2) => \c_acc_reg[35]_i_1_n_5\,
      O(1) => \c_acc_reg[35]_i_1_n_6\,
      O(0) => \c_acc_reg[35]_i_1_n_7\,
      S(3) => \c_acc[35]_i_2_n_0\,
      S(2) => \c_acc[35]_i_3_n_0\,
      S(1) => \c_acc[35]_i_4_n_0\,
      S(0) => \c_acc[35]_i_5_n_0\
    );
\c_acc_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_7\,
      Q => \^o_c\(36),
      R => '0'
    );
\c_acc_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_6\,
      Q => \^o_c\(37),
      R => '0'
    );
\c_acc_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_5\,
      Q => \^o_c\(38),
      R => '0'
    );
\c_acc_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_4\,
      Q => \^o_c\(39),
      R => '0'
    );
\c_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[35]_i_1_n_0\,
      CO(3) => \c_acc_reg[39]_i_1_n_0\,
      CO(2) => \c_acc_reg[39]_i_1_n_1\,
      CO(1) => \c_acc_reg[39]_i_1_n_2\,
      CO(0) => \c_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \c_acc_reg[39]_i_1_n_4\,
      O(2) => \c_acc_reg[39]_i_1_n_5\,
      O(1) => \c_acc_reg[39]_i_1_n_6\,
      O(0) => \c_acc_reg[39]_i_1_n_7\,
      S(3) => \c_acc[39]_i_2_n_0\,
      S(2) => \c_acc[39]_i_3_n_0\,
      S(1) => \c_acc[39]_i_4_n_0\,
      S(0) => \c_acc[39]_i_5_n_0\
    );
\c_acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_4\,
      Q => \^o_c\(3),
      R => '0'
    );
\c_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_acc_reg[3]_i_1_n_0\,
      CO(2) => \c_acc_reg[3]_i_1_n_1\,
      CO(1) => \c_acc_reg[3]_i_1_n_2\,
      CO(0) => \c_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \c_acc_reg[3]_i_1_n_4\,
      O(2) => \c_acc_reg[3]_i_1_n_5\,
      O(1) => \c_acc_reg[3]_i_1_n_6\,
      O(0) => \c_acc_reg[3]_i_1_n_7\,
      S(3) => \c_acc[3]_i_2_n_0\,
      S(2) => \c_acc[3]_i_3_n_0\,
      S(1) => \c_acc[3]_i_4_n_0\,
      S(0) => \c_acc[3]_i_5_n_0\
    );
\c_acc_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_7\,
      Q => \^o_c\(40),
      R => '0'
    );
\c_acc_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_6\,
      Q => \^o_c\(41),
      R => '0'
    );
\c_acc_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_5\,
      Q => \^o_c\(42),
      R => '0'
    );
\c_acc_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_4\,
      Q => \^o_c\(43),
      R => '0'
    );
\c_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[39]_i_1_n_0\,
      CO(3) => \c_acc_reg[43]_i_1_n_0\,
      CO(2) => \c_acc_reg[43]_i_1_n_1\,
      CO(1) => \c_acc_reg[43]_i_1_n_2\,
      CO(0) => \c_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \c_acc_reg[43]_i_1_n_4\,
      O(2) => \c_acc_reg[43]_i_1_n_5\,
      O(1) => \c_acc_reg[43]_i_1_n_6\,
      O(0) => \c_acc_reg[43]_i_1_n_7\,
      S(3) => \c_acc[43]_i_2_n_0\,
      S(2) => \c_acc[43]_i_3_n_0\,
      S(1) => \c_acc[43]_i_4_n_0\,
      S(0) => \c_acc[43]_i_5_n_0\
    );
\c_acc_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_7\,
      Q => \^o_c\(44),
      R => '0'
    );
\c_acc_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_6\,
      Q => \^o_c\(45),
      R => '0'
    );
\c_acc_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_5\,
      Q => \^o_c\(46),
      R => '0'
    );
\c_acc_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_4\,
      Q => \^o_c\(47),
      R => '0'
    );
\c_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[43]_i_1_n_0\,
      CO(3) => \c_acc_reg[47]_i_1_n_0\,
      CO(2) => \c_acc_reg[47]_i_1_n_1\,
      CO(1) => \c_acc_reg[47]_i_1_n_2\,
      CO(0) => \c_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \c_acc_reg[47]_i_1_n_4\,
      O(2) => \c_acc_reg[47]_i_1_n_5\,
      O(1) => \c_acc_reg[47]_i_1_n_6\,
      O(0) => \c_acc_reg[47]_i_1_n_7\,
      S(3) => \c_acc[47]_i_2_n_0\,
      S(2) => \c_acc[47]_i_3_n_0\,
      S(1) => \c_acc[47]_i_4_n_0\,
      S(0) => \c_acc[47]_i_5_n_0\
    );
\c_acc_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_7\,
      Q => \^o_c\(48),
      R => '0'
    );
\c_acc_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_6\,
      Q => \^o_c\(49),
      R => '0'
    );
\c_acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_7\,
      Q => \^o_c\(4),
      R => '0'
    );
\c_acc_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_5\,
      Q => \^o_c\(50),
      R => '0'
    );
\c_acc_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_4\,
      Q => \^o_c\(51),
      R => '0'
    );
\c_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[47]_i_1_n_0\,
      CO(3) => \c_acc_reg[51]_i_1_n_0\,
      CO(2) => \c_acc_reg[51]_i_1_n_1\,
      CO(1) => \c_acc_reg[51]_i_1_n_2\,
      CO(0) => \c_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \c_acc_reg[51]_i_1_n_4\,
      O(2) => \c_acc_reg[51]_i_1_n_5\,
      O(1) => \c_acc_reg[51]_i_1_n_6\,
      O(0) => \c_acc_reg[51]_i_1_n_7\,
      S(3) => \c_acc[51]_i_2_n_0\,
      S(2) => \c_acc[51]_i_3_n_0\,
      S(1) => \c_acc[51]_i_4_n_0\,
      S(0) => \c_acc[51]_i_5_n_0\
    );
\c_acc_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_7\,
      Q => \^o_c\(52),
      R => '0'
    );
\c_acc_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_6\,
      Q => \^o_c\(53),
      R => '0'
    );
\c_acc_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_5\,
      Q => \^o_c\(54),
      R => '0'
    );
\c_acc_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_4\,
      Q => \^o_c\(55),
      R => '0'
    );
\c_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[51]_i_1_n_0\,
      CO(3) => \c_acc_reg[55]_i_1_n_0\,
      CO(2) => \c_acc_reg[55]_i_1_n_1\,
      CO(1) => \c_acc_reg[55]_i_1_n_2\,
      CO(0) => \c_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \c_acc_reg[55]_i_1_n_4\,
      O(2) => \c_acc_reg[55]_i_1_n_5\,
      O(1) => \c_acc_reg[55]_i_1_n_6\,
      O(0) => \c_acc_reg[55]_i_1_n_7\,
      S(3) => \c_acc[55]_i_2_n_0\,
      S(2) => \c_acc[55]_i_3_n_0\,
      S(1) => \c_acc[55]_i_4_n_0\,
      S(0) => \c_acc[55]_i_5_n_0\
    );
\c_acc_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_7\,
      Q => \^o_c\(56),
      R => '0'
    );
\c_acc_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_6\,
      Q => \^o_c\(57),
      R => '0'
    );
\c_acc_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_5\,
      Q => \^o_c\(58),
      R => '0'
    );
\c_acc_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_4\,
      Q => \^o_c\(59),
      R => '0'
    );
\c_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[55]_i_1_n_0\,
      CO(3) => \c_acc_reg[59]_i_1_n_0\,
      CO(2) => \c_acc_reg[59]_i_1_n_1\,
      CO(1) => \c_acc_reg[59]_i_1_n_2\,
      CO(0) => \c_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \c_acc_reg[59]_i_1_n_4\,
      O(2) => \c_acc_reg[59]_i_1_n_5\,
      O(1) => \c_acc_reg[59]_i_1_n_6\,
      O(0) => \c_acc_reg[59]_i_1_n_7\,
      S(3) => \c_acc[59]_i_2_n_0\,
      S(2) => \c_acc[59]_i_3_n_0\,
      S(1) => \c_acc[59]_i_4_n_0\,
      S(0) => \c_acc[59]_i_5_n_0\
    );
\c_acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_6\,
      Q => \^o_c\(5),
      R => '0'
    );
\c_acc_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_7\,
      Q => \^o_c\(60),
      R => '0'
    );
\c_acc_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_6\,
      Q => \^o_c\(61),
      R => '0'
    );
\c_acc_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_5\,
      Q => \^o_c\(62),
      R => '0'
    );
\c_acc_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_4\,
      Q => \^o_c\(63),
      R => '0'
    );
\c_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[59]_i_1_n_0\,
      CO(3) => \c_acc_reg[63]_i_1_n_0\,
      CO(2) => \c_acc_reg[63]_i_1_n_1\,
      CO(1) => \c_acc_reg[63]_i_1_n_2\,
      CO(0) => \c_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \c_acc_reg[63]_i_1_n_4\,
      O(2) => \c_acc_reg[63]_i_1_n_5\,
      O(1) => \c_acc_reg[63]_i_1_n_6\,
      O(0) => \c_acc_reg[63]_i_1_n_7\,
      S(3) => \c_acc[63]_i_2_n_0\,
      S(2) => \c_acc[63]_i_3_n_0\,
      S(1) => \c_acc[63]_i_4_n_0\,
      S(0) => \c_acc[63]_i_5_n_0\
    );
\c_acc_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_7\,
      Q => \^o_c\(64),
      R => '0'
    );
\c_acc_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_6\,
      Q => \^o_c\(65),
      R => '0'
    );
\c_acc_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_5\,
      Q => \^o_c\(66),
      R => '0'
    );
\c_acc_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_4\,
      Q => \^o_c\(67),
      R => '0'
    );
\c_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[63]_i_1_n_0\,
      CO(3) => \c_acc_reg[67]_i_1_n_0\,
      CO(2) => \c_acc_reg[67]_i_1_n_1\,
      CO(1) => \c_acc_reg[67]_i_1_n_2\,
      CO(0) => \c_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \c_acc_reg[67]_i_1_n_4\,
      O(2) => \c_acc_reg[67]_i_1_n_5\,
      O(1) => \c_acc_reg[67]_i_1_n_6\,
      O(0) => \c_acc_reg[67]_i_1_n_7\,
      S(3) => \c_acc[67]_i_2_n_0\,
      S(2) => \c_acc[67]_i_3_n_0\,
      S(1) => \c_acc[67]_i_4_n_0\,
      S(0) => \c_acc[67]_i_5_n_0\
    );
\c_acc_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[71]_i_1_n_7\,
      Q => \^o_c\(68),
      R => '0'
    );
\c_acc_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[71]_i_1_n_6\,
      Q => \^o_c\(69),
      R => '0'
    );
\c_acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_5\,
      Q => \^o_c\(6),
      R => '0'
    );
\c_acc_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[71]_i_1_n_5\,
      Q => \^o_c\(70),
      R => '0'
    );
\c_acc_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[71]_i_1_n_4\,
      Q => \^o_c\(71),
      R => '0'
    );
\c_acc_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[67]_i_1_n_0\,
      CO(3) => \c_acc_reg[71]_i_1_n_0\,
      CO(2) => \c_acc_reg[71]_i_1_n_1\,
      CO(1) => \c_acc_reg[71]_i_1_n_2\,
      CO(0) => \c_acc_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(71 downto 68),
      O(3) => \c_acc_reg[71]_i_1_n_4\,
      O(2) => \c_acc_reg[71]_i_1_n_5\,
      O(1) => \c_acc_reg[71]_i_1_n_6\,
      O(0) => \c_acc_reg[71]_i_1_n_7\,
      S(3) => \c_acc[71]_i_2_n_0\,
      S(2) => \c_acc[71]_i_3_n_0\,
      S(1) => \c_acc[71]_i_4_n_0\,
      S(0) => \c_acc[71]_i_5_n_0\
    );
\c_acc_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[75]_i_1_n_7\,
      Q => \^o_c\(72),
      R => '0'
    );
\c_acc_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[75]_i_1_n_6\,
      Q => \^o_c\(73),
      R => '0'
    );
\c_acc_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[75]_i_1_n_5\,
      Q => \^o_c\(74),
      R => '0'
    );
\c_acc_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[75]_i_1_n_4\,
      Q => \^o_c\(75),
      R => '0'
    );
\c_acc_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[71]_i_1_n_0\,
      CO(3) => \c_acc_reg[75]_i_1_n_0\,
      CO(2) => \c_acc_reg[75]_i_1_n_1\,
      CO(1) => \c_acc_reg[75]_i_1_n_2\,
      CO(0) => \c_acc_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(75 downto 72),
      O(3) => \c_acc_reg[75]_i_1_n_4\,
      O(2) => \c_acc_reg[75]_i_1_n_5\,
      O(1) => \c_acc_reg[75]_i_1_n_6\,
      O(0) => \c_acc_reg[75]_i_1_n_7\,
      S(3) => \c_acc[75]_i_2_n_0\,
      S(2) => \c_acc[75]_i_3_n_0\,
      S(1) => \c_acc[75]_i_4_n_0\,
      S(0) => \c_acc[75]_i_5_n_0\
    );
\c_acc_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[79]_i_1_n_7\,
      Q => \^o_c\(76),
      R => '0'
    );
\c_acc_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[79]_i_1_n_6\,
      Q => \^o_c\(77),
      R => '0'
    );
\c_acc_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[79]_i_1_n_5\,
      Q => \^o_c\(78),
      R => '0'
    );
\c_acc_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[79]_i_1_n_4\,
      Q => \^o_c\(79),
      R => '0'
    );
\c_acc_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[75]_i_1_n_0\,
      CO(3) => \c_acc_reg[79]_i_1_n_0\,
      CO(2) => \c_acc_reg[79]_i_1_n_1\,
      CO(1) => \c_acc_reg[79]_i_1_n_2\,
      CO(0) => \c_acc_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(79 downto 76),
      O(3) => \c_acc_reg[79]_i_1_n_4\,
      O(2) => \c_acc_reg[79]_i_1_n_5\,
      O(1) => \c_acc_reg[79]_i_1_n_6\,
      O(0) => \c_acc_reg[79]_i_1_n_7\,
      S(3) => \c_acc[79]_i_2_n_0\,
      S(2) => \c_acc[79]_i_3_n_0\,
      S(1) => \c_acc[79]_i_4_n_0\,
      S(0) => \c_acc[79]_i_5_n_0\
    );
\c_acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_4\,
      Q => \^o_c\(7),
      R => '0'
    );
\c_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[3]_i_1_n_0\,
      CO(3) => \c_acc_reg[7]_i_1_n_0\,
      CO(2) => \c_acc_reg[7]_i_1_n_1\,
      CO(1) => \c_acc_reg[7]_i_1_n_2\,
      CO(0) => \c_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \c_acc_reg[7]_i_1_n_4\,
      O(2) => \c_acc_reg[7]_i_1_n_5\,
      O(1) => \c_acc_reg[7]_i_1_n_6\,
      O(0) => \c_acc_reg[7]_i_1_n_7\,
      S(3) => \c_acc[7]_i_2_n_0\,
      S(2) => \c_acc[7]_i_3_n_0\,
      S(1) => \c_acc[7]_i_4_n_0\,
      S(0) => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[83]_i_1_n_7\,
      Q => \^o_c\(80),
      R => '0'
    );
\c_acc_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[83]_i_1_n_6\,
      Q => \^o_c\(81),
      R => '0'
    );
\c_acc_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[83]_i_1_n_5\,
      Q => \^o_c\(82),
      R => '0'
    );
\c_acc_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[83]_i_1_n_4\,
      Q => \^o_c\(83),
      R => '0'
    );
\c_acc_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[79]_i_1_n_0\,
      CO(3) => \c_acc_reg[83]_i_1_n_0\,
      CO(2) => \c_acc_reg[83]_i_1_n_1\,
      CO(1) => \c_acc_reg[83]_i_1_n_2\,
      CO(0) => \c_acc_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(83 downto 80),
      O(3) => \c_acc_reg[83]_i_1_n_4\,
      O(2) => \c_acc_reg[83]_i_1_n_5\,
      O(1) => \c_acc_reg[83]_i_1_n_6\,
      O(0) => \c_acc_reg[83]_i_1_n_7\,
      S(3) => \c_acc[83]_i_2_n_0\,
      S(2) => \c_acc[83]_i_3_n_0\,
      S(1) => \c_acc[83]_i_4_n_0\,
      S(0) => \c_acc[83]_i_5_n_0\
    );
\c_acc_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[85]_i_1_n_7\,
      Q => \^o_c\(84),
      R => '0'
    );
\c_acc_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[85]_i_1_n_6\,
      Q => \^o_c\(85),
      R => '0'
    );
\c_acc_reg[85]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[83]_i_1_n_0\,
      CO(3 downto 1) => \NLW_c_acc_reg[85]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \c_acc_reg[85]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \in\(84),
      O(3 downto 2) => \NLW_c_acc_reg[85]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \c_acc_reg[85]_i_1_n_6\,
      O(0) => \c_acc_reg[85]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \c_acc[85]_i_2_n_0\,
      S(0) => \c_acc[85]_i_3_n_0\
    );
\c_acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_7\,
      Q => \^o_c\(8),
      R => '0'
    );
\c_acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_6\,
      Q => \^o_c\(9),
      R => '0'
    );
\c_in[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \c_in[80]_i_3_n_0\,
      O => \c_in[16]_i_1_n_0\
    );
\c_in[46]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[80]_i_3_n_0\,
      I1 => p_0_in(7),
      O => \c_in[46]_i_2_n_0\
    );
\c_in[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[80]_i_3_n_0\,
      I1 => p_0_in(6),
      O => \c_in[46]_i_3_n_0\
    );
\c_in[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[80]_i_3_n_0\,
      I1 => \^q\(0),
      O => \c_in[46]_i_4_n_0\
    );
\c_in[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[80]_i_3_n_0\,
      I1 => p_0_in(4),
      O => \c_in[63]_i_3_n_0\
    );
\c_in[80]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^q\(0),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      O => \c_in[80]_i_3_n_0\
    );
\c_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(0),
      Q => \in\(0),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(10),
      Q => \in\(10),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(11),
      Q => \in\(11),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(12),
      Q => \in\(12),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(13),
      Q => \in\(13),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(14),
      Q => \in\(14),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(15),
      Q => \in\(15),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(16),
      Q => \in\(16),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(17),
      Q => \in\(17),
      R => '0'
    );
\c_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(18),
      Q => \in\(18),
      R => '0'
    );
\c_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(19),
      Q => \in\(19),
      R => '0'
    );
\c_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(1),
      Q => \in\(1),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(20),
      Q => \in\(20),
      R => '0'
    );
\c_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(21),
      Q => \in\(21),
      R => '0'
    );
\c_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(22),
      Q => \in\(22),
      R => '0'
    );
\c_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(23),
      Q => \in\(23),
      R => '0'
    );
\c_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(24),
      Q => \in\(24),
      R => '0'
    );
\c_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(25),
      Q => \in\(25),
      R => '0'
    );
\c_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(26),
      Q => \in\(26),
      R => '0'
    );
\c_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(27),
      Q => \in\(27),
      R => '0'
    );
\c_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(28),
      Q => \in\(28),
      R => '0'
    );
\c_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(29),
      Q => \in\(29),
      R => '0'
    );
\c_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(2),
      Q => \in\(2),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(30),
      Q => \in\(30),
      R => '0'
    );
\c_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(31),
      Q => \in\(31),
      R => '0'
    );
\c_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(32),
      Q => \in\(32),
      R => '0'
    );
\c_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(33),
      Q => \in\(33),
      R => '0'
    );
\c_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(34),
      Q => \in\(34),
      R => '0'
    );
\c_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(35),
      Q => \in\(35),
      R => '0'
    );
\c_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(36),
      Q => \in\(36),
      R => '0'
    );
\c_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(37),
      Q => \in\(37),
      R => '0'
    );
\c_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(38),
      Q => \in\(38),
      R => '0'
    );
\c_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(39),
      Q => \in\(39),
      R => '0'
    );
\c_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(3),
      Q => \in\(3),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(40),
      Q => \in\(40),
      R => '0'
    );
\c_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(41),
      Q => \in\(41),
      R => '0'
    );
\c_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(42),
      Q => \in\(42),
      R => '0'
    );
\c_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(43),
      Q => \in\(43),
      R => '0'
    );
\c_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(44),
      Q => \in\(44),
      R => '0'
    );
\c_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(45),
      Q => \in\(45),
      R => '0'
    );
\c_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(46),
      Q => \in\(46),
      R => '0'
    );
\c_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(47),
      Q => \in\(47),
      R => '0'
    );
\c_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(48),
      Q => \in\(48),
      R => '0'
    );
\c_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(49),
      Q => \in\(49),
      R => '0'
    );
\c_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(4),
      Q => \in\(4),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(50),
      Q => \in\(50),
      R => '0'
    );
\c_in_reg[51]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_70,
      Q => \in\(51),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_71,
      Q => \in\(52),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_72,
      Q => \in\(53),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_73,
      Q => \in\(54),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_74,
      Q => \in\(55),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_75,
      Q => \in\(56),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_76,
      Q => \in\(57),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_77,
      Q => \in\(58),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[59]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_78,
      Q => \in\(59),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(5),
      Q => \in\(5),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_79,
      Q => \in\(60),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_80,
      Q => \in\(61),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_81,
      Q => \in\(62),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_82,
      Q => \in\(63),
      S => u_dsp48_mul_ip_n_68
    );
\c_in_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(64),
      Q => \in\(64),
      R => '0'
    );
\c_in_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(65),
      Q => \in\(65),
      R => '0'
    );
\c_in_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(66),
      Q => \in\(66),
      R => '0'
    );
\c_in_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(67),
      Q => \in\(67),
      R => '0'
    );
\c_in_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(68),
      Q => \in\(68),
      R => '0'
    );
\c_in_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(69),
      Q => \in\(69),
      R => '0'
    );
\c_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(6),
      Q => \in\(6),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(70),
      Q => \in\(70),
      R => '0'
    );
\c_in_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(71),
      Q => \in\(71),
      R => '0'
    );
\c_in_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(72),
      Q => \in\(72),
      R => '0'
    );
\c_in_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(73),
      Q => \in\(73),
      R => '0'
    );
\c_in_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(74),
      Q => \in\(74),
      R => '0'
    );
\c_in_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(75),
      Q => \in\(75),
      R => '0'
    );
\c_in_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(76),
      Q => \in\(76),
      R => '0'
    );
\c_in_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(77),
      Q => \in\(77),
      R => '0'
    );
\c_in_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(78),
      Q => \in\(78),
      R => '0'
    );
\c_in_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(79),
      Q => \in\(79),
      R => '0'
    );
\c_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(7),
      Q => \in\(7),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(80),
      Q => \in\(80),
      R => '0'
    );
\c_in_reg[81]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_83,
      Q => \in\(81),
      S => u_dsp48_mul_ip_n_69
    );
\c_in_reg[82]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_84,
      Q => \in\(82),
      S => u_dsp48_mul_ip_n_69
    );
\c_in_reg[83]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_85,
      Q => \in\(83),
      S => u_dsp48_mul_ip_n_69
    );
\c_in_reg[84]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_86,
      Q => \in\(84),
      S => u_dsp48_mul_ip_n_69
    );
\c_in_reg[85]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_87,
      Q => \in\(85),
      S => u_dsp48_mul_ip_n_69
    );
\c_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(8),
      Q => \in\(8),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_p(9),
      Q => \in\(9),
      R => \c_in[16]_i_1_n_0\
    );
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => p_0_in(1)
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(1),
      Q => p_0_in(2)
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(2),
      Q => p_0_in(3)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(3),
      Q => p_0_in(4)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(4),
      Q => \^q\(0)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \^q\(0),
      Q => p_0_in(6)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(6),
      Q => p_0_in(7)
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(7),
      Q => p_0_in(8)
    );
\en_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(8),
      Q => \^q\(1)
    );
\u_a[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[34]\,
      I5 => \u_a[0]_i_2_n_0\,
      O => u_a(0)
    );
\u_a[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[17]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[0]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[0]_i_2_n_0\
    );
\u_a[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(10),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[44]\,
      I5 => \u_a[10]_i_2_n_0\,
      O => u_a(10)
    );
\u_a[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[27]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[10]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[10]_i_2_n_0\
    );
\u_a[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(11),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[45]\,
      I5 => \u_a[11]_i_2_n_0\,
      O => u_a(11)
    );
\u_a[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[28]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[11]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[11]_i_2_n_0\
    );
\u_a[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(12),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[46]\,
      I5 => \u_a[12]_i_2_n_0\,
      O => u_a(12)
    );
\u_a[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[29]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[12]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[12]_i_2_n_0\
    );
\u_a[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(13),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[47]\,
      I5 => \u_a[13]_i_2_n_0\,
      O => u_a(13)
    );
\u_a[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[30]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[13]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[13]_i_2_n_0\
    );
\u_a[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(14),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[48]\,
      I5 => \u_a[14]_i_2_n_0\,
      O => u_a(14)
    );
\u_a[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[31]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[14]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[14]_i_2_n_0\
    );
\u_a[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(15),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[49]\,
      I5 => \u_a[15]_i_2_n_0\,
      O => u_a(15)
    );
\u_a[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[32]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[15]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[15]_i_2_n_0\
    );
\u_a[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(16),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[50]\,
      I5 => \u_a[16]_i_2_n_0\,
      O => u_a(16)
    );
\u_a[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[33]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[16]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[16]_i_2_n_0\
    );
\u_a[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => data0(17),
      O => u_a(17)
    );
\u_a[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \u_a[17]_i_2_n_0\
    );
\u_a[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(1),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[35]\,
      I5 => \u_a[1]_i_2_n_0\,
      O => u_a(1)
    );
\u_a[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[18]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[1]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[1]_i_2_n_0\
    );
\u_a[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(2),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[36]\,
      I5 => \u_a[2]_i_2_n_0\,
      O => u_a(2)
    );
\u_a[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[19]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[2]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[2]_i_2_n_0\
    );
\u_a[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[37]\,
      I5 => \u_a[3]_i_2_n_0\,
      O => u_a(3)
    );
\u_a[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[20]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[3]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[3]_i_2_n_0\
    );
\u_a[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(4),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[38]\,
      I5 => \u_a[4]_i_2_n_0\,
      O => u_a(4)
    );
\u_a[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[21]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[4]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[4]_i_2_n_0\
    );
\u_a[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(5),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[39]\,
      I5 => \u_a[5]_i_2_n_0\,
      O => u_a(5)
    );
\u_a[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[22]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[5]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[5]_i_2_n_0\
    );
\u_a[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(6),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[40]\,
      I5 => \u_a[6]_i_2_n_0\,
      O => u_a(6)
    );
\u_a[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[23]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[6]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[6]_i_2_n_0\
    );
\u_a[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(7),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[41]\,
      I5 => \u_a[7]_i_2_n_0\,
      O => u_a(7)
    );
\u_a[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[24]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[7]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[7]_i_2_n_0\
    );
\u_a[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(8),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[42]\,
      I5 => \u_a[8]_i_2_n_0\,
      O => u_a(8)
    );
\u_a[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[25]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[8]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[8]_i_2_n_0\
    );
\u_a[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(9),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[43]\,
      I5 => \u_a[9]_i_2_n_0\,
      O => u_a(9)
    );
\u_a[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[26]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[9]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[9]_i_2_n_0\
    );
\u_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(0),
      Q => \u_a_reg_n_0_[0]\,
      R => '0'
    );
\u_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(10),
      Q => \u_a_reg_n_0_[10]\,
      R => '0'
    );
\u_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(11),
      Q => \u_a_reg_n_0_[11]\,
      R => '0'
    );
\u_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(12),
      Q => \u_a_reg_n_0_[12]\,
      R => '0'
    );
\u_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(13),
      Q => \u_a_reg_n_0_[13]\,
      R => '0'
    );
\u_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(14),
      Q => \u_a_reg_n_0_[14]\,
      R => '0'
    );
\u_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(15),
      Q => \u_a_reg_n_0_[15]\,
      R => '0'
    );
\u_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(16),
      Q => \u_a_reg_n_0_[16]\,
      R => '0'
    );
\u_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(17),
      Q => \u_a_reg_n_0_[17]\,
      R => '0'
    );
\u_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(1),
      Q => \u_a_reg_n_0_[1]\,
      R => '0'
    );
\u_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(2),
      Q => \u_a_reg_n_0_[2]\,
      R => '0'
    );
\u_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(3),
      Q => \u_a_reg_n_0_[3]\,
      R => '0'
    );
\u_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(4),
      Q => \u_a_reg_n_0_[4]\,
      R => '0'
    );
\u_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(5),
      Q => \u_a_reg_n_0_[5]\,
      R => '0'
    );
\u_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(6),
      Q => \u_a_reg_n_0_[6]\,
      R => '0'
    );
\u_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(7),
      Q => \u_a_reg_n_0_[7]\,
      R => '0'
    );
\u_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(8),
      Q => \u_a_reg_n_0_[8]\,
      R => '0'
    );
\u_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_a(9),
      Q => \u_a_reg_n_0_[9]\,
      R => '0'
    );
\u_b[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE9"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \u_b[17]_i_1_n_0\
    );
\u_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(0),
      Q => u_b(0),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(10),
      Q => u_b(10),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(11),
      Q => u_b(11),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(12),
      Q => u_b(12),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(13),
      Q => u_b(13),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(14),
      Q => u_b(14),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(15),
      Q => u_b(15),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(16),
      Q => u_b(16),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(17),
      Q => u_b(17),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(1),
      Q => u_b(1),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(2),
      Q => u_b(2),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(3),
      Q => u_b(3),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(4),
      Q => u_b(4),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(5),
      Q => u_b(5),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(6),
      Q => u_b(6),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(7),
      Q => u_b(7),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(8),
      Q => u_b(8),
      R => \u_b[17]_i_1_n_0\
    );
\u_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => b_buf(9),
      Q => u_b(9),
      R => \u_b[17]_i_1_n_0\
    );
u_dsp48_mul_ip: entity work.multiplier_69_18_1dsp_ip_dsp48_mul_ip
     port map (
      B(17 downto 0) => u_b(17 downto 0),
      D(50 downto 34) => c_in(80 downto 64),
      D(33 downto 0) => c_in(50 downto 17),
      P(16 downto 0) => u_p(16 downto 0),
      Q(17) => \u_a_reg_n_0_[17]\,
      Q(16) => \u_a_reg_n_0_[16]\,
      Q(15) => \u_a_reg_n_0_[15]\,
      Q(14) => \u_a_reg_n_0_[14]\,
      Q(13) => \u_a_reg_n_0_[13]\,
      Q(12) => \u_a_reg_n_0_[12]\,
      Q(11) => \u_a_reg_n_0_[11]\,
      Q(10) => \u_a_reg_n_0_[10]\,
      Q(9) => \u_a_reg_n_0_[9]\,
      Q(8) => \u_a_reg_n_0_[8]\,
      Q(7) => \u_a_reg_n_0_[7]\,
      Q(6) => \u_a_reg_n_0_[6]\,
      Q(5) => \u_a_reg_n_0_[5]\,
      Q(4) => \u_a_reg_n_0_[4]\,
      Q(3) => \u_a_reg_n_0_[3]\,
      Q(2) => \u_a_reg_n_0_[2]\,
      Q(1) => \u_a_reg_n_0_[1]\,
      Q(0) => \u_a_reg_n_0_[0]\,
      \c_in_reg[51]\ => u_dsp48_mul_ip_n_68,
      \c_in_reg[51]_0\ => u_dsp48_mul_ip_n_70,
      \c_in_reg[52]\ => u_dsp48_mul_ip_n_71,
      \c_in_reg[53]\ => u_dsp48_mul_ip_n_72,
      \c_in_reg[54]\ => u_dsp48_mul_ip_n_73,
      \c_in_reg[55]\ => u_dsp48_mul_ip_n_74,
      \c_in_reg[56]\ => u_dsp48_mul_ip_n_75,
      \c_in_reg[57]\ => u_dsp48_mul_ip_n_76,
      \c_in_reg[58]\ => u_dsp48_mul_ip_n_77,
      \c_in_reg[59]\ => u_dsp48_mul_ip_n_78,
      \c_in_reg[60]\ => u_dsp48_mul_ip_n_79,
      \c_in_reg[61]\ => u_dsp48_mul_ip_n_80,
      \c_in_reg[62]\ => u_dsp48_mul_ip_n_81,
      \c_in_reg[63]\ => u_dsp48_mul_ip_n_82,
      \c_in_reg[81]\ => u_dsp48_mul_ip_n_69,
      \c_in_reg[81]_0\ => u_dsp48_mul_ip_n_83,
      \c_in_reg[82]\ => u_dsp48_mul_ip_n_84,
      \c_in_reg[83]\ => u_dsp48_mul_ip_n_85,
      \c_in_reg[84]\ => u_dsp48_mul_ip_n_86,
      \c_in_reg[85]\ => u_dsp48_mul_ip_n_87,
      \en_buf_reg[3]\ => \c_in[80]_i_3_n_0\,
      \en_buf_reg[3]_0\ => \c_in[63]_i_3_n_0\,
      \en_buf_reg[4]\ => \c_in[46]_i_4_n_0\,
      \en_buf_reg[5]\ => \c_in[46]_i_3_n_0\,
      \en_buf_reg[6]\(3 downto 2) => p_0_in(7 downto 6),
      \en_buf_reg[6]\(1) => \^q\(0),
      \en_buf_reg[6]\(0) => p_0_in(4),
      \en_buf_reg[6]_0\ => \c_in[46]_i_2_n_0\,
      i_clk => i_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 68 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 17 downto 0 );
    o_in_en : out STD_LOGIC;
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 85 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of multiplier_69_18_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp_ip,multiplier_69_18_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp_ip,multiplier_69_18_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=multiplier_69_18_1dsp,x_ipVersion=1.0,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_69_18_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp,Vivado 2015.2.1";
end multiplier_69_18_1dsp_ip;

architecture STRUCTURE of multiplier_69_18_1dsp_ip is
begin
inst: entity work.multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp
     port map (
      Q(1) => o_c_en,
      Q(0) => o_in_en,
      i_a(68 downto 0) => i_a(68 downto 0),
      i_b(17 downto 0) => i_b(17 downto 0),
      i_clk => i_clk,
      i_en => i_en,
      i_rst => i_rst,
      o_c(85 downto 0) => o_c(85 downto 0)
    );
end STRUCTURE;
