Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 25 15:58:31 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mp1a_hardware_wrapper_timing_summary_routed.rpt -rpx mp1a_hardware_wrapper_timing_summary_routed.rpx
| Design       : mp1a_hardware_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 448 register/latch pins with no clock driven by root clock pin: mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.991        0.000                      0                 3253        0.037        0.000                      0                 3253        4.020        0.000                       0                  1812  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
BRAM_CLK    {0.000 5.000}      10.000          100.000         
PL_CLK      {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BRAM_CLK            1.991        0.000                      0                 1251        0.114        0.000                      0                 1251        4.500        0.000                       0                   834  
PL_CLK                                                                                                                                                          7.845        0.000                       0                     1  
clk_fpga_0          2.826        0.000                      0                 2002        0.037        0.000                      0                 2002        4.020        0.000                       0                   977  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    BRAM_CLK            4.057        0.000                      0                    3        0.806        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BRAM_CLK
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.498ns (20.522%)  route 5.801ns (79.478%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.847     1.847    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X46Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[0]/Q
                         net (fo=46, routed)          1.244     3.609    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.152     3.761 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_208/O
                         net (fo=1, routed)           0.411     4.173    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_208_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I4_O)        0.332     4.505 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_118/O
                         net (fo=1, routed)           0.996     5.501    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_118_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.625 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_39/O
                         net (fo=1, routed)           0.828     6.452    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_39_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.576 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_11/O
                         net (fo=57, routed)          1.019     7.595    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_11_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.719 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[62]_i_1/O
                         net (fo=2, routed)           0.428     8.147    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_3
    SLICE_X44Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.271 r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.875     9.146    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.519    11.519    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.014    11.533    
                         clock uncertainty           -0.035    11.498    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.138    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.076ns (15.679%)  route 5.787ns (84.321%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.642     1.642    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X33Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     2.098 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/Q
                         net (fo=35, routed)          2.179     4.277    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[64]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.401 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251/O
                         net (fo=1, routed)           0.505     4.906    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.030 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123/O
                         net (fo=1, routed)           0.736     5.766    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.890 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41/O
                         net (fo=1, routed)           0.803     6.693    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11/O
                         net (fo=64, routed)          1.563     8.381    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.505 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[21]_i_1__0/O
                         net (fo=1, routed)           0.000     8.505    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[21]_i_1__0_n_0
    SLICE_X34Y70         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.472    11.472    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X34Y70         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[21]/C
                         clock pessimism              0.114    11.586    
                         clock uncertainty           -0.035    11.551    
    SLICE_X34Y70         FDSE (Setup_fdse_C_D)        0.077    11.628    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[21]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 1.076ns (15.702%)  route 5.777ns (84.298%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.642     1.642    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X33Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     2.098 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/Q
                         net (fo=35, routed)          2.179     4.277    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[64]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.401 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251/O
                         net (fo=1, routed)           0.505     4.906    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.030 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123/O
                         net (fo=1, routed)           0.736     5.766    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.890 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41/O
                         net (fo=1, routed)           0.803     6.693    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.817 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11/O
                         net (fo=64, routed)          1.553     8.371    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.495 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[68]_i_1__0/O
                         net (fo=1, routed)           0.000     8.495    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[68]_i_1__0_n_0
    SLICE_X34Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.472    11.472    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X34Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[68]/C
                         clock pessimism              0.114    11.586    
                         clock uncertainty           -0.035    11.551    
    SLICE_X34Y70         FDRE (Setup_fdre_C_D)        0.081    11.632    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[68]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.076ns (15.838%)  route 5.718ns (84.162%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.642     1.642    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X33Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     2.098 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/Q
                         net (fo=35, routed)          2.179     4.277    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[64]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.401 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251/O
                         net (fo=1, routed)           0.505     4.906    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.030 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123/O
                         net (fo=1, routed)           0.736     5.766    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.890 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41/O
                         net (fo=1, routed)           0.803     6.693    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.817 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11/O
                         net (fo=64, routed)          1.494     8.312    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.436 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[11]_i_1__0/O
                         net (fo=1, routed)           0.000     8.436    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[11]_i_1__0_n_0
    SLICE_X37Y70         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.471    11.471    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X37Y70         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[11]/C
                         clock pessimism              0.114    11.585    
                         clock uncertainty           -0.035    11.550    
    SLICE_X37Y70         FDSE (Setup_fdse_C_D)        0.029    11.579    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_reg/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.182ns (18.410%)  route 5.239ns (81.590%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.846     1.846    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X49Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     2.302 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[9]/Q
                         net (fo=31, routed)          2.060     4.362    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[9]
    SLICE_X38Y96         LUT2 (Prop_lut2_I1_O)        0.150     4.512 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_15/O
                         net (fo=1, routed)           0.955     5.467    mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_15_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I2_O)        0.328     5.795 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_8/O
                         net (fo=1, routed)           1.090     6.885    mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_8_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.009 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_2/O
                         net (fo=1, routed)           1.134     8.143    mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_2_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.267 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_1__0/O
                         net (fo=1, routed)           0.000     8.267    mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_i_1__0_n_0
    SLICE_X41Y97         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.483    11.483    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X41Y97         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_reg/C
                         clock pessimism              0.014    11.497    
                         clock uncertainty           -0.035    11.461    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.029    11.490    mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_en_reg
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.594ns (23.739%)  route 5.121ns (76.261%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.641     1.641    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X34Y71         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     2.159 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/Q
                         net (fo=58, routed)          1.611     3.770    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[9]
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.152     3.922 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_233/O
                         net (fo=1, routed)           0.799     4.721    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_233_n_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I0_O)        0.348     5.069 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_94/O
                         net (fo=1, routed)           0.814     5.882    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_94_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I1_O)        0.328     6.210 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_34/O
                         net (fo=1, routed)           0.312     6.523    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_34_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.585     8.232    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.356 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[64]_i_1__0/O
                         net (fo=1, routed)           0.000     8.356    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[64]_i_1__0_n_0
    SLICE_X33Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.471    11.471    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X33Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
                         clock pessimism              0.114    11.585    
                         clock uncertainty           -0.035    11.550    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)        0.031    11.581    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]
  -------------------------------------------------------------------
                         required time                         11.581    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 1.264ns (19.773%)  route 5.129ns (80.227%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.847     1.847    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X46Y102        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[53]/Q
                         net (fo=27, routed)          1.534     3.899    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[53]
    SLICE_X38Y100        LUT5 (Prop_lut5_I0_O)        0.150     4.049 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_98/O
                         net (fo=1, routed)           0.862     4.911    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_98_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I0_O)        0.348     5.259 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_33/O
                         net (fo=1, routed)           1.019     6.278    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_33_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_10/O
                         net (fo=57, routed)          1.713     8.116    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_10_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I1_O)        0.124     8.240 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[12]_i_1/O
                         net (fo=1, routed)           0.000     8.240    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[12]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.481    11.481    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X48Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[12]/C
                         clock pessimism              0.014    11.495    
                         clock uncertainty           -0.035    11.459    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)        0.031    11.490    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.594ns (23.835%)  route 5.094ns (76.165%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.641     1.641    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X34Y71         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     2.159 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/Q
                         net (fo=58, routed)          1.611     3.770    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[9]
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.152     3.922 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_233/O
                         net (fo=1, routed)           0.799     4.721    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_233_n_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I0_O)        0.348     5.069 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_94/O
                         net (fo=1, routed)           0.814     5.882    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_94_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I1_O)        0.328     6.210 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_34/O
                         net (fo=1, routed)           0.312     6.523    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_34_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.558     8.205    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.329 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[49]_i_1__0/O
                         net (fo=1, routed)           0.000     8.329    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[49]_i_1__0_n_0
    SLICE_X33Y67         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.474    11.474    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X33Y67         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029    11.582    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 1.594ns (23.828%)  route 5.096ns (76.172%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.641     1.641    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X34Y71         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     2.159 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[9]/Q
                         net (fo=58, routed)          1.611     3.770    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[9]
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.152     3.922 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_233/O
                         net (fo=1, routed)           0.799     4.721    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_233_n_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I0_O)        0.348     5.069 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_94/O
                         net (fo=1, routed)           0.814     5.882    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_94_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I1_O)        0.328     6.210 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_34/O
                         net (fo=1, routed)           0.312     6.523    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_34_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.560     8.207    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[53]_i_1__0/O
                         net (fo=1, routed)           0.000     8.331    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[53]_i_1__0_n_0
    SLICE_X33Y67         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.474    11.474    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X33Y67         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[53]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031    11.584    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[53]
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 1.076ns (16.106%)  route 5.605ns (83.894%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.642     1.642    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X33Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     2.098 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[64]/Q
                         net (fo=35, routed)          2.179     4.277    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[64]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.401 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251/O
                         net (fo=1, routed)           0.505     4.906    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_251_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.030 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123/O
                         net (fo=1, routed)           0.736     5.766    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_123_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.890 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41/O
                         net (fo=1, routed)           0.803     6.693    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_41_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.817 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11/O
                         net (fo=64, routed)          1.381     8.199    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_11_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.323 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.323    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[17]_i_1__0_n_0
    SLICE_X35Y71         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.471    11.471    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X35Y71         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]/C
                         clock pessimism              0.114    11.585    
                         clock uncertainty           -0.035    11.550    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.031    11.581    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         11.581    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  3.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.003%)  route 0.209ns (55.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.561     0.561    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.209     0.933    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.870     0.870    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.819    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.641     0.641    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X44Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[20]/Q
                         net (fo=1, routed)           0.051     0.833    mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg_n_0_[20]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.045     0.878 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[20]_i_1/O
                         net (fo=1, routed)           0.000     0.878    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[20]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.913     0.913    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X45Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.092     0.746    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.560     0.560    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X35Y96         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.268     0.969    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.870     0.870    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.819    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.395%)  route 0.161ns (49.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.561     0.561    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X34Y97         FDCE                                         r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.161     0.886    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.870     0.870    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.732    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.124%)  route 0.278ns (59.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.640     0.640    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X48Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     0.781 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[3]/Q
                         net (fo=73, routed)          0.278     1.059    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[3]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.104 r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state[52]_i_1/O
                         net (fo=1, routed)           0.000     1.104    mp1a_hardware_i/oled_ip_0/inst/Example/after_state[52]_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.827     0.827    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X46Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[52]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     0.942    mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.239%)  route 0.234ns (58.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.642     0.642    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y103        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[5]/Q
                         net (fo=1, routed)           0.234     1.040    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg_n_0_[5]
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.828     0.828    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.052     0.875    mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.889%)  route 0.269ns (62.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.561     0.561    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.269     0.994    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.870     0.870    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.819    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.128%)  route 0.113ns (37.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.545     0.545    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/CLK
    SLICE_X40Y75         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[3]/Q
                         net (fo=1, routed)           0.113     0.799    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/p_0_in_0[4]
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.844 r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.844    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register[4]_i_1__0_n_0
    SLICE_X39Y75         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.810     0.810    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/CLK
    SLICE_X39Y75         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[4]/C
                         clock pessimism             -0.234     0.576    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.091     0.667    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/CLK
    SLICE_X41Y93         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[3]/Q
                         net (fo=1, routed)           0.097     0.796    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/p_0_in_0[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register[4]_i_1/O
                         net (fo=1, routed)           0.000     0.841    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register[4]_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.826     0.826    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/CLK
    SLICE_X40Y93         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.091     0.662    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.225%)  route 0.277ns (62.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.559     0.559    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X36Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.277     0.999    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.870     0.870    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.819    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BRAM_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y38   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y38   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y97   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y100  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[68]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y100  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y102  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[70]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y101  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[83]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y101  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[86]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y102  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y102  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[94]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y111  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][3][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y112  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][3][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y110  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][4][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y110  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y111  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y111  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y109  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y110  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][10][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y111  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y105  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][3][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y104  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][3][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y106  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][4][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y103  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][4][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y103  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][4][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y106  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y104  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y105  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y109  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y64   mp1a_hardware_i/oled_ip_0/inst/Init/temp_vbat_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  PL_CLK
  To Clock:  PL_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  PL_CLK_IBUF_BUFG_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 2.718ns (38.685%)  route 4.308ns (61.315%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.805 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.805    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.120 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.852     8.972    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.279 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     9.279    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.680 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.680    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.014 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.014    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.062    12.840    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 2.697ns (38.501%)  route 4.308ns (61.499%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.805 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.805    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.120 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.852     8.972    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.279 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     9.279    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.680 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.680    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.993 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.993    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.062    12.840    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.623ns (37.844%)  route 4.308ns (62.156%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.805 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.805    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.120 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.852     8.972    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.279 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     9.279    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.680 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.680    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.919    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.062    12.840    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 2.607ns (37.701%)  route 4.308ns (62.299%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.805 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.805    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.120 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.852     8.972    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.279 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     9.279    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.680 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.680    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.903 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.903    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.062    12.840    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.513ns (38.106%)  route 4.082ns (61.894%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.915 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.626     8.541    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.307     8.848 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     8.848    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.249 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.249    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.583 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.583    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.062    12.839    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 2.481ns (37.684%)  route 4.103ns (62.316%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.805 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.805    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.024 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.647     8.671    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.295     8.966 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     8.966    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.572 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.572    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_4
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.062    12.839    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.178ns (17.930%)  route 5.392ns (82.070%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.699     2.993    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.489     4.938    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.146     5.084 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          1.873     6.957    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/state_reg[1]
    SLICE_X27Y88         LUT6 (Prop_lut6_I1_O)        0.328     7.285 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           1.162     8.447    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][0]
    SLICE_X30Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.868     9.439    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.563    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[2]
    SLICE_X31Y86         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y86         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.264    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)        0.031    12.840    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 2.422ns (37.120%)  route 4.103ns (62.880%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.805 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.805    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.024 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.647     8.671    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.295     8.966 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     8.966    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.513 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.513    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_5
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.062    12.839    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.402ns (37.046%)  route 4.082ns (62.954%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.694     2.988    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.336     4.780    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.904 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.972     5.876    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.000 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.148     7.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.272 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.272    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.915 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.626     8.541    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.307     8.848 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     8.848    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.249 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.249    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.472 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.472    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_7
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.062    12.839    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 1.270ns (21.555%)  route 4.622ns (78.445%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.649     2.943    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y88         FDSE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDSE (Prop_fdse_C_Q)         0.518     3.461 f  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/Q
                         net (fo=6, routed)           1.055     4.516    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0_n_0
    SLICE_X32Y88         LUT3 (Prop_lut3_I2_O)        0.150     4.666 f  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_4/O
                         net (fo=2, routed)           0.661     5.327    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.328     5.655 f  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           1.266     6.921    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.124     7.045 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           1.052     8.097    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.247 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0/O
                         net (fo=5, routed)           0.588     8.835    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0_n_0
    SLICE_X35Y88         FDSE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.477    12.656    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y88         FDSE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDSE (Setup_fdse_C_D)       -0.248    12.483    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  3.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.656     0.992    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.173     1.329    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y98         SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.844     1.210    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.656     0.992    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.178     1.334    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.844     1.210    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.839%)  route 0.210ns (56.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.656     0.992    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.210     1.366    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y98         SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.844     1.210    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.555     0.891    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.168     1.200    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.824     1.190    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.572     0.908    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.059     1.095    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y85         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.839     1.205    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y85         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X30Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.983    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.974%)  route 0.222ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X30Y99         FDSE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.148     1.061 r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.222     1.283    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.974%)  route 0.222ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X30Y99         FDSE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.148     1.061 r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.222     1.283    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.974%)  route 0.222ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X30Y99         FDSE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.148     1.061 r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.222     1.283    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.974%)  route 0.222ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X30Y99         FDSE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.148     1.061 r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.222     1.283    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.974%)  route 0.222ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X30Y99         FDSE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.148     1.061 r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.222     1.283    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y73    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y74    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y74    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y73    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[24]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.206ns (27.319%)  route 3.209ns (72.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.653     2.947    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=37, routed)          1.170     4.573    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[4]
    SLICE_X34Y97         LUT5 (Prop_lut5_I3_O)        0.148     4.721 f  mp1a_hardware_i/oled_ip_0/inst/SEND_DATA_INST_0_i_1/O
                         net (fo=3, routed)           0.997     5.718    mp1a_hardware_i/oled_ip_0/inst/Example/ADDRESS_0__s_net_1
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.328     6.046 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.434     6.480    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.604 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.608     7.212    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.150     7.362 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.362    mp1a_hardware_i/oled_ip_0/inst/Example_n_2
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.481    11.481    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.154    11.327    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.092    11.419    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.180ns (27.518%)  route 3.108ns (72.482%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.653     2.947    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=37, routed)          1.170     4.573    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[4]
    SLICE_X34Y97         LUT5 (Prop_lut5_I3_O)        0.148     4.721 f  mp1a_hardware_i/oled_ip_0/inst/SEND_DATA_INST_0_i_1/O
                         net (fo=3, routed)           0.997     5.718    mp1a_hardware_i/oled_ip_0/inst/Example/ADDRESS_0__s_net_1
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.328     6.046 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.434     6.480    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.604 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.507     7.111    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.235 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.235    mp1a_hardware_i/oled_ip_0/inst/Example_n_4
    SLICE_X38Y92         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.481    11.481    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X38Y92         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.154    11.327    
    SLICE_X38Y92         FDSE (Setup_fdse_C_D)        0.081    11.408    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.180ns (28.044%)  route 3.028ns (71.956%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.653     2.947    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=37, routed)          1.170     4.573    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[4]
    SLICE_X34Y97         LUT5 (Prop_lut5_I3_O)        0.148     4.721 f  mp1a_hardware_i/oled_ip_0/inst/SEND_DATA_INST_0_i_1/O
                         net (fo=3, routed)           0.997     5.718    mp1a_hardware_i/oled_ip_0/inst/Example/ADDRESS_0__s_net_1
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.328     6.046 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.434     6.480    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.604 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.427     7.031    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.155 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.155    mp1a_hardware_i/oled_ip_0/inst/Example_n_3
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.481    11.481    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.154    11.327    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.079    11.406    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.406    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  4.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.276ns (27.296%)  route 0.735ns (72.704%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.559     0.895    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.424     1.460    mp1a_hardware_i/oled_ip_0/inst/Example/ADDRESS[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.505 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.163     1.668    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.148     1.861    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.906 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    mp1a_hardware_i/oled_ip_0/inst/Example_n_3
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.825     0.825    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.121     1.100    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.276ns (26.424%)  route 0.768ns (73.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.559     0.895    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.424     1.460    mp1a_hardware_i/oled_ip_0/inst/Example/ADDRESS[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.505 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.163     1.668    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.181     1.894    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.939 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    mp1a_hardware_i/oled_ip_0/inst/Example_n_4
    SLICE_X38Y92         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.825     0.825    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X38Y92         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X38Y92         FDSE (Hold_fdse_C_D)         0.121     1.100    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.277ns (25.864%)  route 0.794ns (74.136%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.559     0.895    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.424     1.460    mp1a_hardware_i/oled_ip_0/inst/Example/ADDRESS[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.505 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.163     1.668    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.207     1.920    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.046     1.966 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.966    mp1a_hardware_i/oled_ip_0/inst/Example_n_2
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.825     0.825    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X38Y92         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.133     1.112    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.853    





