
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119926                       # Number of seconds simulated
sim_ticks                                119925806871                       # Number of ticks simulated
final_tick                               689757100005                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141467                       # Simulator instruction rate (inst/s)
host_op_rate                                   184020                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7381210                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889548                       # Number of bytes of host memory used
host_seconds                                 16247.45                       # Real time elapsed on the host
sim_insts                                  2298474607                       # Number of instructions simulated
sim_ops                                    2989862067                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5864960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5385728                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11254272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1599360                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1599360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        45820                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        42076                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 87924                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12495                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12495                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48904903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44908833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                93843621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13336245                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13336245                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13336245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48904903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44908833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              107179867                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               287591864                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21162075                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18798871                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829019                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11131642                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10839702                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339601                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52617                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228359996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119821016                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21162075                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12179303                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24215116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5620240                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2990625                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13973294                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259347492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.769002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235132376     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096414      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036068      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1766948      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3590841      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4345378      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043538      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566098      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9769831      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259347492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073584                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.416636                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226302529                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5064719                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24178507                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24836                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3776900                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061617                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134869630                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3776900                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226592207                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2807501                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1300299                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23907778                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       962805                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134717360                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89285                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       648736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177799699                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609080596                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609080596                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31088500                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18468                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9248                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2797937                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23507127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74907                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       930061                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134215248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127431576                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80394                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20517587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42786797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259347492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174100                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204762949     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22917496      8.84%     87.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11758064      4.53%     92.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6726967      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503064      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3752786      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509181      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350101      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66884      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259347492                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233477     47.31%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185333     37.56%     84.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74676     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100006232     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005718      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22288705     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121701      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127431576                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.443099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493486                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003873                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514784524                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154751606                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124477093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127925062                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225589                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3981318                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114684                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3776900                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1995081                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        77003                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134233717                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23507127                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143592                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9248                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37616                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          735                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926809                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126312934                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22014091                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118642                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26135750                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19526325                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121659                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.439209                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124510941                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124477093                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71160845                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164139494                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.432826                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433539                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21589203                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833446                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255570592                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.440775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213368550     83.49%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992326      6.26%     89.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12498183      4.89%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470877      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3116049      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056448      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4518483      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006853      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1542823      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255570592                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1542823                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388266184                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272253791                       # The number of ROB writes
system.switch_cpus0.timesIdled                6087133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28244372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.875918                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.875918                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.347715                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.347715                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584968260                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162312032                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142714680                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               287591864                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25187442                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20418298                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2317057                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10243243                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9545795                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2734364                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109775                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    218272612                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140423822                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25187442                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12280159                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30910490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7062477                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6207035                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13484749                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2315639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    260105639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.021711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       229195149     88.12%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2154616      0.83%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3908470      1.50%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3621369      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2301913      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1890387      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1082512      0.42%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1120862      0.43%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14830361      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    260105639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087581                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488275                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       216057261                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8442527                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30838455                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52107                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4715283                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4374598                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     172364613                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4715283                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       216608866                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1497704                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5685115                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30304533                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1294132                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     172221214                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        207532                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       560888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    244266243                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    802239468                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    802239468                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201156402                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43109841                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39612                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19806                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4795604                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16242924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8416197                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        96166                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1878187                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171095151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161614633                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       136690                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25755787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54090198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    260105639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621342                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295291                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    190412369     73.21%     73.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29491487     11.34%     84.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15881585      6.11%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8039118      3.09%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9594548      3.69%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3099639      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2908292      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       512325      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166276      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    260105639                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         486944     59.66%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167802     20.56%     80.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161414     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135907654     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2318392      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19806      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14979775      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8389006      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161614633                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.561958                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             816160                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005050                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    584287755                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    196890796                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158121328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162430793                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       313404                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3129761                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       109233                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4715283                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1052551                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       133740                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171134763                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16242924                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8416197                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19806                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        116609                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1238049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1288550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2526599                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159283880                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14452627                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2330753                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22841436                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22486343                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8388809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158121368                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158121328                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91236564                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254148331                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549812                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358989                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117153232                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144249790                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26885348                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2346548                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255390356                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    194637595     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27969214     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14504650      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4664197      1.83%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6403560      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2149653      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1238616      0.48%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1098484      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2724387      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255390356                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117153232                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144249790                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21420127                       # Number of memory references committed
system.switch_cpus1.commit.loads             13113163                       # Number of loads committed
system.switch_cpus1.commit.membars              19806                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20821060                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129957831                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2975199                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2724387                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           423801107                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346985591                       # The number of ROB writes
system.switch_cpus1.timesIdled                3374716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27486225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117153232                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144249790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117153232                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.454835                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.454835                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407359                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407359                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       716418435                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      221266495                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      159077650                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39612                       # number of misc regfile writes
system.l2.replacements                          91047                       # number of replacements
system.l2.tagsinuse                               512                       # Cycle average of tags in use
system.l2.total_refs                            20215                       # Total number of references to valid blocks.
system.l2.sampled_refs                          91559                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.220787                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            18.277015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.059895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    251.899216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.062926                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    240.272877                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.727837                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.700234                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035697                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.491991                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000123                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.469283                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001422                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.001368                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3567                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8947                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14268                       # number of Writeback hits
system.l2.Writeback_hits::total                 14268                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3567                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8947                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5380                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3567                       # number of overall hits
system.l2.overall_hits::total                    8947                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        45820                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        42076                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 87924                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        45820                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        42076                       # number of demand (read+write) misses
system.l2.demand_misses::total                  87924                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        45820                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        42076                       # number of overall misses
system.l2.overall_misses::total                 87924                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2396461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   7703981747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2355720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   7134458692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14843192620                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2396461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   7703981747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2355720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   7134458692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14843192620                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2396461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   7703981747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2355720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   7134458692                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14843192620                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               96871                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14268                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14268                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96871                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96871                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.894922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.921850                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.907640                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.894922                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.921850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907640                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.894922                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.921850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907640                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171175.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168135.786709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 168265.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169561.238996                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168818.441154                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171175.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168135.786709                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 168265.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169561.238996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168818.441154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171175.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168135.786709                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 168265.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169561.238996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168818.441154                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12495                       # number of writebacks
system.l2.writebacks::total                     12495                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        45820                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        42076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            87924                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        45820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        42076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             87924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        45820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        42076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87924                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1582341                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   5034463420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1539548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4682747926                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9720333235                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1582341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   5034463420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1539548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4682747926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9720333235                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1582341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   5034463420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1539548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4682747926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9720333235                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.894922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.921850                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.907640                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.894922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.921850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907640                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.894922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.921850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907640                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113024.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109874.801833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109967.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111292.611608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110553.810507                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113024.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109874.801833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109967.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111292.611608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110553.810507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113024.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109874.801833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109967.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111292.611608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110553.810507                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.994651                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014005395                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874316.811460                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.994651                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022427                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13973279                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13973279                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13973279                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13973279                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13973279                       # number of overall hits
system.cpu0.icache.overall_hits::total       13973279                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2796578                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2796578                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2796578                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2796578                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2796578                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2796578                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13973294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13973294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13973294                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13973294                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13973294                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13973294                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186438.533333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186438.533333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186438.533333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186438.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186438.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186438.533333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2513061                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2513061                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2513061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2513061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2513061                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2513061                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179504.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179504.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179504.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179504.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179504.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179504.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51200                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246995634                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51456                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4800.132812                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.867173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.132827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.811981                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.188019                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20086328                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20086328                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9252                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24096762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24096762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24096762                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24096762                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       206755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       206755                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       206755                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        206755                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       206755                       # number of overall misses
system.cpu0.dcache.overall_misses::total       206755                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  31982408377                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  31982408377                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  31982408377                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  31982408377                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  31982408377                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  31982408377                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20293083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20293083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24303517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24303517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24303517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24303517                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010188                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010188                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008507                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008507                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008507                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008507                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 154687.472501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 154687.472501                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 154687.472501                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 154687.472501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 154687.472501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 154687.472501                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4550                       # number of writebacks
system.cpu0.dcache.writebacks::total             4550                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       155555                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       155555                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       155555                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       155555                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       155555                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       155555                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51200                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51200                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51200                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51200                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8434716580                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8434716580                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8434716580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8434716580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8434716580                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8434716580                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164740.558203                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164740.558203                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 164740.558203                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 164740.558203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 164740.558203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 164740.558203                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997785                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094813751                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364608.533477                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997785                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13484734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13484734                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13484734                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13484734                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13484734                       # number of overall hits
system.cpu1.icache.overall_hits::total       13484734                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2797194                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2797194                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2797194                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2797194                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2797194                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2797194                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13484749                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13484749                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13484749                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13484749                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13484749                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13484749                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186479.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186479.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186479.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186479.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186479.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186479.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2472120                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2472120                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2472120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2472120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2472120                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2472120                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       176580                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       176580                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       176580                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       176580                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       176580                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       176580                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45643                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183288342                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45899                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3993.297065                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.684916                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.315084                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908925                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091075                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10860033                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10860033                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8269348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8269348                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19806                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19806                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19806                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19806                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19129381                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19129381                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19129381                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19129381                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137241                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137241                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137241                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137241                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137241                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25308790157                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25308790157                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25308790157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25308790157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25308790157                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25308790157                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10997274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10997274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8269348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8269348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19266622                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19266622                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19266622                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19266622                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012480                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007123                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007123                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007123                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007123                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 184411.292230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 184411.292230                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 184411.292230                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 184411.292230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 184411.292230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 184411.292230                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9718                       # number of writebacks
system.cpu1.dcache.writebacks::total             9718                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91598                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91598                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        91598                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        91598                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        91598                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        91598                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45643                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45643                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45643                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45643                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7728984620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7728984620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7728984620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7728984620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7728984620                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7728984620                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 169335.596258                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 169335.596258                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 169335.596258                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 169335.596258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 169335.596258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 169335.596258                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
