# vhdl-pipeline-matrix

<br/><br/>
Xilinx ISE Design Suite 14.7 environment, October 2013
<br/><br/>
Spartan-6 and Virtex-6 board
<br/><br/>
![ScreenShot](https://raw.githubusercontent.com/izemauricio/vhdl-pipeline-matrix/master/static/screenshot-1.png)
<br/><br/>
![ScreenShot](https://raw.githubusercontent.com/izemauricio/vhdl-pipeline-matrix/master/static/screenshot-2.png)
<br/><br/>
![ScreenShot](https://raw.githubusercontent.com/izemauricio/vhdl-pipeline-matrix/master/static/screenshot-3.png)

