
---------- Begin Simulation Statistics ----------
final_tick                               120508125122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792072                       # Number of bytes of host memory used
host_op_rate                                    79217                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   202.77                       # Real time elapsed on the host
host_tick_rate                               13241918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002685                       # Number of seconds simulated
sim_ticks                                  2685045750                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       635543                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20538                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       870288                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       504355                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       635543                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       131188                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          954556                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41305                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2771                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14098378                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7124264                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20561                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1275674                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1253958                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5192470                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.093467                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.130104                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       925550     17.82%     17.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1878089     36.17%     53.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       422146      8.13%     62.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       198830      3.83%     65.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       155947      3.00%     68.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       149766      2.88%     71.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       139421      2.69%     74.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        47047      0.91%     75.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1275674     24.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5192470                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.537007                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.537007                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2447575                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17669829                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           560414                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1570233                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20784                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        761531                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3683609                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    58                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407024                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    77                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              954556                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            855316                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4469871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10963941                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41568                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177755                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       869720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       545660                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.041675                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5360542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.340702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2544570     47.47%     47.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           139380      2.60%     50.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           103283      1.93%     52.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148660      2.77%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180909      3.37%     58.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           343071      6.40%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           168026      3.13%     67.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           192242      3.59%     71.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1540401     28.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5360542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2768073                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1378351                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34389                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789667                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.129506                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5085127                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407024                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          152891                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3710825                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423945                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17316748                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3678103                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34438                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16805667                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         41956                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20784                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         42201                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       384633                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       115271                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        30383                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5440                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27000450                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16788224                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498452                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13458420                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.126257                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16795245                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29028963                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13109936                       # number of integer regfile writes
system.switch_cpus.ipc                       1.862173                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.862173                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100121      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10441814     62.01%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88168      0.52%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35129      0.21%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343117      2.04%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129886      0.77%     66.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       163072      0.97%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63013      0.37%     67.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142216      0.84%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           48      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180142      1.07%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23617      0.14%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13210      0.08%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3402795     20.21%     89.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1408657      8.36%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283646      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          470      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16840107                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1599780                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3177594                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560163                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1911858                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              198999                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011817                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          120356     60.48%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            107      0.05%     60.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3412      1.71%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            19      0.01%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1616      0.81%     63.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10038      5.04%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          55717     28.00%     96.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           395      0.20%     96.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7339      3.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15339205                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36139067                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15228061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16659089                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17316739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16840107                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1253943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        76908                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1777368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5360542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.141493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.267968                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       815555     15.21%     15.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       621496     11.59%     26.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       880877     16.43%     43.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       840128     15.67%     58.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       722949     13.49%     72.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       616999     11.51%     83.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       342282      6.39%     90.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       256058      4.78%     95.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       264198      4.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5360542                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.135919                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              855340                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    40                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       374812                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       299215                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3710825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6737637                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5370071                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          237580                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140772                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           870027                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         549292                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2467                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54998159                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17551475                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22522932                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2011153                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1286652                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20784                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2220993                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1770614                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3036328                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30054091                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4087254                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21233490                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34802176                       # The number of ROB writes
system.switch_cpus.timesIdled                     151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1745                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1291                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1146                       # Transaction distribution
system.membus.trans_dist::CleanEvict              670                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2845                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       338048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       338048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  338048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4136                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11688000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21897750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2685045750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          251                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19204                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           375                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6083                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2831296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2871360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3023                       # Total snoops (count)
system.tol2bus.snoopTraffic                     73344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28685                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060833                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.239028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26940     93.92%     93.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1745      6.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28685                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44287000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37922498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            559500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          246                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21280                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21526                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          246                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21280                       # number of overall hits
system.l2.overall_hits::total                   21526                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4001                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4001                       # number of overall misses
system.l2.overall_misses::total                  4136                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    306016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        316315000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10298500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    306016500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       316315000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25662                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25662                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.340483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.158261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161172                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.340483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.158261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161172                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81090.551181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76485.003749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76478.481625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81090.551181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76485.003749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76478.481625                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1146                       # number of writebacks
system.l2.writebacks::total                      1146                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9028500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    266006500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    275035000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9028500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    266006500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    275035000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.340483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.158261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160860                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.340483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.158261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160860                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71090.551181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66485.003749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66626.695736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71090.551181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66485.003749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66626.695736                       # average overall mshr miss latency
system.l2.replacements                           3023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18952                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18952                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          251                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              251                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          251                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          251                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          538                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           538                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16359                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16359                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    210449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     210449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.148102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73997.538678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73971.528998                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2844                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2844                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    182009000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    182009000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.148102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63997.538678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63997.538678                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10298500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10298500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.340483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.344000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81090.551181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9028500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9028500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.340483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.338667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71090.551181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71090.551181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     95567500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     95567500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.190359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.191024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82599.394987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82243.975904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     83997500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     83997500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.190359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.190202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72599.394987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72599.394987                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2050.390298                       # Cycle average of tags in use
system.l2.tags.total_refs                       10444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.454846                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     142.316279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.147191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    77.447114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1824.479721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.018908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.445430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.500584                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.547363                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    105617                       # Number of tag accesses
system.l2.tags.data_accesses                   105617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       256064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             264704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1146                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             47671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            143014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3027137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     95366718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98584540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        47671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3027137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3074808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27315736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27315736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27315736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            47671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           143014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3027137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     95366718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125900276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000635352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1146                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    308                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     36746000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   19100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               108371000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9619.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28369.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.399491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.815848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.971925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          347     29.43%     29.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          401     34.01%     63.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          139     11.79%     75.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          124     10.52%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      3.22%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      1.70%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.87%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.95%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           65      5.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.596774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.221876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.359200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             55     88.71%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      8.06%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.854839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.840925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.697696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6      9.68%      9.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.61%     11.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52     83.87%     95.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.23%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 244480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   70848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  264192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2684789000                       # Total gap between requests
system.mem_ctrls.avgGap                     509061.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       236352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        70848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3027136.502236507367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 88025315.769759222865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26386142.582486722618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1146                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3796500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    104574500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  57457321500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29893.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26137.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  50137278.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2163420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1149885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5205060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        199827750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        862630080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1282433235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.620627                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2241215500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    354380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6261780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3324420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22069740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5757660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        724582860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        420855360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1394287980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.279040                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1086618750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1508976750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2685035500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       854908                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           854921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       854908                       # number of overall hits
system.cpu.icache.overall_hits::total          854921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          408                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            410                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          408                       # number of overall misses
system.cpu.icache.overall_misses::total           410                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15154000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15154000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15154000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15154000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       855316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       855331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       855316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       855331                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000477                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000479                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000477                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000479                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37142.156863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36960.975610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37142.156863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36960.975610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu.icache.writebacks::total               251                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13461000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13461000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13461000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13461000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 36088.471850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36088.471850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 36088.471850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36088.471850                       # average overall mshr miss latency
system.cpu.icache.replacements                    251                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       854908                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          854921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          408                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           410                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15154000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15154000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       855316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       855331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000479                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37142.156863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36960.975610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13461000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13461000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 36088.471850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36088.471850                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               251                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.346614                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1711037                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1711037                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4666028                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4666030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4666028                       # number of overall hits
system.cpu.dcache.overall_hits::total         4666030                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26423                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26417                       # number of overall misses
system.cpu.dcache.overall_misses::total         26423                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    616710497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    616710497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    616710497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    616710497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4692445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4692453                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4692445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4692453                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005631                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23345.213196                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23339.912084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23345.213196                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23339.912084                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3968                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.480176                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18952                       # number of writebacks
system.cpu.dcache.writebacks::total             18952                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25281                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    568688497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    568688497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    568688497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    568688497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005388                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22494.699458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22494.699458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22494.699458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22494.699458                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24263                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3291700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3291701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    186450500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    186450500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3298914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3298920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25845.647352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25827.746225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    157631500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    157631500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25934.764725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25934.764725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19203                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    430259997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    430259997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22405.873926                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22404.707196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    411056997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    411056997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013780                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013780                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21405.873926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21405.873926                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508125122000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022200                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2235344                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24263                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.129745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9410193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9410193                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120515890961500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66599                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793260                       # Number of bytes of host memory used
host_op_rate                                   106772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   600.61                       # Real time elapsed on the host
host_tick_rate                               12929992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007766                       # Number of seconds simulated
sim_ticks                                  7765839500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1775171                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55152                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2561661                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1487330                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1775171                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       287841                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2798216                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          116700                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4626                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42260094                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21348377                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55152                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3803306                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3530773                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15060098                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.191575                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.131845                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2315575     15.38%     15.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5638190     37.44%     52.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1210269      8.04%     60.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       580474      3.85%     64.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       439297      2.92%     67.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       490457      3.26%     70.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       448352      2.98%     73.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       134178      0.89%     74.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3803306     25.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15060098                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.517723                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.517723                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6905031                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52561385                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1656032                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4511751                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          55787                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2401743                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11074744                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    84                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4233768                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   167                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2798216                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2537266                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12908087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9903                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32687983                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          111574                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180162                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2566470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1604030                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.104601                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15530344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.426377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7139527     45.97%     45.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           411790      2.65%     48.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           325606      2.10%     50.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           448042      2.88%     53.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           555654      3.58%     57.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1009472      6.50%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           506363      3.26%     66.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           573592      3.69%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4560298     29.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15530344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8164768                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4066962                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        94722                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2324295                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.229022                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15292334                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4233768                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          438294                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11146989                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4278389                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51596233                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11058566                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        89996                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50152126                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         18150                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          55787                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         19033                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          596                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1191600                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          759                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       312237                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        77047                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          759                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        79662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80795380                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50105633                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497411                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40188515                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.226028                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50124826                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86978098                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39175098                       # number of integer regfile writes
system.switch_cpus.ipc                       1.931536                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.931536                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       297916      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31088165     61.88%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       256996      0.51%     62.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       102695      0.20%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1019691      2.03%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383137      0.76%     66.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475674      0.95%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190528      0.38%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413731      0.82%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          128      0.00%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523618      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68762      0.14%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38286      0.08%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10250597     20.40%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4237769      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       829671      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1275      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50242127                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4713143                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9358447                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4596232                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5605590                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              583121                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011606                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349367     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            134      0.02%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9886      1.70%     61.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            70      0.01%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6158      1.06%     62.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29986      5.14%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         164055     28.13%     95.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1367      0.23%     96.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        22095      3.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45814189                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107468125                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45509401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49522145                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51596215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50242127                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3530753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       228858                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5050131                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15530344                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.235094                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.232901                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2014212     12.97%     12.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1790238     11.53%     24.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2617121     16.85%     41.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2494165     16.06%     57.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2228343     14.35%     71.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1802719     11.61%     83.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1049023      6.75%     90.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       762137      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       772386      4.97%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15530344                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.234816                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2537266                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1085132                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       752597                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11146989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4278389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20146828                       # number of misc regfile reads
system.switch_cpus.numCycles                 15531679                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          542226                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         371918                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2623646                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1238125                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8253                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164222740                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52239096                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67141158                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5915468                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3948155                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          55787                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6393217                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4987193                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8929501                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89808183                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12910728                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62852994                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103664248                       # The number of ROB writes
system.switch_cpus.timesIdled                     188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6444                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6444                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7765839500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2530                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4640                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2248                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4860                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4860                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       769920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       769920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  769920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7390                       # Request fanout histogram
system.membus.reqLayer2.occupancy            35139500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39196750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7765839500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7765839500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7765839500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7765839500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          677                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18582                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9123072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9210112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11435                       # Total snoops (count)
system.tol2bus.snoopTraffic                    296960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            91932                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070095                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255309                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  85488     92.99%     92.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6444      7.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91932                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143905000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119721000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1025498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7765839500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          677                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        72430                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73107                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          677                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        72430                       # number of overall hits
system.l2.overall_hits::total                   73107                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7384                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7390                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7384                       # number of overall misses
system.l2.overall_misses::total                  7390                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    565799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        566338000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       539000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    565799000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       566338000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79814                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80497                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79814                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80497                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.008785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.092515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091805                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.008785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.092515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091805                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data        76625                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76635.723951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data        76625                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76635.723951                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4640                       # number of writebacks
system.l2.writebacks::total                      4640                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7390                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7390                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       479000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    491959000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    492438000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       479000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    491959000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    492438000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.008785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.092515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.008785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.092515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091805                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data        66625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66635.723951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data        66625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66635.723951                       # average overall mshr miss latency
system.l2.replacements                          11435                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62734                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62734                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          677                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              677                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          677                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          677                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1897                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1897                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        56372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56372                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4860                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    352333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     352333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.079370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.079370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72496.604938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72496.604938                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4860                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4860                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    303733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    303733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.079370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.079370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62496.604938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62496.604938                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.008785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       479000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       479000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.008785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    213465500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    213465500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.135830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84574.286846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84574.286846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    188225500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    188225500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.135830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.135830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74574.286846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74574.286846                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7765839500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2551.638338                       # Cycle average of tags in use
system.l2.tags.total_refs                      198285                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14148                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.015055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     310.802435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.188260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    73.130894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2164.516749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.017854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.528446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.622959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1328                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.662354                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    333882                       # Number of tag accesses
system.l2.tags.data_accesses                   333882                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7765839500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             472960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       296960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          296960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4640                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4640                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        49447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     60853176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60902624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        49447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            49447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38239266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38239266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38239266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        49447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     60853176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99141889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000692612500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19198                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4306                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4640                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1020                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    95                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     79560250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               198997750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12489.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31239.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3902                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4640                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.873460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.647785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.879581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          808     30.16%     30.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          769     28.70%     58.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          409     15.27%     74.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          309     11.53%     85.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          123      4.59%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           91      3.40%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      1.98%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.64%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           73      2.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2679                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.789883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.629755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              17      6.61%      6.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             72     28.02%     34.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            84     32.68%     67.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            35     13.62%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            12      4.67%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            13      5.06%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             2      0.78%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      2.33%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      1.95%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      1.56%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.39%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      1.17%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.700389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.677645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.883729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     18.68%     18.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.56%     20.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              184     71.60%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      7.39%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 407680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  291136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  472960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               296960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        52.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7756859000                       # Total gap between requests
system.mem_ctrls.avgGap                     644792.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       407296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       291136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 49447.326332201432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 52447130.796354986727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37489314.580864049494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4640                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       232000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    198765750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 184538881000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26918.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39771310.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1863540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               990495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2955960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             668160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     613410720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        342788310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2693418720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3656095905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.792102                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6998634750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    259480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    507724750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             17257380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9176310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            42525840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23077620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     613410720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1861449000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1414546560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3981443430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.686804                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3655930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    259480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3850429500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10450875000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3391470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3391483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3391470                       # number of overall hits
system.cpu.icache.overall_hits::total         3391483                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1114                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1112                       # number of overall misses
system.cpu.icache.overall_misses::total          1114                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     24734500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24734500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     24734500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24734500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3392582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3392597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3392582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3392597                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22243.255396                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22203.321364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22243.255396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22203.321364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          928                       # number of writebacks
system.cpu.icache.writebacks::total               928                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1056                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1056                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1056                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1056                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     22210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     22210000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22210000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21032.196970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21032.196970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21032.196970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21032.196970                       # average overall mshr miss latency
system.cpu.icache.replacements                    928                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3391470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3391483                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1114                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     24734500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24734500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3392582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3392597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22243.255396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22203.321364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     22210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21032.196970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21032.196970                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010848                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3392541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1058                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3206.560491                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6786252                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6786252                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18667658                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18667660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18667658                       # number of overall hits
system.cpu.dcache.overall_hits::total        18667660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109221                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109215                       # number of overall misses
system.cpu.dcache.overall_misses::total        109221                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2213961984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2213961984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2213961984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2213961984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18776873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18776881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18776873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18776881                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005817                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005817                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20271.592583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20270.478974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20271.592583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20270.478974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13972                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               911                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.336992                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81686                       # number of writebacks
system.cpu.dcache.writebacks::total             81686                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4120                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       105095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       105095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105095                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2018944984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2018944984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2018944984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2018944984                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005597                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005597                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005597                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005597                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19210.666388                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19210.666388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19210.666388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19210.666388                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104077                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13153189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13153190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28780                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    686282500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    686282500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13181969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13181975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23845.813065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23841.671009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    571700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    571700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 23183.313058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23183.313058                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1527679484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1527679484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18992.720632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18992.484509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80435                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80435                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1447244484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1447244484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17992.720632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17992.720632                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120515890961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.088184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18772761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.616388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.087901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37658863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37658863                       # Number of data accesses

---------- End Simulation Statistics   ----------
