/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [9:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_2z[0] ? celloutsig_1_1z[0] : celloutsig_1_2z[0]);
  assign celloutsig_0_40z = { celloutsig_0_25z[5:2], celloutsig_0_13z, celloutsig_0_10z } / { 1'h1, celloutsig_0_13z[6:5], celloutsig_0_17z };
  assign celloutsig_0_9z = { in_data[77:74], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z } / { 1'h1, celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_13z[6:2] / { 1'h1, in_data[35:33], celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_4z[4:1] >= { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } >= in_data[33:16];
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } >= { in_data[21:18], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[6:3], celloutsig_0_6z } >= celloutsig_0_3z[4:0];
  assign celloutsig_1_12z = in_data[145:141] > celloutsig_1_0z;
  assign celloutsig_0_20z = celloutsig_0_3z > { celloutsig_0_13z[2], celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_4z[19:14], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_10z } <= celloutsig_0_9z[11:0];
  assign celloutsig_0_2z = in_data[50:22] <= { in_data[82:67], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = ! { celloutsig_1_1z[2:1], celloutsig_1_2z };
  assign celloutsig_0_19z = celloutsig_0_17z[6:4] < celloutsig_0_8z[2:0];
  assign celloutsig_1_0z = in_data[114:110] % { 1'h1, in_data[153:150] };
  assign celloutsig_1_4z = celloutsig_1_2z[5:1] % { 1'h1, in_data[141:139], celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[189:187] % { 1'h1, celloutsig_1_1z[2], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_9z[3:2], celloutsig_1_7z, celloutsig_1_6z } % { 1'h1, celloutsig_1_4z[0], celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_17z = celloutsig_0_8z * { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_15z } * { celloutsig_0_4z[12:10], celloutsig_0_0z, celloutsig_0_3z[5:2], celloutsig_0_22z };
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? { celloutsig_1_0z[4:3], 1'h1, celloutsig_1_0z[4:3], 1'h1, celloutsig_1_0z[1:0] } : { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z[19:10] = in_data[25] ? { in_data[70:68], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } : in_data[63:54];
  assign celloutsig_0_1z = in_data[13:10] != celloutsig_0_0z;
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_4z[19:10], celloutsig_0_0z, celloutsig_0_3z } != in_data[74:54];
  assign celloutsig_1_8z = - { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_12z = - { in_data[48:45], celloutsig_0_1z };
  assign celloutsig_1_1z = ~ in_data[125:122];
  assign celloutsig_0_0z = in_data[3:0] | in_data[87:84];
  assign celloutsig_0_3z = { in_data[88], celloutsig_0_2z, celloutsig_0_0z } | { in_data[88], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_8z[9:5] | { in_data[99:96], celloutsig_1_3z };
  assign celloutsig_0_41z = & celloutsig_0_9z[10:2];
  assign celloutsig_0_7z = & celloutsig_0_4z[17:12];
  assign celloutsig_0_11z = & celloutsig_0_4z[18:10];
  assign celloutsig_0_22z = & { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_17z[3] };
  assign celloutsig_0_23z = & { celloutsig_0_17z[7:2], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_9z = celloutsig_1_2z[6:3] <<< celloutsig_1_8z[16:13];
  assign celloutsig_0_13z = { celloutsig_0_12z[1:0], celloutsig_0_3z } - { celloutsig_0_9z[8:4], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 10'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { celloutsig_0_0z[1:0], celloutsig_0_3z[5:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_4z[9:0] = { celloutsig_0_0z, celloutsig_0_3z };
  assign { out_data[132:128], out_data[99:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
