{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498698863936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498698863936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 22:14:23 2017 " "Processing started: Wed Jun 28 22:14:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498698863936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498698863936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498698863936 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498698864284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regp.v 1 1 " "Found 1 design units, including 1 entities, in source file regp.v" { { "Info" "ISGN_ENTITY_NAME" "1 regP " "Found entity 1: regP" {  } { { "regP.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regb.v 1 1 " "Found 1 design units, including 1 entities, in source file regb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regB " "Found entity 1: regB" {  } { { "regB.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864375 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regAB.v(15) " "Verilog HDL information at regAB.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "regAB.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regAB.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1498698864381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regab.v 1 1 " "Found 1 design units, including 1 entities, in source file regab.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegAB " "Found entity 1: RegAB" {  } { { "regAB.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regAB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.v 1 1 " "Found 1 design units, including 1 entities, in source file rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 regA " "Found entity 1: regA" {  } { { "regA.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 project2 " "Found entity 1: project2" {  } { { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "mux.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 memROM.v(16) " "Verilog HDL Expression warning at memROM.v(16): truncated literal to match 9 bits" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1498698864386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memrom.v 1 1 " "Found 1 design units, including 1 entities, in source file memrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memROM " "Found entity 1: memROM" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorsm.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorSM " "Found entity 1: divisorSM" {  } { { "divisorSM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698864401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698864401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado project2.v(19) " "Verilog HDL Implicit Net warning at project2.v(19): created implicit net for \"estado\"" {  } { { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498698864401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project2 " "Elaborating entity \"project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498698864463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memROM memROM:MROM " "Elaborating entity \"memROM\" for hierarchy \"memROM:MROM\"" {  } { { "project2.v" "MROM" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864463 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos.data_a 0 memROM.v(6) " "Net \"pos.data_a\" at memROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|memROM:MROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos.waddr_a 0 memROM.v(6) " "Net \"pos.waddr_a\" at memROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|memROM:MROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos.we_a 0 memROM.v(6) " "Net \"pos.we_a\" at memROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|memROM:MROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine stateMachine:SM " "Elaborating entity \"stateMachine\" for hierarchy \"stateMachine:SM\"" {  } { { "project2.v" "SM" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state stateMachine.v(8) " "Verilog HDL or VHDL warning at stateMachine.v(8): object \"state\" assigned a value but never read" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressA stateMachine.v(57) " "Verilog HDL Always Construct warning at stateMachine.v(57): variable \"addressA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressB stateMachine.v(58) " "Verilog HDL Always Construct warning at stateMachine.v(58): variable \"addressB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aAddress stateMachine.v(67) " "Verilog HDL Always Construct warning at stateMachine.v(67): variable \"aAddress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bAddress stateMachine.v(88) " "Verilog HDL Always Construct warning at stateMachine.v(88): variable \"bAddress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aAddress stateMachine.v(47) " "Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable \"aAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bAddress stateMachine.v(47) " "Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable \"bAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addressBus stateMachine.v(47) " "Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable \"addressBus\", which holds its previous value in one or more paths through the always construct" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[0\] stateMachine.v(47) " "Inferred latch for \"addressBus\[0\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[1\] stateMachine.v(47) " "Inferred latch for \"addressBus\[1\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[2\] stateMachine.v(47) " "Inferred latch for \"addressBus\[2\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[3\] stateMachine.v(47) " "Inferred latch for \"addressBus\[3\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[4\] stateMachine.v(47) " "Inferred latch for \"addressBus\[4\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[5\] stateMachine.v(47) " "Inferred latch for \"addressBus\[5\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[6\] stateMachine.v(47) " "Inferred latch for \"addressBus\[6\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[7\] stateMachine.v(47) " "Inferred latch for \"addressBus\[7\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[8\] stateMachine.v(47) " "Inferred latch for \"addressBus\[8\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[0\] stateMachine.v(47) " "Inferred latch for \"bAddress\[0\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[1\] stateMachine.v(47) " "Inferred latch for \"bAddress\[1\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[2\] stateMachine.v(47) " "Inferred latch for \"bAddress\[2\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[3\] stateMachine.v(47) " "Inferred latch for \"bAddress\[3\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[4\] stateMachine.v(47) " "Inferred latch for \"bAddress\[4\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[5\] stateMachine.v(47) " "Inferred latch for \"bAddress\[5\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[6\] stateMachine.v(47) " "Inferred latch for \"bAddress\[6\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[7\] stateMachine.v(47) " "Inferred latch for \"bAddress\[7\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[8\] stateMachine.v(47) " "Inferred latch for \"bAddress\[8\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[0\] stateMachine.v(47) " "Inferred latch for \"aAddress\[0\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[1\] stateMachine.v(47) " "Inferred latch for \"aAddress\[1\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[2\] stateMachine.v(47) " "Inferred latch for \"aAddress\[2\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[3\] stateMachine.v(47) " "Inferred latch for \"aAddress\[3\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[4\] stateMachine.v(47) " "Inferred latch for \"aAddress\[4\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[5\] stateMachine.v(47) " "Inferred latch for \"aAddress\[5\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[6\] stateMachine.v(47) " "Inferred latch for \"aAddress\[6\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[7\] stateMachine.v(47) " "Inferred latch for \"aAddress\[7\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[8\] stateMachine.v(47) " "Inferred latch for \"aAddress\[8\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498698864463 "|project2|stateMachine:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:DIV " "Elaborating entity \"divisor\" for hierarchy \"divisor:DIV\"" {  } { { "project2.v" "DIV" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorSM divisor:DIV\|divisorSM:DSM " "Elaborating entity \"divisorSM\" for hierarchy \"divisor:DIV\|divisorSM:DSM\"" {  } { { "divisor.v" "DSM" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864479 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ini_div divisorSM.v(42) " "Verilog HDL Always Construct warning at divisorSM.v(42): variable \"ini_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divisorSM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498698864479 "|divisorSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next divisorSM.v(44) " "Verilog HDL Always Construct warning at divisorSM.v(44): variable \"next\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divisorSM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498698864479 "|divisorSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 divisorSM.v(142) " "Verilog HDL assignment warning at divisorSM.v(142): truncated value with size 4 to match size of target (3)" {  } { { "divisorSM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498698864479 "|divisorSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regA divisor:DIV\|regA:RA " "Elaborating entity \"regA\" for hierarchy \"divisor:DIV\|regA:RA\"" {  } { { "divisor.v" "RA" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regP divisor:DIV\|regP:RP " "Elaborating entity \"regP\" for hierarchy \"divisor:DIV\|regP:RP\"" {  } { { "divisor.v" "RP" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regB divisor:DIV\|regB:RB " "Elaborating entity \"regB\" for hierarchy \"divisor:DIV\|regB:RB\"" {  } { { "divisor.v" "RB" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegAB divisor:DIV\|RegAB:RAB " "Elaborating entity \"RegAB\" for hierarchy \"divisor:DIV\|RegAB:RAB\"" {  } { { "divisor.v" "RAB" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub divisor:DIV\|AddSub:AS " "Elaborating entity \"AddSub\" for hierarchy \"divisor:DIV\|AddSub:AS\"" {  } { { "divisor.v" "AS" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864494 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memROM:MROM\|pos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memROM:MROM\|pos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/project2.ram0_memROM_e411455f.hdl.mif " "Parameter INIT_FILE set to db/project2.ram0_memROM_e411455f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498698864885 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498698864885 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1498698864885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memROM:MROM\|altsyncram:pos_rtl_0 " "Elaborated megafunction instantiation \"memROM:MROM\|altsyncram:pos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memROM:MROM\|altsyncram:pos_rtl_0 " "Instantiated megafunction \"memROM:MROM\|altsyncram:pos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/project2.ram0_memROM_e411455f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/project2.ram0_memROM_e411455f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498698864953 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498698864953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eq61 " "Found entity 1: altsyncram_eq61" {  } { { "db/altsyncram_eq61.tdf" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/altsyncram_eq61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498698865036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498698865036 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1498698865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[0\] " "Latch stateMachine:SM\|addressBus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[1\] " "Latch stateMachine:SM\|addressBus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[2\] " "Latch stateMachine:SM\|addressBus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[3\] " "Latch stateMachine:SM\|addressBus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[4\] " "Latch stateMachine:SM\|addressBus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[5\] " "Latch stateMachine:SM\|addressBus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[6\] " "Latch stateMachine:SM\|addressBus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[7\] " "Latch stateMachine:SM\|addressBus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stateMachine:SM\|addressBus\[8\] " "Latch stateMachine:SM\|addressBus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMachine:SM\|now.S3 " "Ports D and ENA on the latch are fed by the same signal stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498698865370 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498698865370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1498698865578 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498698865741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/output_files/project2.map.smsg " "Generated suppressed messages file C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/output_files/project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1498698865794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498698865957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498698865957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498698866079 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498698866079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498698866079 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1498698866079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498698866079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498698866179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 22:14:26 2017 " "Processing ended: Wed Jun 28 22:14:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498698866179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498698866179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498698866179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498698866179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498698867322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498698867322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 22:14:26 2017 " "Processing started: Wed Jun 28 22:14:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498698867322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498698867322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project2 -c project2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498698867322 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498698867406 ""}
{ "Info" "0" "" "Project  = project2" {  } {  } 0 0 "Project  = project2" 0 0 "Fitter" 0 0 1498698867422 ""}
{ "Info" "0" "" "Revision = project2" {  } {  } 0 0 "Revision = project2" 0 0 "Fitter" 0 0 1498698867422 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1498698867491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project2 EP3C40F484C6 " "Selected device EP3C40F484C6 for design \"project2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498698867491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498698867569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498698867569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498698867569 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498698867691 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1498698867707 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C6 " "Device EP3C16F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498698868073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498698868073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498698868073 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498698868073 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498698868073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498698868073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498698868073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498698868073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498698868073 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498698868073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498698868073 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498698868073 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[0\] " "Pin quotientFlag\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[0] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[1\] " "Pin quotientFlag\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[1] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[2\] " "Pin quotientFlag\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[2] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[3\] " "Pin quotientFlag\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[3] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[4\] " "Pin quotientFlag\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[4] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[5\] " "Pin quotientFlag\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[5] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[6\] " "Pin quotientFlag\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[6] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quotientFlag\[7\] " "Pin quotientFlag\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { quotientFlag[7] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { quotientFlag[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[0\] " "Pin remainderFlag\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[0] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[1\] " "Pin remainderFlag\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[1] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[2\] " "Pin remainderFlag\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[2] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[3\] " "Pin remainderFlag\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[3] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[4\] " "Pin remainderFlag\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[4] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[5\] " "Pin remainderFlag\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[5] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[6\] " "Pin remainderFlag\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[6] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[7\] " "Pin remainderFlag\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[7] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remainderFlag\[8\] " "Pin remainderFlag\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { remainderFlag[8] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainderFlag[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finished " "Pin finished not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { finished } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { finished } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[0\] " "Pin addressB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[0] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[0\] " "Pin addressA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[0] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[1\] " "Pin addressB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[1] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[1\] " "Pin addressA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[1] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[2\] " "Pin addressB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[2] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[2\] " "Pin addressA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[2] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[3\] " "Pin addressB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[3] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[3\] " "Pin addressA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[3] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[4\] " "Pin addressB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[4] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[4\] " "Pin addressA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[4] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[5\] " "Pin addressB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[5] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[5\] " "Pin addressA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[5] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[6\] " "Pin addressB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[6] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[6\] " "Pin addressA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[6] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[7\] " "Pin addressB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[7] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[7\] " "Pin addressA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[7] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressB\[8\] " "Pin addressB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressB[8] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressA\[8\] " "Pin addressA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressA[8] } } } { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498698869412 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1498698869412 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1498698869596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2.sdc " "Synopsys Design Constraints File file not found: 'project2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498698869596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1498698869596 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1498698869596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498698869596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1498698869612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498698869634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stateMachine:SM\|now.S3 " "Destination node stateMachine:SM\|now.S3" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateMachine:SM|now.S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498698869634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498698869634 ""}  } { { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498698869634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stateMachine:SM\|now.S0  " "Automatically promoted node stateMachine:SM\|now.S0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498698869634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stateMachine:SM\|now.S1~0 " "Destination node stateMachine:SM\|now.S1~0" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateMachine:SM|now.S1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498698869634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498698869634 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateMachine:SM|now.S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498698869634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stateMachine:SM\|WideOr4~0  " "Automatically promoted node stateMachine:SM\|WideOr4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498698869634 ""}  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 49 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateMachine:SM|WideOr4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498698869634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498698869634 ""}  } { { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498698869634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498698869850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498698869866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1498698869882 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498698869882 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 18 18 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 18 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1498698869882 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1498698869882 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1498698869882 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498698869882 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1498698869882 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1498698869882 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498698869913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498698872166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498698872336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498698872336 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498698873385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498698873385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498698873669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X34_Y0 X44_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y0 to location X44_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y0 to location X44_Y10"} 34 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1498698875135 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498698875135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498698876765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1498698876769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498698876769 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1498698876789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498698876866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498698877347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498698877397 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498698877667 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498698878226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/output_files/project2.fit.smsg " "Generated suppressed messages file C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/output_files/project2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498698879746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498698880131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 22:14:40 2017 " "Processing ended: Wed Jun 28 22:14:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498698880131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498698880131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498698880131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498698880131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498698881131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498698881132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 22:14:40 2017 " "Processing started: Wed Jun 28 22:14:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498698881132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498698881132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project2 -c project2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498698881132 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498698882820 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498698882861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498698883580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 22:14:43 2017 " "Processing ended: Wed Jun 28 22:14:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498698883580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498698883580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498698883580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498698883580 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498698884342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498698884934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498698884935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 22:14:44 2017 " "Processing started: Wed Jun 28 22:14:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498698884935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498698884935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project2 -c project2 " "Command: quartus_sta project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498698884935 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1498698885042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498698885203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498698885203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498698885277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498698885277 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1498698885535 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2.sdc " "Synopsys Design Constraints File file not found: 'project2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1498698885613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1498698885614 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stateMachine:SM\|now.S0 stateMachine:SM\|now.S0 " "create_clock -period 1.000 -name stateMachine:SM\|now.S0 stateMachine:SM\|now.S0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stateMachine:SM\|now.S1 stateMachine:SM\|now.S1 " "create_clock -period 1.000 -name stateMachine:SM\|now.S1 stateMachine:SM\|now.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885615 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885615 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1498698885869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885870 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1498698885871 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1498698885882 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498698885900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498698885900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.732 " "Worst-case setup slack is -2.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.732       -87.353 clk  " "   -2.732       -87.353 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400       -11.145 stateMachine:SM\|now.S1  " "   -1.400       -11.145 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698885904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.063 " "Worst-case hold slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063        -0.157 stateMachine:SM\|now.S1  " "   -0.063        -0.157 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 clk  " "    0.021         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698885910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498698885914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498698885918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -68.174 clk  " "   -3.000       -68.174 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 stateMachine:SM\|now.S1  " "    0.363         0.000 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 stateMachine:SM\|now.S0  " "    0.422         0.000 stateMachine:SM\|now.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698885921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698885921 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1498698886044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1498698886074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1498698886636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498698886693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498698886693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.363 " "Worst-case setup slack is -2.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363       -72.452 clk  " "   -2.363       -72.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320       -10.623 stateMachine:SM\|now.S1  " "   -1.320       -10.623 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698886703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.022 " "Worst-case hold slack is -0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.022 clk  " "   -0.022        -0.022 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043         0.000 stateMachine:SM\|now.S1  " "    0.043         0.000 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698886713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498698886726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498698886738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -68.174 clk  " "   -3.000       -68.174 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 stateMachine:SM\|now.S1  " "    0.426         0.000 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 stateMachine:SM\|now.S0  " "    0.448         0.000 stateMachine:SM\|now.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698886750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698886750 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1498698886896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498698887013 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498698887013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.903 " "Worst-case setup slack is -0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903       -25.672 clk  " "   -0.903       -25.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583        -4.420 stateMachine:SM\|now.S1  " "   -0.583        -4.420 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698887024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.335 " "Worst-case hold slack is -0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335        -0.512 clk  " "   -0.335        -0.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090         0.000 stateMachine:SM\|now.S1  " "    0.090         0.000 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698887036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498698887050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498698887066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -71.674 clk  " "   -3.000       -71.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365         0.000 stateMachine:SM\|now.S1  " "    0.365         0.000 stateMachine:SM\|now.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 stateMachine:SM\|now.S0  " "    0.405         0.000 stateMachine:SM\|now.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498698887079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498698887079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498698887451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498698887451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498698887597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 22:14:47 2017 " "Processing ended: Wed Jun 28 22:14:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498698887597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498698887597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498698887597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498698887597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498698888643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498698888643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 22:14:48 2017 " "Processing started: Wed Jun 28 22:14:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498698888643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498698888643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project2 -c project2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498698888644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project2.vo C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/simulation/qsim// simulation " "Generated file project2.vo in folder \"C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498698889108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498698889186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 22:14:49 2017 " "Processing ended: Wed Jun 28 22:14:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498698889186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498698889186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498698889186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498698889186 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498698889837 ""}
