<!DOCTYPE HTML>
<html lang="zh" class="light" dir="ltr">
    <head>
        <!-- sidebar iframe generated using mdBook

        This is a frame, and not included directly in the page, to control the total size of the
        book. The TOC contains an entry for each page, so if each page includes a copy of the TOC,
        the total size of the page becomes O(n**2).

        The frame is only used as a fallback when JS is turned off. When it's on, the sidebar is
        instead added to the main page by `toc.js` instead. The JavaScript mode is better
        because, when running in a `file:///` URL, the iframed page would not be Same-Origin as
        the rest of the page, so the sidebar and the main page theme would fall out of sync.
        -->
        <meta charset="UTF-8">
        <meta name="robots" content="noindex">
        <!-- Custom HTML head -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">
        <link rel="stylesheet" href="css/variables.css">
        <link rel="stylesheet" href="css/general.css">
        <link rel="stylesheet" href="css/chrome.css">
        <link rel="stylesheet" href="css/print.css" media="print">
        <!-- Fonts -->
        <link rel="stylesheet" href="FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="fonts/fonts.css">
        <!-- Custom theme stylesheets -->
    </head>
    <body class="sidebar-iframe-inner">
        <ol class="chapter"><li class="chapter-item expanded affix "><a href="Introduction.html" target="_parent">Introduction</a></li><li class="chapter-item expanded affix "><li class="part-title">About hvisor</li><li class="chapter-item expanded "><a href="chap01/Overview.html" target="_parent"><strong aria-hidden="true">1.</strong> hvisor Overview</a></li><li class="chapter-item expanded "><a href="chap01/ISA.html" target="_parent"><strong aria-hidden="true">2.</strong> hvisor Supported Instruction Sets and Processors</a></li><li class="chapter-item expanded "><a href="chap01/Board.html" target="_parent"><strong aria-hidden="true">3.</strong> hvisor Supported Hardware Platforms</a></li><li class="chapter-item expanded affix "><li class="part-title">hvisor Quick Start Guide</li><li class="chapter-item expanded "><a href="chap02/QemuAArch64.html" target="_parent"><strong aria-hidden="true">4.</strong> Qemu AArch64 Quick Start</a></li><li class="chapter-item expanded "><a href="chap02/QemuRISC-V.html" target="_parent"><strong aria-hidden="true">5.</strong> Qemu RISC-V Quick Start</a></li><li class="chapter-item expanded "><a href="chap02/NXPIMX8.html" target="_parent"><strong aria-hidden="true">6.</strong> NXP i.MX 8 Quick Start</a></li><li class="chapter-item expanded "><a href="chap02/FPGA-Rockechip.html" target="_parent"><strong aria-hidden="true">7.</strong> FPGA-Rockechip Quick Start</a></li><li class="chapter-item expanded "><a href="chap02/Loongson-3A5000.html" target="_parent"><strong aria-hidden="true">8.</strong> Loongson 3A5000 hvisor Quick Start</a></li><li class="chapter-item expanded "><a href="chap02/subchap01/Xilinx-ZCU102.html" target="_parent"><strong aria-hidden="true">9.</strong> Xilinx ZCU102 hvisor Quick Start</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="chap02/subchap01/Qemu-ZCU102.html" target="_parent"><strong aria-hidden="true">9.1.</strong> Qemu ZCU102 hvisor Boot</a></li><li class="chapter-item expanded "><a href="chap02/subchap01/Board-ZCU102.html" target="_parent"><strong aria-hidden="true">9.2.</strong> Board ZCU102 hvisor Multi-mode Boot</a></li><li class="chapter-item expanded "><a href="chap02/subchap01/Nonroot-ZCU102.html" target="_parent"><strong aria-hidden="true">9.3.</strong> ZCU102 Nonroot Boot</a></li><li class="chapter-item expanded "><a href="chap02/subchap01/UbootFitImage-ZCU102.html" target="_parent"><strong aria-hidden="true">9.4.</strong> UBOOT FIT Image Creation, Loading and Booting</a></li></ol></li><li class="chapter-item expanded "><div><strong aria-hidden="true">10.</strong> FPGA Xiangshan Kunming Lake Quick Start</div></li><li class="chapter-item expanded affix "><li class="part-title">hvisor User Manual</li><li class="chapter-item expanded "><a href="chap03/Compile.html" target="_parent"><strong aria-hidden="true">11.</strong> How to Compile</a></li><li class="chapter-item expanded "><a href="chap03/BootRootLinux.html" target="_parent"><strong aria-hidden="true">12.</strong> Boot Management Linux VM</a></li><li class="chapter-item expanded "><a href="chap03/BootNonRootLinux.html" target="_parent"><strong aria-hidden="true">13.</strong> Boot Two VMs: Linux1 and Linux2</a></li><li class="chapter-item expanded "><a href="chap03/BootNonRootRTOS.html" target="_parent"><strong aria-hidden="true">14.</strong> Boot Two VMs: Linux and RTOS</a></li><li class="chapter-item expanded "><a href="chap03/ZoneConfig.html" target="_parent"><strong aria-hidden="true">15.</strong> ZONE Configuration and Management</a></li><li class="chapter-item expanded "><a href="chap03/CMDTools.html" target="_parent"><strong aria-hidden="true">16.</strong> Command Line Tools</a></li><li class="chapter-item expanded "><a href="chap03/VirtIOUseage.html" target="_parent"><strong aria-hidden="true">17.</strong> Using VirtIO</a></li><li class="chapter-item expanded affix "><li class="part-title">hvisor Architecture and Implementation</li><li class="chapter-item expanded "><a href="chap04/Structure.html" target="_parent"><strong aria-hidden="true">18.</strong> hvisor Architecture</a></li><li class="chapter-item expanded "><a href="chap04/BootAndRun.html" target="_parent"><strong aria-hidden="true">19.</strong> hvisor Boot and Operation</a></li><li class="chapter-item expanded "><a href="chap04/subchap01/CPUVirtualization.html" target="_parent"><strong aria-hidden="true">20.</strong> CPU Virtualization</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="chap04/subchap01/PerCPU.html" target="_parent"><strong aria-hidden="true">20.1.</strong> PerCPU Definition</a></li><li class="chapter-item expanded "><a href="chap04/subchap01/ARMVirtualization.html" target="_parent"><strong aria-hidden="true">20.2.</strong> ARM Processor Virtualization</a></li><li class="chapter-item expanded "><a href="chap04/subchap01/RISCVirtualization.html" target="_parent"><strong aria-hidden="true">20.3.</strong> RISC-V Processor Virtualization</a></li><li class="chapter-item expanded "><a href="chap04/subchap01/LoongArchVirtualization.html" target="_parent"><strong aria-hidden="true">20.4.</strong> LoongArch Processor Virtualization</a></li></ol></li><li class="chapter-item expanded "><a href="chap04/MemVirtualization.html" target="_parent"><strong aria-hidden="true">21.</strong> Memory Virtualization</a></li><li class="chapter-item expanded "><a href="chap04/subchap02/InterruptVirtualization.html" target="_parent"><strong aria-hidden="true">22.</strong> Interrupt Virtualization</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="chap04/subchap02/ARM-GIC.html" target="_parent"><strong aria-hidden="true">22.1.</strong> ARM Interrupt Control GIC</a></li><li class="chapter-item expanded "><a href="chap04/subchap02/RISC-PLIC.html" target="_parent"><strong aria-hidden="true">22.2.</strong> RISC-V Interrupt Control PLIC</a></li><li class="chapter-item expanded "><a href="chap04/subchap02/RISC-AIA.html" target="_parent"><strong aria-hidden="true">22.3.</strong> RISC-V Interrupt Control AIA</a></li><li class="chapter-item expanded "><a href="chap04/subchap02/LoongArch-Controller.html" target="_parent"><strong aria-hidden="true">22.4.</strong> LoongArch Interrupt Control</a></li></ol></li><li class="chapter-item expanded "><a href="chap04/subchap03/IO-Virtualization.html" target="_parent"><strong aria-hidden="true">23.</strong> I/O Virtualization</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="chap04/subchap03/IOMMU/IOMMU-Define.html" target="_parent"><strong aria-hidden="true">23.1.</strong> IOMMU</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="chap04/subchap03/IOMMU/ARM-SMMU.html" target="_parent"><strong aria-hidden="true">23.1.1.</strong> ARM SMMU Implementation</a></li><li class="chapter-item expanded "><a href="chap04/subchap03/IOMMU/RISC-IOMMU.html" target="_parent"><strong aria-hidden="true">23.1.2.</strong> RISC-V IOMMU Standard Implementation</a></li></ol></li></ol></li><li class="chapter-item expanded "><a href="chap04/subchap03/VirtIO/VirtIO-Define.html" target="_parent"><strong aria-hidden="true">24.</strong> VirtIO</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="chap04/subchap03/VirtIO/BlockDevice.html" target="_parent"><strong aria-hidden="true">24.1.</strong> Block</a></li><li class="chapter-item expanded "><a href="chap04/subchap03/VirtIO/NetDevice.html" target="_parent"><strong aria-hidden="true">24.2.</strong> Net</a></li><li class="chapter-item expanded "><a href="chap04/subchap03/VirtIO/ConsoleDevice.html" target="_parent"><strong aria-hidden="true">24.3.</strong> Console</a></li><li class="chapter-item expanded "><a href="chap04/subchap03/VirtIO/GPUDevice.html" target="_parent"><strong aria-hidden="true">24.4.</strong> GPU</a></li></ol></li><li class="chapter-item expanded "><a href="chap04/subchap03/PCI-Virtualization.html" target="_parent"><strong aria-hidden="true">25.</strong> PCI Virtualization</a></li><li class="chapter-item expanded "><a href="chap04/subchap04/ManageTools.html" target="_parent"><strong aria-hidden="true">26.</strong> Hvisor Management Tools</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="chap04/subchap04/HyperCall.html" target="_parent"><strong aria-hidden="true">26.1.</strong> Hypercall</a></li></ol></li><li class="chapter-item expanded "><li class="part-title">hvisor&#39;s Planning</li><li class="chapter-item expanded "><div><strong aria-hidden="true">27.</strong> TODO</div></li></ol>
    </body>
</html>
