static inline void F_1 ( unsigned char V_1 , unsigned char V_2 )\r\n{\r\nF_2 ( V_2 , V_3 + V_1 ) ;\r\n}\r\nstatic inline unsigned char F_3 ( unsigned char V_1 )\r\n{\r\nreturn F_4 ( V_3 + V_1 ) ;\r\n}\r\nstatic inline void F_5 ( int V_4 , const struct V_5 * V_6 )\r\n{\r\nT_1 V_7 = F_3 ( V_6 -> V_8 ) ;\r\nif ( ( V_6 -> V_9 && ! V_4 ) || ( ! V_6 -> V_9 && V_4 ) )\r\nF_1 ( V_6 -> V_8 , V_7 | V_6 -> V_10 ) ;\r\nelse\r\nF_1 ( V_6 -> V_8 , V_7 & ~ V_6 -> V_10 ) ;\r\n}\r\nstatic inline int F_6 ( const struct V_5 * V_6 )\r\n{\r\nT_1 V_7 = F_3 ( V_6 -> V_8 ) ;\r\nreturn ( ( V_6 -> V_9 && ( V_7 & V_6 -> V_10 ) != V_6 -> V_10 )\r\n|| ( ! V_6 -> V_9 && ( V_7 & V_6 -> V_10 ) == V_6 -> V_10 ) ) ;\r\n}\r\nstatic void F_7 ( void * V_11 , int V_4 )\r\n{\r\nF_5 ( V_4 , & V_12 [ type ] . V_13 ) ;\r\n}\r\nstatic void F_8 ( void * V_11 , int V_4 )\r\n{\r\nF_5 ( V_4 , & V_12 [ type ] . V_14 ) ;\r\n}\r\nstatic int F_9 ( void * V_11 )\r\n{\r\nreturn F_6 ( & V_12 [ type ] . V_15 ) ;\r\n}\r\nstatic int F_10 ( void * V_11 )\r\n{\r\nreturn F_6 ( & V_12 [ type ] . V_16 ) ;\r\n}\r\nstatic int T_2 F_11 ( struct V_17 * V_18 )\r\n{\r\nint V_19 ;\r\nF_8 ( NULL , 1 ) ;\r\nF_7 ( NULL , 1 ) ;\r\nif ( V_12 [ type ] . V_20 . V_10 ) {\r\nF_5 ( 1 , & V_12 [ type ] . V_20 ) ;\r\nF_12 ( 100 ) ;\r\n}\r\nV_21 . V_22 . V_23 = & V_18 -> V_22 ;\r\nV_19 = F_13 ( & V_21 ) ;\r\nif ( V_19 ) {\r\nF_14 ( & V_18 -> V_22 , L_1 ) ;\r\nreturn V_19 ;\r\n}\r\nif ( V_12 [ type ] . V_24 && V_25 ) {\r\nV_26 . V_25 = V_25 ;\r\nV_27 = F_15 ( & V_21 , & V_26 ) ;\r\nif ( V_27 )\r\nF_5 ( 1 , & V_28 ) ;\r\nelse\r\nF_16 ( & V_18 -> V_22 , L_2 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_17 ( struct V_17 * V_18 )\r\n{\r\nif ( V_27 ) {\r\nF_5 ( 0 , & V_28 ) ;\r\nF_18 ( V_27 ) ;\r\nV_27 = NULL ;\r\n}\r\nF_19 ( & V_21 ) ;\r\nif ( V_12 [ type ] . V_20 . V_10 )\r\nF_5 ( 0 , & V_12 [ type ] . V_20 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_20 ( T_5 V_29 )\r\n{\r\nint V_19 ;\r\nV_18 = F_21 ( V_30 , - 1 ) ;\r\nif ( ! V_18 ) {\r\nV_19 = - V_31 ;\r\nF_22 (KERN_ERR DRVNAME L_3 ) ;\r\ngoto exit;\r\n}\r\nV_19 = F_23 ( V_18 ) ;\r\nif ( V_19 ) {\r\nF_22 (KERN_ERR DRVNAME L_4 ,\r\nerr) ;\r\ngoto V_32;\r\n}\r\nreturn 0 ;\r\nV_32:\r\nF_24 ( V_18 ) ;\r\nexit:\r\nreturn V_19 ;\r\n}\r\nstatic int T_4 F_25 ( void )\r\n{\r\nint V_19 ;\r\nif ( type < 0 ) {\r\nF_22 (KERN_ERR DRVNAME L_5 ) ;\r\nreturn - V_33 ;\r\n}\r\nif ( type >= F_26 ( V_12 ) ) {\r\nF_22 (KERN_ERR DRVNAME L_6 , type) ;\r\nreturn - V_33 ;\r\n}\r\nif ( V_3 == 0 ) {\r\nF_27 ( V_30 L_7 , V_34 ) ;\r\nV_3 = V_34 ;\r\n}\r\nif ( ! F_28 ( V_3 , 3 , V_30 ) )\r\nreturn - V_35 ;\r\nif ( V_25 != 0 )\r\nF_27 ( V_30 L_8 , V_25 ) ;\r\nif ( ! V_12 [ type ] . V_15 . V_10 )\r\nV_36 . V_15 = NULL ;\r\nV_19 = F_20 ( V_3 ) ;\r\nif ( V_19 )\r\ngoto V_37;\r\nV_19 = F_29 ( & V_38 ) ;\r\nif ( V_19 )\r\ngoto V_39;\r\nreturn 0 ;\r\nV_39:\r\nF_30 ( V_18 ) ;\r\nV_37:\r\nF_31 ( V_3 , 3 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic void T_6 F_32 ( void )\r\n{\r\nF_33 ( & V_38 ) ;\r\nF_30 ( V_18 ) ;\r\nF_31 ( V_3 , 3 ) ;\r\n}
