onerror {resume}
quietly virtual signal -install {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit} { /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/i_din[31:16]} a3_din
quietly virtual signal -install {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if} { /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[31:16]} ant3_i
quietly virtual signal -install {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if} { /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant0[31:16]} ant1_i
quietly virtual signal -install {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit} { /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_dly[31:16]} data_dly_i
quietly virtual signal -install {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit} { /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_dly[15:0]} data_dly_q
quietly virtual function -install {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit} -env /pusch_dr_top_tb { &{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[15], /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[14], /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[13], /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[12], /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[11], /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[10], /pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[9] }} sft_q
quietly virtual signal -install {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit} { /pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/data_dly[31:16]} l0_ant0_i
quietly virtual function -install /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data -env /pusch_dr_top_tb { &{/pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[48], /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[47], /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[46], /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[45] }} head_rbg0
quietly virtual function -install /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data -env /pusch_dr_top_tb { &{/pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[52], /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[51], /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[50], /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head[49] }} head_rbg1
quietly virtual signal -install {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant} { /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_info_0[3:0]} ant_idx1
quietly virtual signal -install {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant} { /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_info_0[7:4]} ant_idx1001
quietly virtual signal -install {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant} { /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_info_0[35:28]} prb_idx0
quietly virtual signal -install {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant} { /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_info_0[27:20]} prb_idx1
quietly WaveActivateNextPane {} 0
add wave -noupdate /pusch_dr_top_tb/i_clk
add wave -noupdate /pusch_dr_top_tb/reset
add wave -noupdate -radix decimal {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant1_i}
add wave -noupdate {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant0}
add wave -noupdate {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant1}
add wave -noupdate -color {Medium Orchid} -radix decimal -childformat {{{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[31]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[30]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[29]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[28]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[27]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[26]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[25]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[24]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[23]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[22]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[21]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[20]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[19]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[18]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[17]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i[16]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[31]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[30]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[29]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[28]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[27]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[26]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[25]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[24]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[23]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[22]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[21]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[20]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[19]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[18]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[17]} {-color {Medium Orchid} -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2[16]} {-color {Medium Orchid} -radix decimal}} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/ant3_i}
add wave -noupdate {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant2}
add wave -noupdate {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/i_if_re_ant3}
add wave -noupdate {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/dl_data_sel}
add wave -noupdate -radix unsigned {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/dl_cnt}
add wave -noupdate -radix unsigned {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/re_idx}
add wave -noupdate -radix unsigned {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/prb_idx}
add wave -noupdate -radix unsigned -childformat {{{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[3]} -radix unsigned} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[2]} -radix unsigned} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[1]} -radix unsigned} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[0]} -radix unsigned}} -subitemconfig {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[3]} {-height 15 -radix unsigned} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[2]} {-height 15 -radix unsigned} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[1]} {-height 15 -radix unsigned} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx[0]} {-height 15 -radix unsigned}} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/sym_idx}
add wave -noupdate -radix unsigned {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/slot_idx}
add wave -noupdate /pusch_dr_top_tb/cpri_rx_data
add wave -noupdate /pusch_dr_top_tb/cpri_rx_vld
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/max_value_iq}
add wave -noupdate -group lane1_cps0 -radix decimal {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/l0_ant0_i}
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/data_dly}
add wave -noupdate -group lane1_cps0 -radix unsigned {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/shift_num}
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/data_shift_i_dly}
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/data_shift_q_dly}
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/rounding_i}
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/rounding_q}
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/result_i0}
add wave -noupdate -group lane1_cps0 {/pusch_dr_top_tb/gen_dl_data[1]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u0_compress_bit/result_q0}
add wave -noupdate -group lane0_cps0 -color {Medium Orchid} -radix decimal {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_dly_i}
add wave -noupdate -group lane0_cps0 -color {Medium Orchid} -radix decimal {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_dly_q}
add wave -noupdate -group lane0_cps0 {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_dly}
add wave -noupdate -group lane0_cps0 -radix decimal {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_i}
add wave -noupdate -group lane0_cps0 -radix decimal -childformat {{{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[15]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[14]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[13]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[12]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[11]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[10]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[9]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[8]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[7]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[6]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[5]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[4]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[3]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[2]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[1]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[15]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[14]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[13]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[12]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[11]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[10]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[9]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[8]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[7]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[6]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[5]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[4]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[3]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[2]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[1]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q[0]} {-height 15 -radix decimal}} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q}
add wave -noupdate -group lane0_cps0 {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/shift_num}
add wave -noupdate -group lane0_cps0 -radix decimal {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_i_dly}
add wave -noupdate -group lane0_cps0 -radix decimal {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/sft_q}
add wave -noupdate -group lane0_cps0 -radix decimal -childformat {{{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[15]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[14]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[13]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[12]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[11]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[10]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[9]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[8]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[7]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[6]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[5]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[4]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[3]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[2]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[1]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[15]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[14]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[13]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[12]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[11]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[10]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[9]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[8]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[7]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[6]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[5]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[4]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[3]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[2]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[1]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly[0]} {-height 15 -radix decimal}} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/data_shift_q_dly}
add wave -noupdate -group lane0_cps0 -radix decimal -childformat {{{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[15]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[14]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[13]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[12]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[11]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[10]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[9]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[8]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[7]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[6]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[5]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[4]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[3]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[2]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[1]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[15]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[14]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[13]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[12]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[11]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[10]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[9]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[8]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[7]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[6]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[5]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[4]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[3]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[2]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[1]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i[0]} {-height 15 -radix decimal}} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_i}
add wave -noupdate -group lane0_cps0 -radix decimal -childformat {{{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[15]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[14]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[13]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[12]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[11]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[10]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[9]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[8]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[7]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[6]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[5]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[4]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[3]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[2]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[1]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[15]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[14]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[13]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[12]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[11]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[10]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[9]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[8]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[7]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[6]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[5]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[4]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[3]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[2]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[1]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q[0]} {-height 15 -radix decimal}} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/rounding_q}
add wave -noupdate -group lane0_cps0 -radix decimal {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_i0}
add wave -noupdate -group lane0_cps0 -radix decimal -childformat {{{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[15]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[14]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[13]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[12]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[11]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[10]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[9]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[8]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[7]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[6]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[5]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[4]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[3]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[2]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[1]} -radix decimal} {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[15]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[14]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[13]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[12]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[11]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[10]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[9]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[8]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[7]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[6]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[5]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[4]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[3]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[2]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[1]} {-height 15 -radix decimal} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0[0]} {-height 15 -radix decimal}} {/pusch_dr_top_tb/gen_dl_data[0]/dl_data_gen/ant_parallel[0]/u_dl_symb_if/u_compress_data/u2_compress_bit/result_q0}
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/i_cpri_clk
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/i_cpri_rst
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/i_cpri_rx_data
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/i_cpri_rx_vld
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_en}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/rd_en}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_vld}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/rd_vld}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_en_buf}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_data}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/rd_data}
add wave -noupdate -expand -group rx_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/seq_num}
add wave -noupdate -expand -group rx_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/seq_num}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/rd_en_buf}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/o_tready}
add wave -noupdate -expand -group rx_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_clr}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_rlast}
add wave -noupdate -expand -group rx_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_sym_num}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/cpri_rx_buffer_async/wbadr}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/cpri_rx_buffer_async/rbadr}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/cpri_rx_buffer_async/rd_addr}
add wave -noupdate -expand -group rx_buffer {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/sym1_done}
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_rx_ready
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/rx_buf_rden
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/rx_buf_vld
add wave -noupdate -color {Slate Blue} /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_data_buf
add wave -noupdate -color {Slate Blue} -radix unsigned -childformat {{{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[7]} -radix unsigned} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[6]} -radix unsigned} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[5]} -radix unsigned} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[4]} -radix unsigned} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[3]} -radix unsigned} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[2]} -radix unsigned} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[1]} -radix unsigned} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[0]} -radix unsigned}} -subitemconfig {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[7]} {-color {Slate Blue} -height 15 -radix unsigned} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[6]} {-color {Slate Blue} -height 15 -radix unsigned} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[5]} {-color {Slate Blue} -height 15 -radix unsigned} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[4]} {-color {Slate Blue} -height 15 -radix unsigned} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[3]} {-color {Slate Blue} -height 15 -radix unsigned} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[2]} {-color {Slate Blue} -height 15 -radix unsigned} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[1]} {-color {Slate Blue} -height 15 -radix unsigned} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf[0]} {-color {Slate Blue} -height 15 -radix unsigned}} /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_addr_buf
add wave -noupdate -color {Slate Blue} /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_buf_vld
add wave -noupdate -color {Slate Blue} /pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/cpri_buf_rdy
add wave -noupdate -expand -group rx_gen_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/u_cpri_rx_gen/u_cpri_rx_ram/wbadr}
add wave -noupdate -expand -group rx_gen_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/u_cpri_rx_gen/u_cpri_rx_ram/wr_addr}
add wave -noupdate -expand -group rx_gen_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/u_cpri_rx_gen/u_cpri_rx_ram/wr_wlast}
add wave -noupdate -expand -group rx_gen_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/u_cpri_rx_gen/u_cpri_rx_ram/rbadr}
add wave -noupdate -expand -group rx_gen_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/u_cpri_rx_gen/u_cpri_rx_ram/rd_addr}
add wave -noupdate -expand -group rx_gen_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/u_cpri_rx_gen/u_cpri_rx_ram/rd_rdy}
add wave -noupdate -expand -group rx_gen_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/u_cpri_rx_gen/u_cpri_rx_ram/rd_vld}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/unpack_ready}
add wave -noupdate -expand -group unpack_0 -childformat {{{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[3]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[2]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[1]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[0]} -radix decimal}} -expand -subitemconfig {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[3]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[2]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[1]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package[0]} {-height 15 -radix decimal}} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_package}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/cpri_iq_data}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/re_cnt_cycle}
add wave -noupdate -expand -group unpack_0 -color Gold -radix decimal -childformat {{{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[3]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[2]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[1]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[3]} {-color Gold -height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[2]} {-color Gold -height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[1]} {-color Gold -height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i[0]} {-color Gold -height 15 -radix decimal}} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_i}
add wave -noupdate -expand -group unpack_0 -color Gold -radix decimal -childformat {{{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[3]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[2]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[1]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[3]} {-color Gold -height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[2]} {-color Gold -height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[1]} {-color Gold -height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q[0]} {-color Gold -height 15 -radix decimal}} {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/data_unpack_q}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_iq_addr}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_iq_data}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_iq_last}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_iq_vld}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_idx1}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/ant_idx1001}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/prb_idx0}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/prb_idx1}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_info_0}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_info_1}
add wave -noupdate -expand -group unpack_0 {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_cell_idx}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_pkg_type}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_slot_idx}
add wave -noupdate -expand -group unpack_0 -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/cpri_rxdata_top/gen_rxdata_unpack[0]/cpri_rxdata_unpack_4ant/o_symb_idx}
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_cell_idx
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_pkg_type
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_slot_idx
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_symb_idx
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_iq_addr
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_iq_data
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_iq_last
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/i_iq_vld
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/rbg_load
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/re_num
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/rbg_num
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/rbg_slip
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/rbg_sum_abs
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/rbg_sum_load
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/rbg_sum_vld
add wave -noupdate -expand -group dr_core_top /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/rbg_sum_wen
add wave -noupdate -group ant_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/i_iq_addr}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/i_iq_data}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/i_iq_last}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/i_iq_vld}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_addr}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_wen_even}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_wen_odd}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_wlast_even}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_wlast_odd}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_info}
add wave -noupdate -group ant_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/sync_raddr}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/sync_rd_eop}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/sync_rd_rdy}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/sync_rd_sop}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/even_rvld}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/odd_rvld}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/even_rinfo}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/odd_rinfo}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_ant_addr}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_ant_even}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_ant_odd}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_ant_sop}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_ant_eop}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_info_0}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_info_1}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/cell_idx_out}
add wave -noupdate -group ant_buffer {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/pkg_type_out}
add wave -noupdate -group ant_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/slot_idx_out}
add wave -noupdate -group ant_buffer -radix unsigned {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/symb_idx_out}
add wave -noupdate -radix unsigned /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/ant_buffer_sym
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/sym_is_1st
add wave -noupdate -expand -group mac_beams /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/mac_beams/o_data_i
add wave -noupdate -expand -group mac_beams /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/mac_beams/o_data_q
add wave -noupdate -expand -group mac_beams /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/mac_beams/o_eop
add wave -noupdate -expand -group mac_beams /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/mac_beams/o_sop
add wave -noupdate -expand -group mac_beams /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/mac_beams/o_info_0
add wave -noupdate -expand -group mac_beams /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/mac_beams/o_info_1
add wave -noupdate -expand -group mac_beams /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/mac_beams/o_tvalid
add wave -noupdate -group beam_buffer /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_buffer/o_rd_addr
add wave -noupdate -group beam_buffer /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_buffer/o_rd_data
add wave -noupdate -group beam_buffer /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_buffer/o_rd_vld
add wave -noupdate -group beam_buffer /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_buffer/o_tvalid
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/i_enable
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/i_rbg_load
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/i_rvalid
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/sym_1st_done
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/bram_idx_raddr
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/dram_beam_power/wren
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/dram_beam_power/wraddress
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/dram_beam_power/data
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/pwr_rden
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/bram_pwr_rdnum
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/bram_pwr_rden
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/dram_beam_power/rdaddress
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/rd_init
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/dram_beam_power/rd_data
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/pwr_rdout
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/sort_data
add wave -noupdate -expand -group beam_sort -radix unsigned /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/rd_renum
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_beam_index
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_idx_sop
add wave -noupdate -expand -group beam_sort -childformat {{{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15]} -radix hexadecimal -childformat {{{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][31]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][30]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][29]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][28]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][27]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][26]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][25]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][24]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][23]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][22]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][21]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][20]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][19]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][18]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][17]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][16]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][15]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][14]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][13]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][12]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][11]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][10]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][9]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][8]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][7]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][6]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][5]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][4]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][3]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][2]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][1]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][0]} -radix decimal}}} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[14]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[13]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[12]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[11]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[10]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[9]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[8]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[7]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[6]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[5]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[4]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[3]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[2]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[1]} -radix hexadecimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[0]} -radix hexadecimal}} -subitemconfig {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15]} {-height 15 -radix hexadecimal -childformat {{{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][31]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][30]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][29]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][28]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][27]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][26]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][25]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][24]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][23]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][22]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][21]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][20]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][19]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][18]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][17]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][16]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][15]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][14]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][13]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][12]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][11]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][10]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][9]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][8]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][7]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][6]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][5]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][4]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][3]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][2]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][1]} -radix decimal} {{/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][0]} -radix decimal}}} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][31]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][30]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][29]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][28]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][27]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][26]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][25]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][24]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][23]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][22]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][21]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][20]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][19]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][18]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][17]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][16]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][15]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][14]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][13]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][12]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][11]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][10]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][9]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][8]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][7]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][6]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][5]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][4]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][3]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][2]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][1]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[15][0]} {-height 15 -radix decimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[14]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[13]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[12]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[11]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[10]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[9]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[8]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[7]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[6]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[5]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[4]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[3]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[2]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[1]} {-height 15 -radix hexadecimal} {/pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data[0]} {-height 15 -radix hexadecimal}} /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_data
add wave -noupdate -expand -group beam_sort /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beam_sort/o_rbg_load
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sym_1st
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/beams_mem_pick_i/sym_is_1st
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_rbg_load
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_sort_pwr
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_data_im
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_data_re
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_info_0
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_info_1
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_sop
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_eop
add wave -noupdate -expand -group beam_pick /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/beams_pick_top/o_tvld
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/i_eop
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/i_sop
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/i_vld
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/i_rvalid
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/rvld_neg
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/wr_wen
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/wr_addr
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/i_rd_ren
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/addr_max
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/rd_addr_syn
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/rd_ren
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/o_rd_data
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_rbg_load
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_beam_pwr
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/mem_beam_pwr/o_rd_addr
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_dout_im
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_dout_re
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_cell_idx
add wave -noupdate -expand -group dr_compress -radix unsigned /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_pkg_type
add wave -noupdate -expand -group dr_compress -radix unsigned /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_rbg_idx
add wave -noupdate -expand -group dr_compress -radix unsigned /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_slot_idx
add wave -noupdate -expand -group dr_compress -radix unsigned /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_symb_idx
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_sop
add wave -noupdate -expand -group dr_compress /pusch_dr_top_tb/pusch_dr_top/pusch_dr_core/compress_matrix/o_eop
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_ant_data
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_ant_pwr
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_fft_agc
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_pkg_type
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_rbg_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_rx_eop
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_rx_sop
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_rx_vld
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/mem_beam_pwr/i_wr_wen
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_slot_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/i_symb_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_cell_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_fft_agc
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_pkg_info
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_pkg_type
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_prb_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_rbg_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_slot_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_symb_idx
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_tready
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_tx_data
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_tx_sop
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_tx_eop
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/o_tx_vld
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/rd_ren_buf
add wave -noupdate -expand -group tx_queue0 -expand /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/rd_rbg_load
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/pwr_rd_ren
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/rd_beam_pwr_out
add wave -noupdate -expand -group tx_queue0 -radix unsigned /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/mem_beam_pwr/addr_max
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/mem_beam_pwr/wr_addr
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/txdata_queue_0/mem_beam_pwr/rd_addr
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_pkg0_info
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_pkg0_data
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_sop
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_vld
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg0_power
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_pkg0_power
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_pkg1_power
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_pkg2_power
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/i_pkg3_power
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_rinfo
add wave -noupdate -expand -group tx_queue0 -radix unsigned /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/head_rbg0
add wave -noupdate -expand -group tx_queue0 -radix unsigned /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/head_rbg1
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_head
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/a0_data
add wave -noupdate -expand -group tx_queue0 -radix unsigned /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/re_cnt_d3
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/a0_pkg_data
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_last
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/pkg_rdata
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/cpri_power
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/cpri_head0
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/o_cpri_wdata
add wave -noupdate -expand -group tx_queue0 -radix unsigned /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/o_cpri_waddr
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/o_cpri_wen
add wave -noupdate -expand -group tx_queue0 /pusch_dr_top_tb/pusch_dr_top/cpri_txdata_top/cpri_tx_lane_0/ul_package_data/o_cpri_wlast
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/o_cpri0_tx_data
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/o_cpri0_tx_vld
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/o_cpri1_tx_data
add wave -noupdate /pusch_dr_top_tb/pusch_dr_top/o_cpri1_tx_vld
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {161505000 ps} 0} {{Cursor 3} {178545000 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 470
configure wave -valuecolwidth 155
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {525 us}
